
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010458  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  08010628  08010628  00020628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010ca8  08010ca8  00020ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010cb0  08010cb0  00020cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010cb4  08010cb4  00020cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  20000000  08010cb8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003248  200001f8  08010eac  000301f8  2**3
                  ALLOC
  8 ._user_heap_stack 00006000  20003440  08010eac  00033440  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000275c5  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000475a  00000000  00000000  000577e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001c20  00000000  00000000  0005bf48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001bf0  00000000  00000000  0005db68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e2e8  00000000  00000000  0005f758  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00008317  00000000  00000000  0006da40  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00075d57  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000083a8  00000000  00000000  00075dd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010610 	.word	0x08010610

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	08010610 	.word	0x08010610

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f092 0f00 	teq	r2, #0
 80005ba:	bf14      	ite	ne
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e720      	b.n	8000414 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aedc 	beq.w	80003c2 <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6c1      	b.n	80003c2 <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_ldivmod>:
 8000c90:	b97b      	cbnz	r3, 8000cb2 <__aeabi_ldivmod+0x22>
 8000c92:	b972      	cbnz	r2, 8000cb2 <__aeabi_ldivmod+0x22>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bfbe      	ittt	lt
 8000c98:	2000      	movlt	r0, #0
 8000c9a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c9e:	e006      	blt.n	8000cae <__aeabi_ldivmod+0x1e>
 8000ca0:	bf08      	it	eq
 8000ca2:	2800      	cmpeq	r0, #0
 8000ca4:	bf1c      	itt	ne
 8000ca6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000caa:	f04f 30ff 	movne.w	r0, #4294967295
 8000cae:	f000 b9c5 	b.w	800103c <__aeabi_idiv0>
 8000cb2:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cba:	2900      	cmp	r1, #0
 8000cbc:	db09      	blt.n	8000cd2 <__aeabi_ldivmod+0x42>
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	db1a      	blt.n	8000cf8 <__aeabi_ldivmod+0x68>
 8000cc2:	f000 f84d 	bl	8000d60 <__udivmoddi4>
 8000cc6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cce:	b004      	add	sp, #16
 8000cd0:	4770      	bx	lr
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	db1b      	blt.n	8000d14 <__aeabi_ldivmod+0x84>
 8000cdc:	f000 f840 	bl	8000d60 <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	f000 f82f 	bl	8000d60 <__udivmoddi4>
 8000d02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d0a:	b004      	add	sp, #16
 8000d0c:	4240      	negs	r0, r0
 8000d0e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d12:	4770      	bx	lr
 8000d14:	4252      	negs	r2, r2
 8000d16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1a:	f000 f821 	bl	8000d60 <__udivmoddi4>
 8000d1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d26:	b004      	add	sp, #16
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_uldivmod>:
 8000d30:	b953      	cbnz	r3, 8000d48 <__aeabi_uldivmod+0x18>
 8000d32:	b94a      	cbnz	r2, 8000d48 <__aeabi_uldivmod+0x18>
 8000d34:	2900      	cmp	r1, #0
 8000d36:	bf08      	it	eq
 8000d38:	2800      	cmpeq	r0, #0
 8000d3a:	bf1c      	itt	ne
 8000d3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d40:	f04f 30ff 	movne.w	r0, #4294967295
 8000d44:	f000 b97a 	b.w	800103c <__aeabi_idiv0>
 8000d48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d50:	f000 f806 	bl	8000d60 <__udivmoddi4>
 8000d54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5c:	b004      	add	sp, #16
 8000d5e:	4770      	bx	lr

08000d60 <__udivmoddi4>:
 8000d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d64:	468c      	mov	ip, r1
 8000d66:	460d      	mov	r5, r1
 8000d68:	4604      	mov	r4, r0
 8000d6a:	9e08      	ldr	r6, [sp, #32]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d151      	bne.n	8000e14 <__udivmoddi4+0xb4>
 8000d70:	428a      	cmp	r2, r1
 8000d72:	4617      	mov	r7, r2
 8000d74:	d96d      	bls.n	8000e52 <__udivmoddi4+0xf2>
 8000d76:	fab2 fe82 	clz	lr, r2
 8000d7a:	f1be 0f00 	cmp.w	lr, #0
 8000d7e:	d00b      	beq.n	8000d98 <__udivmoddi4+0x38>
 8000d80:	f1ce 0c20 	rsb	ip, lr, #32
 8000d84:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d88:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d8c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d90:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d94:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d98:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d9c:	0c25      	lsrs	r5, r4, #16
 8000d9e:	fbbc f8fa 	udiv	r8, ip, sl
 8000da2:	fa1f f987 	uxth.w	r9, r7
 8000da6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000daa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000dae:	fb08 f309 	mul.w	r3, r8, r9
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	d90a      	bls.n	8000dcc <__udivmoddi4+0x6c>
 8000db6:	19ed      	adds	r5, r5, r7
 8000db8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000dbc:	f080 8123 	bcs.w	8001006 <__udivmoddi4+0x2a6>
 8000dc0:	42ab      	cmp	r3, r5
 8000dc2:	f240 8120 	bls.w	8001006 <__udivmoddi4+0x2a6>
 8000dc6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dca:	443d      	add	r5, r7
 8000dcc:	1aed      	subs	r5, r5, r3
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000dd4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000dd8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ddc:	fb00 f909 	mul.w	r9, r0, r9
 8000de0:	45a1      	cmp	r9, r4
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x98>
 8000de4:	19e4      	adds	r4, r4, r7
 8000de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dea:	f080 810a 	bcs.w	8001002 <__udivmoddi4+0x2a2>
 8000dee:	45a1      	cmp	r9, r4
 8000df0:	f240 8107 	bls.w	8001002 <__udivmoddi4+0x2a2>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 0409 	sub.w	r4, r4, r9
 8000dfc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e00:	2100      	movs	r1, #0
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	d061      	beq.n	8000eca <__udivmoddi4+0x16a>
 8000e06:	fa24 f40e 	lsr.w	r4, r4, lr
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	6034      	str	r4, [r6, #0]
 8000e0e:	6073      	str	r3, [r6, #4]
 8000e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xc8>
 8000e18:	2e00      	cmp	r6, #0
 8000e1a:	d054      	beq.n	8000ec6 <__udivmoddi4+0x166>
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000e22:	4608      	mov	r0, r1
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	fab3 f183 	clz	r1, r3
 8000e2c:	2900      	cmp	r1, #0
 8000e2e:	f040 808e 	bne.w	8000f4e <__udivmoddi4+0x1ee>
 8000e32:	42ab      	cmp	r3, r5
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xdc>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 80fa 	bhi.w	8001030 <__udivmoddi4+0x2d0>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	46ac      	mov	ip, r5
 8000e46:	2e00      	cmp	r6, #0
 8000e48:	d03f      	beq.n	8000eca <__udivmoddi4+0x16a>
 8000e4a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	b912      	cbnz	r2, 8000e5a <__udivmoddi4+0xfa>
 8000e54:	2701      	movs	r7, #1
 8000e56:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e5a:	fab7 fe87 	clz	lr, r7
 8000e5e:	f1be 0f00 	cmp.w	lr, #0
 8000e62:	d134      	bne.n	8000ece <__udivmoddi4+0x16e>
 8000e64:	1beb      	subs	r3, r5, r7
 8000e66:	0c3a      	lsrs	r2, r7, #16
 8000e68:	fa1f fc87 	uxth.w	ip, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e72:	0c25      	lsrs	r5, r4, #16
 8000e74:	fb02 3318 	mls	r3, r2, r8, r3
 8000e78:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e7c:	fb0c f308 	mul.w	r3, ip, r8
 8000e80:	42ab      	cmp	r3, r5
 8000e82:	d907      	bls.n	8000e94 <__udivmoddi4+0x134>
 8000e84:	19ed      	adds	r5, r5, r7
 8000e86:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e8a:	d202      	bcs.n	8000e92 <__udivmoddi4+0x132>
 8000e8c:	42ab      	cmp	r3, r5
 8000e8e:	f200 80d1 	bhi.w	8001034 <__udivmoddi4+0x2d4>
 8000e92:	4680      	mov	r8, r0
 8000e94:	1aed      	subs	r5, r5, r3
 8000e96:	b2a3      	uxth	r3, r4
 8000e98:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e9c:	fb02 5510 	mls	r5, r2, r0, r5
 8000ea0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000ea4:	fb0c fc00 	mul.w	ip, ip, r0
 8000ea8:	45a4      	cmp	ip, r4
 8000eaa:	d907      	bls.n	8000ebc <__udivmoddi4+0x15c>
 8000eac:	19e4      	adds	r4, r4, r7
 8000eae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x15a>
 8000eb4:	45a4      	cmp	ip, r4
 8000eb6:	f200 80b8 	bhi.w	800102a <__udivmoddi4+0x2ca>
 8000eba:	4618      	mov	r0, r3
 8000ebc:	eba4 040c 	sub.w	r4, r4, ip
 8000ec0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ec4:	e79d      	b.n	8000e02 <__udivmoddi4+0xa2>
 8000ec6:	4631      	mov	r1, r6
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	f1ce 0420 	rsb	r4, lr, #32
 8000ed2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ed6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eda:	fa20 f804 	lsr.w	r8, r0, r4
 8000ede:	0c3a      	lsrs	r2, r7, #16
 8000ee0:	fa25 f404 	lsr.w	r4, r5, r4
 8000ee4:	ea48 0803 	orr.w	r8, r8, r3
 8000ee8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000eec:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ef0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ef4:	fa1f fc87 	uxth.w	ip, r7
 8000ef8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000efc:	fb01 f30c 	mul.w	r3, r1, ip
 8000f00:	42ab      	cmp	r3, r5
 8000f02:	fa00 f40e 	lsl.w	r4, r0, lr
 8000f06:	d909      	bls.n	8000f1c <__udivmoddi4+0x1bc>
 8000f08:	19ed      	adds	r5, r5, r7
 8000f0a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f0e:	f080 808a 	bcs.w	8001026 <__udivmoddi4+0x2c6>
 8000f12:	42ab      	cmp	r3, r5
 8000f14:	f240 8087 	bls.w	8001026 <__udivmoddi4+0x2c6>
 8000f18:	3902      	subs	r1, #2
 8000f1a:	443d      	add	r5, r7
 8000f1c:	1aeb      	subs	r3, r5, r3
 8000f1e:	fa1f f588 	uxth.w	r5, r8
 8000f22:	fbb3 f0f2 	udiv	r0, r3, r2
 8000f26:	fb02 3310 	mls	r3, r2, r0, r3
 8000f2a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000f2e:	fb00 f30c 	mul.w	r3, r0, ip
 8000f32:	42ab      	cmp	r3, r5
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1e6>
 8000f36:	19ed      	adds	r5, r5, r7
 8000f38:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f3c:	d26f      	bcs.n	800101e <__udivmoddi4+0x2be>
 8000f3e:	42ab      	cmp	r3, r5
 8000f40:	d96d      	bls.n	800101e <__udivmoddi4+0x2be>
 8000f42:	3802      	subs	r0, #2
 8000f44:	443d      	add	r5, r7
 8000f46:	1aeb      	subs	r3, r5, r3
 8000f48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f4c:	e78f      	b.n	8000e6e <__udivmoddi4+0x10e>
 8000f4e:	f1c1 0720 	rsb	r7, r1, #32
 8000f52:	fa22 f807 	lsr.w	r8, r2, r7
 8000f56:	408b      	lsls	r3, r1
 8000f58:	fa05 f401 	lsl.w	r4, r5, r1
 8000f5c:	ea48 0303 	orr.w	r3, r8, r3
 8000f60:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f64:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f68:	40fd      	lsrs	r5, r7
 8000f6a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f6e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f72:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f76:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f7a:	fa1f f883 	uxth.w	r8, r3
 8000f7e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f82:	fb09 f408 	mul.w	r4, r9, r8
 8000f86:	42ac      	cmp	r4, r5
 8000f88:	fa02 f201 	lsl.w	r2, r2, r1
 8000f8c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x244>
 8000f92:	18ed      	adds	r5, r5, r3
 8000f94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f98:	d243      	bcs.n	8001022 <__udivmoddi4+0x2c2>
 8000f9a:	42ac      	cmp	r4, r5
 8000f9c:	d941      	bls.n	8001022 <__udivmoddi4+0x2c2>
 8000f9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000fa2:	441d      	add	r5, r3
 8000fa4:	1b2d      	subs	r5, r5, r4
 8000fa6:	fa1f fe8e 	uxth.w	lr, lr
 8000faa:	fbb5 f0fc 	udiv	r0, r5, ip
 8000fae:	fb0c 5510 	mls	r5, ip, r0, r5
 8000fb2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000fb6:	fb00 f808 	mul.w	r8, r0, r8
 8000fba:	45a0      	cmp	r8, r4
 8000fbc:	d907      	bls.n	8000fce <__udivmoddi4+0x26e>
 8000fbe:	18e4      	adds	r4, r4, r3
 8000fc0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000fc4:	d229      	bcs.n	800101a <__udivmoddi4+0x2ba>
 8000fc6:	45a0      	cmp	r8, r4
 8000fc8:	d927      	bls.n	800101a <__udivmoddi4+0x2ba>
 8000fca:	3802      	subs	r0, #2
 8000fcc:	441c      	add	r4, r3
 8000fce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fd2:	eba4 0408 	sub.w	r4, r4, r8
 8000fd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fda:	454c      	cmp	r4, r9
 8000fdc:	46c6      	mov	lr, r8
 8000fde:	464d      	mov	r5, r9
 8000fe0:	d315      	bcc.n	800100e <__udivmoddi4+0x2ae>
 8000fe2:	d012      	beq.n	800100a <__udivmoddi4+0x2aa>
 8000fe4:	b156      	cbz	r6, 8000ffc <__udivmoddi4+0x29c>
 8000fe6:	ebba 030e 	subs.w	r3, sl, lr
 8000fea:	eb64 0405 	sbc.w	r4, r4, r5
 8000fee:	fa04 f707 	lsl.w	r7, r4, r7
 8000ff2:	40cb      	lsrs	r3, r1
 8000ff4:	431f      	orrs	r7, r3
 8000ff6:	40cc      	lsrs	r4, r1
 8000ff8:	6037      	str	r7, [r6, #0]
 8000ffa:	6074      	str	r4, [r6, #4]
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001002:	4618      	mov	r0, r3
 8001004:	e6f8      	b.n	8000df8 <__udivmoddi4+0x98>
 8001006:	4690      	mov	r8, r2
 8001008:	e6e0      	b.n	8000dcc <__udivmoddi4+0x6c>
 800100a:	45c2      	cmp	sl, r8
 800100c:	d2ea      	bcs.n	8000fe4 <__udivmoddi4+0x284>
 800100e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001012:	eb69 0503 	sbc.w	r5, r9, r3
 8001016:	3801      	subs	r0, #1
 8001018:	e7e4      	b.n	8000fe4 <__udivmoddi4+0x284>
 800101a:	4628      	mov	r0, r5
 800101c:	e7d7      	b.n	8000fce <__udivmoddi4+0x26e>
 800101e:	4640      	mov	r0, r8
 8001020:	e791      	b.n	8000f46 <__udivmoddi4+0x1e6>
 8001022:	4681      	mov	r9, r0
 8001024:	e7be      	b.n	8000fa4 <__udivmoddi4+0x244>
 8001026:	4601      	mov	r1, r0
 8001028:	e778      	b.n	8000f1c <__udivmoddi4+0x1bc>
 800102a:	3802      	subs	r0, #2
 800102c:	443c      	add	r4, r7
 800102e:	e745      	b.n	8000ebc <__udivmoddi4+0x15c>
 8001030:	4608      	mov	r0, r1
 8001032:	e708      	b.n	8000e46 <__udivmoddi4+0xe6>
 8001034:	f1a8 0802 	sub.w	r8, r8, #2
 8001038:	443d      	add	r5, r7
 800103a:	e72b      	b.n	8000e94 <__udivmoddi4+0x134>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001044:	4a0e      	ldr	r2, [pc, #56]	; (8001080 <HAL_Init+0x40>)
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <HAL_Init+0x40>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800104e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001050:	4a0b      	ldr	r2, [pc, #44]	; (8001080 <HAL_Init+0x40>)
 8001052:	4b0b      	ldr	r3, [pc, #44]	; (8001080 <HAL_Init+0x40>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800105a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800105c:	4a08      	ldr	r2, [pc, #32]	; (8001080 <HAL_Init+0x40>)
 800105e:	4b08      	ldr	r3, [pc, #32]	; (8001080 <HAL_Init+0x40>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001066:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001068:	2003      	movs	r0, #3
 800106a:	f000 fd17 	bl	8001a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800106e:	2000      	movs	r0, #0
 8001070:	f000 f808 	bl	8001084 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001074:	f00c fa72 	bl	800d55c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023c00 	.word	0x40023c00

08001084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_InitTick+0x54>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b12      	ldr	r3, [pc, #72]	; (80010dc <HAL_InitTick+0x58>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4619      	mov	r1, r3
 8001096:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109a:	fbb3 f3f1 	udiv	r3, r3, r1
 800109e:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 fd2f 	bl	8001b06 <HAL_SYSTICK_Config>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e00e      	b.n	80010d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b0f      	cmp	r3, #15
 80010b6:	d80a      	bhi.n	80010ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b8:	2200      	movs	r2, #0
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295
 80010c0:	f000 fcf7 	bl	8001ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010c4:	4a06      	ldr	r2, [pc, #24]	; (80010e0 <HAL_InitTick+0x5c>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e000      	b.n	80010d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2000001c 	.word	0x2000001c
 80010dc:	20000004 	.word	0x20000004
 80010e0:	20000000 	.word	0x20000000

080010e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_IncTick+0x20>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b06      	ldr	r3, [pc, #24]	; (8001108 <HAL_IncTick+0x24>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4413      	add	r3, r2
 80010f4:	4a04      	ldr	r2, [pc, #16]	; (8001108 <HAL_IncTick+0x24>)
 80010f6:	6013      	str	r3, [r2, #0]
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000004 	.word	0x20000004
 8001108:	20000e04 	.word	0x20000e04

0800110c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  return uwTick;
 8001110:	4b03      	ldr	r3, [pc, #12]	; (8001120 <HAL_GetTick+0x14>)
 8001112:	681b      	ldr	r3, [r3, #0]
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000e04 	.word	0x20000e04

08001124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800112c:	f7ff ffee 	bl	800110c <HAL_GetTick>
 8001130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113c:	d005      	beq.n	800114a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <HAL_Delay+0x40>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	461a      	mov	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800114a:	bf00      	nop
 800114c:	f7ff ffde 	bl	800110c <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	1ad2      	subs	r2, r2, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	429a      	cmp	r2, r3
 800115a:	d3f7      	bcc.n	800114c <HAL_Delay+0x28>
  {
  }
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000004 	.word	0x20000004

08001168 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001170:	2300      	movs	r3, #0
 8001172:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e033      	b.n	80011e6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	2b00      	cmp	r3, #0
 8001184:	d109      	bne.n	800119a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f00c fa10 	bl	800d5ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119e:	f003 0310 	and.w	r3, r3, #16
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d118      	bne.n	80011d8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011ae:	f023 0302 	bic.w	r3, r3, #2
 80011b2:	f043 0202 	orr.w	r2, r3, #2
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f000 faa4 	bl	8001708 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ca:	f023 0303 	bic.w	r3, r3, #3
 80011ce:	f043 0201 	orr.w	r2, r3, #1
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	641a      	str	r2, [r3, #64]	; 0x40
 80011d6:	e001      	b.n	80011dc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001202:	2b01      	cmp	r3, #1
 8001204:	d101      	bne.n	800120a <HAL_ADC_Start+0x1a>
 8001206:	2302      	movs	r3, #2
 8001208:	e0a5      	b.n	8001356 <HAL_ADC_Start+0x166>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2201      	movs	r2, #1
 800120e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	2b01      	cmp	r3, #1
 800121e:	d018      	beq.n	8001252 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	6812      	ldr	r2, [r2, #0]
 8001228:	6892      	ldr	r2, [r2, #8]
 800122a:	f042 0201 	orr.w	r2, r2, #1
 800122e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001230:	4b4c      	ldr	r3, [pc, #304]	; (8001364 <HAL_ADC_Start+0x174>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a4c      	ldr	r2, [pc, #304]	; (8001368 <HAL_ADC_Start+0x178>)
 8001236:	fba2 2303 	umull	r2, r3, r2, r3
 800123a:	0c9a      	lsrs	r2, r3, #18
 800123c:	4613      	mov	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4413      	add	r3, r2
 8001242:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001244:	e002      	b.n	800124c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	3b01      	subs	r3, #1
 800124a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f9      	bne.n	8001246 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	2b01      	cmp	r3, #1
 800125e:	d179      	bne.n	8001354 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001264:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001268:	f023 0301 	bic.w	r3, r3, #1
 800126c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800127e:	2b00      	cmp	r3, #0
 8001280:	d007      	beq.n	8001292 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800128a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800129a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800129e:	d106      	bne.n	80012ae <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a4:	f023 0206 	bic.w	r2, r3, #6
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	645a      	str	r2, [r3, #68]	; 0x44
 80012ac:	e002      	b.n	80012b4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012bc:	4b2b      	ldr	r3, [pc, #172]	; (800136c <HAL_ADC_Start+0x17c>)
 80012be:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80012c8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f003 031f 	and.w	r3, r3, #31
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d12a      	bne.n	800132c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a25      	ldr	r2, [pc, #148]	; (8001370 <HAL_ADC_Start+0x180>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d015      	beq.n	800130c <HAL_ADC_Start+0x11c>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a23      	ldr	r2, [pc, #140]	; (8001374 <HAL_ADC_Start+0x184>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d105      	bne.n	80012f6 <HAL_ADC_Start+0x106>
 80012ea:	4b20      	ldr	r3, [pc, #128]	; (800136c <HAL_ADC_Start+0x17c>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 031f 	and.w	r3, r3, #31
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00a      	beq.n	800130c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a1f      	ldr	r2, [pc, #124]	; (8001378 <HAL_ADC_Start+0x188>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d129      	bne.n	8001354 <HAL_ADC_Start+0x164>
 8001300:	4b1a      	ldr	r3, [pc, #104]	; (800136c <HAL_ADC_Start+0x17c>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 031f 	and.w	r3, r3, #31
 8001308:	2b0f      	cmp	r3, #15
 800130a:	d823      	bhi.n	8001354 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d11c      	bne.n	8001354 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	6812      	ldr	r2, [r2, #0]
 8001322:	6892      	ldr	r2, [r2, #8]
 8001324:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	e013      	b.n	8001354 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a0f      	ldr	r2, [pc, #60]	; (8001370 <HAL_ADC_Start+0x180>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d10e      	bne.n	8001354 <HAL_ADC_Start+0x164>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d107      	bne.n	8001354 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	6812      	ldr	r2, [r2, #0]
 800134c:	6892      	ldr	r2, [r2, #8]
 800134e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001352:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	2000001c 	.word	0x2000001c
 8001368:	431bde83 	.word	0x431bde83
 800136c:	40012300 	.word	0x40012300
 8001370:	40012000 	.word	0x40012000
 8001374:	40012100 	.word	0x40012100
 8001378:	40012200 	.word	0x40012200

0800137c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001398:	d113      	bne.n	80013c2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80013a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013a8:	d10b      	bne.n	80013c2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	f043 0220 	orr.w	r2, r3, #32
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e05c      	b.n	800147c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80013c2:	f7ff fea3 	bl	800110c <HAL_GetTick>
 80013c6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80013c8:	e01a      	b.n	8001400 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d0:	d016      	beq.n	8001400 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d007      	beq.n	80013e8 <HAL_ADC_PollForConversion+0x6c>
 80013d8:	f7ff fe98 	bl	800110c <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	1ad2      	subs	r2, r2, r3
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d90b      	bls.n	8001400 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	f043 0204 	orr.w	r2, r3, #4
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e03d      	b.n	800147c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b02      	cmp	r3, #2
 800140c:	d1dd      	bne.n	80013ca <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f06f 0212 	mvn.w	r2, #18
 8001416:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d123      	bne.n	800147a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001436:	2b00      	cmp	r3, #0
 8001438:	d11f      	bne.n	800147a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001440:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001452:	2b00      	cmp	r3, #0
 8001454:	d111      	bne.n	800147a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d105      	bne.n	800147a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	f043 0201 	orr.w	r2, r3, #1
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800147a:	2300      	movs	r3, #0
}
 800147c:	4618      	mov	r0, r3
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001492:	4618      	mov	r0, r3
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
	...

080014a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80014a0:	b490      	push	{r4, r7}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d101      	bne.n	80014bc <HAL_ADC_ConfigChannel+0x1c>
 80014b8:	2302      	movs	r3, #2
 80014ba:	e115      	b.n	80016e8 <HAL_ADC_ConfigChannel+0x248>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b09      	cmp	r3, #9
 80014ca:	d926      	bls.n	800151a <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	68d9      	ldr	r1, [r3, #12]
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	4618      	mov	r0, r3
 80014de:	4603      	mov	r3, r0
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	4403      	add	r3, r0
 80014e4:	3b1e      	subs	r3, #30
 80014e6:	2007      	movs	r0, #7
 80014e8:	fa00 f303 	lsl.w	r3, r0, r3
 80014ec:	43db      	mvns	r3, r3
 80014ee:	400b      	ands	r3, r1
 80014f0:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	68d9      	ldr	r1, [r3, #12]
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	6898      	ldr	r0, [r3, #8]
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	b29b      	uxth	r3, r3
 8001506:	461c      	mov	r4, r3
 8001508:	4623      	mov	r3, r4
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4423      	add	r3, r4
 800150e:	3b1e      	subs	r3, #30
 8001510:	fa00 f303 	lsl.w	r3, r0, r3
 8001514:	430b      	orrs	r3, r1
 8001516:	60d3      	str	r3, [r2, #12]
 8001518:	e023      	b.n	8001562 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6919      	ldr	r1, [r3, #16]
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	b29b      	uxth	r3, r3
 800152a:	4618      	mov	r0, r3
 800152c:	4603      	mov	r3, r0
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	4403      	add	r3, r0
 8001532:	2007      	movs	r0, #7
 8001534:	fa00 f303 	lsl.w	r3, r0, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	400b      	ands	r3, r1
 800153c:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6919      	ldr	r1, [r3, #16]
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	6898      	ldr	r0, [r3, #8]
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	b29b      	uxth	r3, r3
 8001552:	461c      	mov	r4, r3
 8001554:	4623      	mov	r3, r4
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4423      	add	r3, r4
 800155a:	fa00 f303 	lsl.w	r3, r0, r3
 800155e:	430b      	orrs	r3, r1
 8001560:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2b06      	cmp	r3, #6
 8001568:	d824      	bhi.n	80015b4 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6819      	ldr	r1, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	3b05      	subs	r3, #5
 8001580:	221f      	movs	r2, #31
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43db      	mvns	r3, r3
 8001588:	4003      	ands	r3, r0
 800158a:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6819      	ldr	r1, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	b29b      	uxth	r3, r3
 800159c:	461c      	mov	r4, r3
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685a      	ldr	r2, [r3, #4]
 80015a2:	4613      	mov	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	3b05      	subs	r3, #5
 80015aa:	fa04 f303 	lsl.w	r3, r4, r3
 80015ae:	4303      	orrs	r3, r0
 80015b0:	634b      	str	r3, [r1, #52]	; 0x34
 80015b2:	e04c      	b.n	800164e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	2b0c      	cmp	r3, #12
 80015ba:	d824      	bhi.n	8001606 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6819      	ldr	r1, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685a      	ldr	r2, [r3, #4]
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	3b23      	subs	r3, #35	; 0x23
 80015d2:	221f      	movs	r2, #31
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	4003      	ands	r3, r0
 80015dc:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6819      	ldr	r1, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	461c      	mov	r4, r3
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685a      	ldr	r2, [r3, #4]
 80015f4:	4613      	mov	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	3b23      	subs	r3, #35	; 0x23
 80015fc:	fa04 f303 	lsl.w	r3, r4, r3
 8001600:	4303      	orrs	r3, r0
 8001602:	630b      	str	r3, [r1, #48]	; 0x30
 8001604:	e023      	b.n	800164e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6819      	ldr	r1, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	4613      	mov	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	3b41      	subs	r3, #65	; 0x41
 800161c:	221f      	movs	r2, #31
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	43db      	mvns	r3, r3
 8001624:	4003      	ands	r3, r0
 8001626:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6819      	ldr	r1, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	b29b      	uxth	r3, r3
 8001638:	461c      	mov	r4, r3
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	4613      	mov	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	3b41      	subs	r3, #65	; 0x41
 8001646:	fa04 f303 	lsl.w	r3, r4, r3
 800164a:	4303      	orrs	r3, r0
 800164c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800164e:	4b29      	ldr	r3, [pc, #164]	; (80016f4 <HAL_ADC_ConfigChannel+0x254>)
 8001650:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a28      	ldr	r2, [pc, #160]	; (80016f8 <HAL_ADC_ConfigChannel+0x258>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d10f      	bne.n	800167c <HAL_ADC_ConfigChannel+0x1dc>
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b12      	cmp	r3, #18
 8001662:	d10b      	bne.n	800167c <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a1d      	ldr	r2, [pc, #116]	; (80016f8 <HAL_ADC_ConfigChannel+0x258>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d12b      	bne.n	80016de <HAL_ADC_ConfigChannel+0x23e>
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a1c      	ldr	r2, [pc, #112]	; (80016fc <HAL_ADC_ConfigChannel+0x25c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d003      	beq.n	8001698 <HAL_ADC_ConfigChannel+0x1f8>
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b11      	cmp	r3, #17
 8001696:	d122      	bne.n	80016de <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a11      	ldr	r2, [pc, #68]	; (80016fc <HAL_ADC_ConfigChannel+0x25c>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d111      	bne.n	80016de <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016ba:	4b11      	ldr	r3, [pc, #68]	; (8001700 <HAL_ADC_ConfigChannel+0x260>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a11      	ldr	r2, [pc, #68]	; (8001704 <HAL_ADC_ConfigChannel+0x264>)
 80016c0:	fba2 2303 	umull	r2, r3, r2, r3
 80016c4:	0c9a      	lsrs	r2, r3, #18
 80016c6:	4613      	mov	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80016d0:	e002      	b.n	80016d8 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	3b01      	subs	r3, #1
 80016d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f9      	bne.n	80016d2 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bc90      	pop	{r4, r7}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40012300 	.word	0x40012300
 80016f8:	40012000 	.word	0x40012000
 80016fc:	10000012 	.word	0x10000012
 8001700:	2000001c 	.word	0x2000001c
 8001704:	431bde83 	.word	0x431bde83

08001708 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001710:	4b79      	ldr	r3, [pc, #484]	; (80018f8 <ADC_Init+0x1f0>)
 8001712:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	431a      	orrs	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6812      	ldr	r2, [r2, #0]
 8001736:	6852      	ldr	r2, [r2, #4]
 8001738:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800173c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	6812      	ldr	r2, [r2, #0]
 8001746:	6851      	ldr	r1, [r2, #4]
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	6912      	ldr	r2, [r2, #16]
 800174c:	0212      	lsls	r2, r2, #8
 800174e:	430a      	orrs	r2, r1
 8001750:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	6812      	ldr	r2, [r2, #0]
 800175a:	6852      	ldr	r2, [r2, #4]
 800175c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001760:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	6812      	ldr	r2, [r2, #0]
 800176a:	6851      	ldr	r1, [r2, #4]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	6892      	ldr	r2, [r2, #8]
 8001770:	430a      	orrs	r2, r1
 8001772:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	6892      	ldr	r2, [r2, #8]
 800177e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001782:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	6891      	ldr	r1, [r2, #8]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68d2      	ldr	r2, [r2, #12]
 8001792:	430a      	orrs	r2, r1
 8001794:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179a:	4a58      	ldr	r2, [pc, #352]	; (80018fc <ADC_Init+0x1f4>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d022      	beq.n	80017e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	6892      	ldr	r2, [r2, #8]
 80017aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	6891      	ldr	r1, [r2, #8]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80017be:	430a      	orrs	r2, r1
 80017c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	6812      	ldr	r2, [r2, #0]
 80017ca:	6892      	ldr	r2, [r2, #8]
 80017cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	6812      	ldr	r2, [r2, #0]
 80017da:	6891      	ldr	r1, [r2, #8]
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80017e0:	430a      	orrs	r2, r1
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	e00f      	b.n	8001806 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	6892      	ldr	r2, [r2, #8]
 80017f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	6892      	ldr	r2, [r2, #8]
 8001800:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001804:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	6812      	ldr	r2, [r2, #0]
 800180e:	6892      	ldr	r2, [r2, #8]
 8001810:	f022 0202 	bic.w	r2, r2, #2
 8001814:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	6812      	ldr	r2, [r2, #0]
 800181e:	6891      	ldr	r1, [r2, #8]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	7e12      	ldrb	r2, [r2, #24]
 8001824:	0052      	lsls	r2, r2, #1
 8001826:	430a      	orrs	r2, r1
 8001828:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d01b      	beq.n	800186c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	6852      	ldr	r2, [r2, #4]
 800183e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001842:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	6852      	ldr	r2, [r2, #4]
 800184e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001852:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	6812      	ldr	r2, [r2, #0]
 800185c:	6851      	ldr	r1, [r2, #4]
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001862:	3a01      	subs	r2, #1
 8001864:	0352      	lsls	r2, r2, #13
 8001866:	430a      	orrs	r2, r1
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	e007      	b.n	800187c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	6852      	ldr	r2, [r2, #4]
 8001876:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800187a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	6812      	ldr	r2, [r2, #0]
 8001884:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001886:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800188a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	69d2      	ldr	r2, [r2, #28]
 800189a:	3a01      	subs	r2, #1
 800189c:	0512      	lsls	r2, r2, #20
 800189e:	430a      	orrs	r2, r1
 80018a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6812      	ldr	r2, [r2, #0]
 80018aa:	6892      	ldr	r2, [r2, #8]
 80018ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80018b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6812      	ldr	r2, [r2, #0]
 80018ba:	6891      	ldr	r1, [r2, #8]
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80018c2:	0252      	lsls	r2, r2, #9
 80018c4:	430a      	orrs	r2, r1
 80018c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	6812      	ldr	r2, [r2, #0]
 80018d0:	6892      	ldr	r2, [r2, #8]
 80018d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	6891      	ldr	r1, [r2, #8]
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	6952      	ldr	r2, [r2, #20]
 80018e6:	0292      	lsls	r2, r2, #10
 80018e8:	430a      	orrs	r2, r1
 80018ea:	609a      	str	r2, [r3, #8]
}
 80018ec:	bf00      	nop
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	40012300 	.word	0x40012300
 80018fc:	0f000001 	.word	0x0f000001

08001900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001910:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <__NVIC_SetPriorityGrouping+0x44>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800191c:	4013      	ands	r3, r2
 800191e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001928:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800192c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001932:	4a04      	ldr	r2, [pc, #16]	; (8001944 <__NVIC_SetPriorityGrouping+0x44>)
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	60d3      	str	r3, [r2, #12]
}
 8001938:	bf00      	nop
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800194c:	4b04      	ldr	r3, [pc, #16]	; (8001960 <__NVIC_GetPriorityGrouping+0x18>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	0a1b      	lsrs	r3, r3, #8
 8001952:	f003 0307 	and.w	r3, r3, #7
}
 8001956:	4618      	mov	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	2b00      	cmp	r3, #0
 8001974:	db0b      	blt.n	800198e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001976:	4909      	ldr	r1, [pc, #36]	; (800199c <__NVIC_EnableIRQ+0x38>)
 8001978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197c:	095b      	lsrs	r3, r3, #5
 800197e:	79fa      	ldrb	r2, [r7, #7]
 8001980:	f002 021f 	and.w	r2, r2, #31
 8001984:	2001      	movs	r0, #1
 8001986:	fa00 f202 	lsl.w	r2, r0, r2
 800198a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000e100 	.word	0xe000e100

080019a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	6039      	str	r1, [r7, #0]
 80019aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	db0a      	blt.n	80019ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b4:	490d      	ldr	r1, [pc, #52]	; (80019ec <__NVIC_SetPriority+0x4c>)
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	0112      	lsls	r2, r2, #4
 80019c0:	b2d2      	uxtb	r2, r2
 80019c2:	440b      	add	r3, r1
 80019c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c8:	e00a      	b.n	80019e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ca:	4909      	ldr	r1, [pc, #36]	; (80019f0 <__NVIC_SetPriority+0x50>)
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	3b04      	subs	r3, #4
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	0112      	lsls	r2, r2, #4
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	440b      	add	r3, r1
 80019de:	761a      	strb	r2, [r3, #24]
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	e000e100 	.word	0xe000e100
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b089      	sub	sp, #36	; 0x24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	f1c3 0307 	rsb	r3, r3, #7
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	bf28      	it	cs
 8001a12:	2304      	movcs	r3, #4
 8001a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	2b06      	cmp	r3, #6
 8001a1c:	d902      	bls.n	8001a24 <NVIC_EncodePriority+0x30>
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3b03      	subs	r3, #3
 8001a22:	e000      	b.n	8001a26 <NVIC_EncodePriority+0x32>
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a28:	2201      	movs	r2, #1
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	1e5a      	subs	r2, r3, #1
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	401a      	ands	r2, r3
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a42:	1e59      	subs	r1, r3, #1
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	4313      	orrs	r3, r2
         );
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3724      	adds	r7, #36	; 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a68:	d301      	bcc.n	8001a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e00f      	b.n	8001a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <SysTick_Config+0x40>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a76:	210f      	movs	r1, #15
 8001a78:	f04f 30ff 	mov.w	r0, #4294967295
 8001a7c:	f7ff ff90 	bl	80019a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <SysTick_Config+0x40>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a86:	4b04      	ldr	r3, [pc, #16]	; (8001a98 <SysTick_Config+0x40>)
 8001a88:	2207      	movs	r2, #7
 8001a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	e000e010 	.word	0xe000e010

08001a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ff2b 	bl	8001900 <__NVIC_SetPriorityGrouping>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b086      	sub	sp, #24
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac4:	f7ff ff40 	bl	8001948 <__NVIC_GetPriorityGrouping>
 8001ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	6978      	ldr	r0, [r7, #20]
 8001ad0:	f7ff ff90 	bl	80019f4 <NVIC_EncodePriority>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff5f 	bl	80019a0 <__NVIC_SetPriority>
}
 8001ae2:	bf00      	nop
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	4603      	mov	r3, r0
 8001af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff33 	bl	8001964 <__NVIC_EnableIRQ>
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff ffa2 	bl	8001a58 <SysTick_Config>
 8001b14:	4603      	mov	r3, r0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b2c:	f7ff faee 	bl	800110c <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e099      	b.n	8001c70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2202      	movs	r2, #2
 8001b48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	6812      	ldr	r2, [r2, #0]
 8001b56:	f022 0201 	bic.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b5c:	e00f      	b.n	8001b7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b5e:	f7ff fad5 	bl	800110c <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b05      	cmp	r3, #5
 8001b6a:	d908      	bls.n	8001b7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2220      	movs	r2, #32
 8001b70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2203      	movs	r2, #3
 8001b76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e078      	b.n	8001c70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1e8      	bne.n	8001b5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	4b38      	ldr	r3, [pc, #224]	; (8001c78 <HAL_DMA_Init+0x158>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a1b      	ldr	r3, [r3, #32]
 8001bc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	2b04      	cmp	r3, #4
 8001bd6:	d107      	bne.n	8001be8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be0:	4313      	orrs	r3, r2
 8001be2:	697a      	ldr	r2, [r7, #20]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f023 0307 	bic.w	r3, r3, #7
 8001bfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c04:	697a      	ldr	r2, [r7, #20]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	2b04      	cmp	r3, #4
 8001c10:	d117      	bne.n	8001c42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d00e      	beq.n	8001c42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 f9e9 	bl	8001ffc <DMA_CheckFifoParam>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d008      	beq.n	8001c42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2240      	movs	r2, #64	; 0x40
 8001c34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e016      	b.n	8001c70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 f9a0 	bl	8001f90 <DMA_CalcBaseAndBitshift>
 8001c50:	4603      	mov	r3, r0
 8001c52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c58:	223f      	movs	r2, #63	; 0x3f
 8001c5a:	409a      	lsls	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3718      	adds	r7, #24
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	f010803f 	.word	0xf010803f

08001c7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c88:	4b92      	ldr	r3, [pc, #584]	; (8001ed4 <HAL_DMA_IRQHandler+0x258>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a92      	ldr	r2, [pc, #584]	; (8001ed8 <HAL_DMA_IRQHandler+0x25c>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0a9b      	lsrs	r3, r3, #10
 8001c94:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c9a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca6:	2208      	movs	r2, #8
 8001ca8:	409a      	lsls	r2, r3
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	4013      	ands	r3, r2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d01a      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d013      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6812      	ldr	r2, [r2, #0]
 8001cc8:	6812      	ldr	r2, [r2, #0]
 8001cca:	f022 0204 	bic.w	r2, r2, #4
 8001cce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cd4:	2208      	movs	r2, #8
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ce0:	f043 0201 	orr.w	r2, r3, #1
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cec:	2201      	movs	r2, #1
 8001cee:	409a      	lsls	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d012      	beq.n	8001d1e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00b      	beq.n	8001d1e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d16:	f043 0202 	orr.w	r2, r3, #2
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d22:	2204      	movs	r2, #4
 8001d24:	409a      	lsls	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d012      	beq.n	8001d54 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00b      	beq.n	8001d54 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d40:	2204      	movs	r2, #4
 8001d42:	409a      	lsls	r2, r3
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d4c:	f043 0204 	orr.w	r2, r3, #4
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d58:	2210      	movs	r2, #16
 8001d5a:	409a      	lsls	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d043      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d03c      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d76:	2210      	movs	r2, #16
 8001d78:	409a      	lsls	r2, r3
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d018      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d108      	bne.n	8001dac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d024      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	4798      	blx	r3
 8001daa:	e01f      	b.n	8001dec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d01b      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	4798      	blx	r3
 8001dbc:	e016      	b.n	8001dec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d107      	bne.n	8001ddc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	f022 0208 	bic.w	r2, r2, #8
 8001dda:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001df0:	2220      	movs	r2, #32
 8001df2:	409a      	lsls	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f000 808e 	beq.w	8001f1a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0310 	and.w	r3, r3, #16
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 8086 	beq.w	8001f1a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e12:	2220      	movs	r2, #32
 8001e14:	409a      	lsls	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b05      	cmp	r3, #5
 8001e24:	d136      	bne.n	8001e94 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	f022 0216 	bic.w	r2, r2, #22
 8001e34:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6812      	ldr	r2, [r2, #0]
 8001e3e:	6952      	ldr	r2, [r2, #20]
 8001e40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e44:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d103      	bne.n	8001e56 <HAL_DMA_IRQHandler+0x1da>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d007      	beq.n	8001e66 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	6812      	ldr	r2, [r2, #0]
 8001e60:	f022 0208 	bic.w	r2, r2, #8
 8001e64:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e6a:	223f      	movs	r2, #63	; 0x3f
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d07d      	beq.n	8001f86 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	4798      	blx	r3
        }
        return;
 8001e92:	e078      	b.n	8001f86 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d01c      	beq.n	8001edc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d108      	bne.n	8001ec2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d030      	beq.n	8001f1a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	4798      	blx	r3
 8001ec0:	e02b      	b.n	8001f1a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d027      	beq.n	8001f1a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	4798      	blx	r3
 8001ed2:	e022      	b.n	8001f1a <HAL_DMA_IRQHandler+0x29e>
 8001ed4:	2000001c 	.word	0x2000001c
 8001ed8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10f      	bne.n	8001f0a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6812      	ldr	r2, [r2, #0]
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	f022 0210 	bic.w	r2, r2, #16
 8001ef8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2201      	movs	r2, #1
 8001f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d032      	beq.n	8001f88 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d022      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2205      	movs	r2, #5
 8001f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6812      	ldr	r2, [r2, #0]
 8001f3e:	6812      	ldr	r2, [r2, #0]
 8001f40:	f022 0201 	bic.w	r2, r2, #1
 8001f44:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d807      	bhi.n	8001f62 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f2      	bne.n	8001f46 <HAL_DMA_IRQHandler+0x2ca>
 8001f60:	e000      	b.n	8001f64 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001f62:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d005      	beq.n	8001f88 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	4798      	blx	r3
 8001f84:	e000      	b.n	8001f88 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001f86:	bf00      	nop
    }
  }
}
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop

08001f90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	3b10      	subs	r3, #16
 8001fa0:	4a14      	ldr	r2, [pc, #80]	; (8001ff4 <DMA_CalcBaseAndBitshift+0x64>)
 8001fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001faa:	4a13      	ldr	r2, [pc, #76]	; (8001ff8 <DMA_CalcBaseAndBitshift+0x68>)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4413      	add	r3, r2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d909      	bls.n	8001fd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001fc6:	f023 0303 	bic.w	r3, r3, #3
 8001fca:	1d1a      	adds	r2, r3, #4
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	659a      	str	r2, [r3, #88]	; 0x58
 8001fd0:	e007      	b.n	8001fe2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	aaaaaaab 	.word	0xaaaaaaab
 8001ff8:	08010a34 	.word	0x08010a34

08001ffc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d11f      	bne.n	8002056 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	2b03      	cmp	r3, #3
 800201a:	d855      	bhi.n	80020c8 <DMA_CheckFifoParam+0xcc>
 800201c:	a201      	add	r2, pc, #4	; (adr r2, 8002024 <DMA_CheckFifoParam+0x28>)
 800201e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002022:	bf00      	nop
 8002024:	08002035 	.word	0x08002035
 8002028:	08002047 	.word	0x08002047
 800202c:	08002035 	.word	0x08002035
 8002030:	080020c9 	.word	0x080020c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002038:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d045      	beq.n	80020cc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002044:	e042      	b.n	80020cc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800204e:	d13f      	bne.n	80020d0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002054:	e03c      	b.n	80020d0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800205e:	d121      	bne.n	80020a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b03      	cmp	r3, #3
 8002064:	d836      	bhi.n	80020d4 <DMA_CheckFifoParam+0xd8>
 8002066:	a201      	add	r2, pc, #4	; (adr r2, 800206c <DMA_CheckFifoParam+0x70>)
 8002068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800206c:	0800207d 	.word	0x0800207d
 8002070:	08002083 	.word	0x08002083
 8002074:	0800207d 	.word	0x0800207d
 8002078:	08002095 	.word	0x08002095
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	73fb      	strb	r3, [r7, #15]
      break;
 8002080:	e02f      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002086:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d024      	beq.n	80020d8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002092:	e021      	b.n	80020d8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002098:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800209c:	d11e      	bne.n	80020dc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020a2:	e01b      	b.n	80020dc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d902      	bls.n	80020b0 <DMA_CheckFifoParam+0xb4>
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d003      	beq.n	80020b6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020ae:	e018      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
      break;
 80020b4:	e015      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00e      	beq.n	80020e0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	73fb      	strb	r3, [r7, #15]
      break;
 80020c6:	e00b      	b.n	80020e0 <DMA_CheckFifoParam+0xe4>
      break;
 80020c8:	bf00      	nop
 80020ca:	e00a      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020cc:	bf00      	nop
 80020ce:	e008      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020d0:	bf00      	nop
 80020d2:	e006      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020d4:	bf00      	nop
 80020d6:	e004      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020d8:	bf00      	nop
 80020da:	e002      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;   
 80020dc:	bf00      	nop
 80020de:	e000      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020e0:	bf00      	nop
    }
  } 
  
  return status; 
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b089      	sub	sp, #36	; 0x24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
 800210a:	e165      	b.n	80023d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800210c:	2201      	movs	r2, #1
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	4013      	ands	r3, r2
 800211e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	429a      	cmp	r2, r3
 8002126:	f040 8154 	bne.w	80023d2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b02      	cmp	r3, #2
 8002130:	d003      	beq.n	800213a <HAL_GPIO_Init+0x4a>
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b12      	cmp	r3, #18
 8002138:	d123      	bne.n	8002182 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	08da      	lsrs	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3208      	adds	r2, #8
 8002142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002146:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	220f      	movs	r2, #15
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43db      	mvns	r3, r3
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	4013      	ands	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	08da      	lsrs	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3208      	adds	r2, #8
 800217c:	69b9      	ldr	r1, [r7, #24]
 800217e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	2203      	movs	r2, #3
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4013      	ands	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 0203 	and.w	r2, r3, #3
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d00b      	beq.n	80021d6 <HAL_GPIO_Init+0xe6>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d007      	beq.n	80021d6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021ca:	2b11      	cmp	r3, #17
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b12      	cmp	r3, #18
 80021d4:	d130      	bne.n	8002238 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	2203      	movs	r2, #3
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800220c:	2201      	movs	r2, #1
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	091b      	lsrs	r3, r3, #4
 8002222:	f003 0201 	and.w	r2, r3, #1
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4313      	orrs	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	2203      	movs	r2, #3
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80ae 	beq.w	80023d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4a5c      	ldr	r2, [pc, #368]	; (80023ec <HAL_GPIO_Init+0x2fc>)
 800227c:	4b5b      	ldr	r3, [pc, #364]	; (80023ec <HAL_GPIO_Init+0x2fc>)
 800227e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002280:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002284:	6453      	str	r3, [r2, #68]	; 0x44
 8002286:	4b59      	ldr	r3, [pc, #356]	; (80023ec <HAL_GPIO_Init+0x2fc>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002292:	4a57      	ldr	r2, [pc, #348]	; (80023f0 <HAL_GPIO_Init+0x300>)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	3302      	adds	r3, #2
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a4e      	ldr	r2, [pc, #312]	; (80023f4 <HAL_GPIO_Init+0x304>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d025      	beq.n	800230a <HAL_GPIO_Init+0x21a>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a4d      	ldr	r2, [pc, #308]	; (80023f8 <HAL_GPIO_Init+0x308>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d01f      	beq.n	8002306 <HAL_GPIO_Init+0x216>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a4c      	ldr	r2, [pc, #304]	; (80023fc <HAL_GPIO_Init+0x30c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d019      	beq.n	8002302 <HAL_GPIO_Init+0x212>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a4b      	ldr	r2, [pc, #300]	; (8002400 <HAL_GPIO_Init+0x310>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d013      	beq.n	80022fe <HAL_GPIO_Init+0x20e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a4a      	ldr	r2, [pc, #296]	; (8002404 <HAL_GPIO_Init+0x314>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d00d      	beq.n	80022fa <HAL_GPIO_Init+0x20a>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a49      	ldr	r2, [pc, #292]	; (8002408 <HAL_GPIO_Init+0x318>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d007      	beq.n	80022f6 <HAL_GPIO_Init+0x206>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a48      	ldr	r2, [pc, #288]	; (800240c <HAL_GPIO_Init+0x31c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d101      	bne.n	80022f2 <HAL_GPIO_Init+0x202>
 80022ee:	2306      	movs	r3, #6
 80022f0:	e00c      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022f2:	2307      	movs	r3, #7
 80022f4:	e00a      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022f6:	2305      	movs	r3, #5
 80022f8:	e008      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022fa:	2304      	movs	r3, #4
 80022fc:	e006      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022fe:	2303      	movs	r3, #3
 8002300:	e004      	b.n	800230c <HAL_GPIO_Init+0x21c>
 8002302:	2302      	movs	r3, #2
 8002304:	e002      	b.n	800230c <HAL_GPIO_Init+0x21c>
 8002306:	2301      	movs	r3, #1
 8002308:	e000      	b.n	800230c <HAL_GPIO_Init+0x21c>
 800230a:	2300      	movs	r3, #0
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	f002 0203 	and.w	r2, r2, #3
 8002312:	0092      	lsls	r2, r2, #2
 8002314:	4093      	lsls	r3, r2
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4313      	orrs	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800231c:	4934      	ldr	r1, [pc, #208]	; (80023f0 <HAL_GPIO_Init+0x300>)
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	3302      	adds	r3, #2
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800232a:	4b39      	ldr	r3, [pc, #228]	; (8002410 <HAL_GPIO_Init+0x320>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	43db      	mvns	r3, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4013      	ands	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800234e:	4a30      	ldr	r2, [pc, #192]	; (8002410 <HAL_GPIO_Init+0x320>)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002354:	4b2e      	ldr	r3, [pc, #184]	; (8002410 <HAL_GPIO_Init+0x320>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002378:	4a25      	ldr	r2, [pc, #148]	; (8002410 <HAL_GPIO_Init+0x320>)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800237e:	4b24      	ldr	r3, [pc, #144]	; (8002410 <HAL_GPIO_Init+0x320>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	43db      	mvns	r3, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4013      	ands	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023a2:	4a1b      	ldr	r2, [pc, #108]	; (8002410 <HAL_GPIO_Init+0x320>)
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023a8:	4b19      	ldr	r3, [pc, #100]	; (8002410 <HAL_GPIO_Init+0x320>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023cc:	4a10      	ldr	r2, [pc, #64]	; (8002410 <HAL_GPIO_Init+0x320>)
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3301      	adds	r3, #1
 80023d6:	61fb      	str	r3, [r7, #28]
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	2b0f      	cmp	r3, #15
 80023dc:	f67f ae96 	bls.w	800210c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023e0:	bf00      	nop
 80023e2:	3724      	adds	r7, #36	; 0x24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40013800 	.word	0x40013800
 80023f4:	40020000 	.word	0x40020000
 80023f8:	40020400 	.word	0x40020400
 80023fc:	40020800 	.word	0x40020800
 8002400:	40020c00 	.word	0x40020c00
 8002404:	40021000 	.word	0x40021000
 8002408:	40021400 	.word	0x40021400
 800240c:	40021800 	.word	0x40021800
 8002410:	40013c00 	.word	0x40013c00

08002414 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	691a      	ldr	r2, [r3, #16]
 8002424:	887b      	ldrh	r3, [r7, #2]
 8002426:	4013      	ands	r3, r2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d002      	beq.n	8002432 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800242c:	2301      	movs	r3, #1
 800242e:	73fb      	strb	r3, [r7, #15]
 8002430:	e001      	b.n	8002436 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002432:	2300      	movs	r3, #0
 8002434:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002436:	7bfb      	ldrb	r3, [r7, #15]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	460b      	mov	r3, r1
 800244e:	807b      	strh	r3, [r7, #2]
 8002450:	4613      	mov	r3, r2
 8002452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002454:	787b      	ldrb	r3, [r7, #1]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800245a:	887a      	ldrh	r2, [r7, #2]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002460:	e003      	b.n	800246a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002462:	887b      	ldrh	r3, [r7, #2]
 8002464:	041a      	lsls	r2, r3, #16
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	619a      	str	r2, [r3, #24]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
	...

08002478 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002478:	b590      	push	{r4, r7, lr}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e10f      	b.n	80026aa <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d106      	bne.n	80024a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f00b f8c8 	bl	800d634 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2224      	movs	r2, #36	; 0x24
 80024a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	6812      	ldr	r2, [r2, #0]
 80024b6:	f022 0201 	bic.w	r2, r2, #1
 80024ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024bc:	f000 fdfa 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 80024c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	4a7b      	ldr	r2, [pc, #492]	; (80026b4 <HAL_I2C_Init+0x23c>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d807      	bhi.n	80024dc <HAL_I2C_Init+0x64>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	4a7a      	ldr	r2, [pc, #488]	; (80026b8 <HAL_I2C_Init+0x240>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	bf94      	ite	ls
 80024d4:	2301      	movls	r3, #1
 80024d6:	2300      	movhi	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	e006      	b.n	80024ea <HAL_I2C_Init+0x72>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4a77      	ldr	r2, [pc, #476]	; (80026bc <HAL_I2C_Init+0x244>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	bf94      	ite	ls
 80024e4:	2301      	movls	r3, #1
 80024e6:	2300      	movhi	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e0db      	b.n	80026aa <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4a72      	ldr	r2, [pc, #456]	; (80026c0 <HAL_I2C_Init+0x248>)
 80024f6:	fba2 2303 	umull	r2, r3, r2, r3
 80024fa:	0c9b      	lsrs	r3, r3, #18
 80024fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6812      	ldr	r2, [r2, #0]
 8002506:	6852      	ldr	r2, [r2, #4]
 8002508:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	430a      	orrs	r2, r1
 8002510:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	4863      	ldr	r0, [pc, #396]	; (80026b4 <HAL_I2C_Init+0x23c>)
 8002526:	4283      	cmp	r3, r0
 8002528:	d802      	bhi.n	8002530 <HAL_I2C_Init+0xb8>
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	3301      	adds	r3, #1
 800252e:	e009      	b.n	8002544 <HAL_I2C_Init+0xcc>
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002536:	fb00 f303 	mul.w	r3, r0, r3
 800253a:	4862      	ldr	r0, [pc, #392]	; (80026c4 <HAL_I2C_Init+0x24c>)
 800253c:	fba0 0303 	umull	r0, r3, r0, r3
 8002540:	099b      	lsrs	r3, r3, #6
 8002542:	3301      	adds	r3, #1
 8002544:	430b      	orrs	r3, r1
 8002546:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6818      	ldr	r0, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002556:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	4955      	ldr	r1, [pc, #340]	; (80026b4 <HAL_I2C_Init+0x23c>)
 8002560:	428b      	cmp	r3, r1
 8002562:	d80d      	bhi.n	8002580 <HAL_I2C_Init+0x108>
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	1e59      	subs	r1, r3, #1
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002572:	3301      	adds	r3, #1
 8002574:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002578:	2b04      	cmp	r3, #4
 800257a:	bf38      	it	cc
 800257c:	2304      	movcc	r3, #4
 800257e:	e04f      	b.n	8002620 <HAL_I2C_Init+0x1a8>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d111      	bne.n	80025ac <HAL_I2C_Init+0x134>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	1e5c      	subs	r4, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6859      	ldr	r1, [r3, #4]
 8002590:	460b      	mov	r3, r1
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	440b      	add	r3, r1
 8002596:	fbb4 f3f3 	udiv	r3, r4, r3
 800259a:	3301      	adds	r3, #1
 800259c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	bf0c      	ite	eq
 80025a4:	2301      	moveq	r3, #1
 80025a6:	2300      	movne	r3, #0
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	e012      	b.n	80025d2 <HAL_I2C_Init+0x15a>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	1e5c      	subs	r4, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6859      	ldr	r1, [r3, #4]
 80025b4:	460b      	mov	r3, r1
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	0099      	lsls	r1, r3, #2
 80025bc:	440b      	add	r3, r1
 80025be:	fbb4 f3f3 	udiv	r3, r4, r3
 80025c2:	3301      	adds	r3, #1
 80025c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	bf0c      	ite	eq
 80025cc:	2301      	moveq	r3, #1
 80025ce:	2300      	movne	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_I2C_Init+0x162>
 80025d6:	2301      	movs	r3, #1
 80025d8:	e022      	b.n	8002620 <HAL_I2C_Init+0x1a8>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d10e      	bne.n	8002600 <HAL_I2C_Init+0x188>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	1e5c      	subs	r4, r3, #1
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6859      	ldr	r1, [r3, #4]
 80025ea:	460b      	mov	r3, r1
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	440b      	add	r3, r1
 80025f0:	fbb4 f3f3 	udiv	r3, r4, r3
 80025f4:	3301      	adds	r3, #1
 80025f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025fe:	e00f      	b.n	8002620 <HAL_I2C_Init+0x1a8>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	1e5c      	subs	r4, r3, #1
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6859      	ldr	r1, [r3, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	0099      	lsls	r1, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	fbb4 f3f3 	udiv	r3, r4, r3
 8002616:	3301      	adds	r3, #1
 8002618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800261c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002620:	4313      	orrs	r3, r2
 8002622:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	69d0      	ldr	r0, [r2, #28]
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6a12      	ldr	r2, [r2, #32]
 800263a:	4302      	orrs	r2, r0
 800263c:	430a      	orrs	r2, r1
 800263e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800264e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	6908      	ldr	r0, [r1, #16]
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	68c9      	ldr	r1, [r1, #12]
 800265a:	4301      	orrs	r1, r0
 800265c:	430b      	orrs	r3, r1
 800265e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	68d2      	ldr	r2, [r2, #12]
 800266a:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	6950      	ldr	r0, [r2, #20]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6992      	ldr	r2, [r2, #24]
 8002676:	4302      	orrs	r2, r0
 8002678:	430a      	orrs	r2, r1
 800267a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6812      	ldr	r2, [r2, #0]
 8002684:	6812      	ldr	r2, [r2, #0]
 8002686:	f042 0201 	orr.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2220      	movs	r2, #32
 8002696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd90      	pop	{r4, r7, pc}
 80026b2:	bf00      	nop
 80026b4:	000186a0 	.word	0x000186a0
 80026b8:	001e847f 	.word	0x001e847f
 80026bc:	003d08ff 	.word	0x003d08ff
 80026c0:	431bde83 	.word	0x431bde83
 80026c4:	10624dd3 	.word	0x10624dd3

080026c8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08c      	sub	sp, #48	; 0x30
 80026cc:	af02      	add	r7, sp, #8
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	607a      	str	r2, [r7, #4]
 80026d2:	461a      	mov	r2, r3
 80026d4:	460b      	mov	r3, r1
 80026d6:	817b      	strh	r3, [r7, #10]
 80026d8:	4613      	mov	r3, r2
 80026da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026dc:	f7fe fd16 	bl	800110c <HAL_GetTick>
 80026e0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b20      	cmp	r3, #32
 80026ec:	f040 820b 	bne.w	8002b06 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	2319      	movs	r3, #25
 80026f6:	2201      	movs	r2, #1
 80026f8:	497c      	ldr	r1, [pc, #496]	; (80028ec <HAL_I2C_Master_Receive+0x224>)
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 fac0 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002706:	2302      	movs	r3, #2
 8002708:	e1fe      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002710:	2b01      	cmp	r3, #1
 8002712:	d101      	bne.n	8002718 <HAL_I2C_Master_Receive+0x50>
 8002714:	2302      	movs	r3, #2
 8002716:	e1f7      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b01      	cmp	r3, #1
 800272c:	d007      	beq.n	800273e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	6812      	ldr	r2, [r2, #0]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	f042 0201 	orr.w	r2, r2, #1
 800273c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	6812      	ldr	r2, [r2, #0]
 8002748:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800274c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2222      	movs	r2, #34	; 0x22
 8002752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2210      	movs	r2, #16
 800275a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	893a      	ldrh	r2, [r7, #8]
 800276e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4a5c      	ldr	r2, [pc, #368]	; (80028f0 <HAL_I2C_Master_Receive+0x228>)
 800277e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002780:	8979      	ldrh	r1, [r7, #10]
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f000 f9c4 	bl	8002b14 <I2C_MasterRequestRead>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e1b8      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279a:	2b00      	cmp	r3, #0
 800279c:	d113      	bne.n	80027c6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800279e:	2300      	movs	r3, #0
 80027a0:	623b      	str	r3, [r7, #32]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	623b      	str	r3, [r7, #32]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	623b      	str	r3, [r7, #32]
 80027b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	6812      	ldr	r2, [r2, #0]
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	e18c      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d11b      	bne.n	8002806 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	6812      	ldr	r2, [r2, #0]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	61fb      	str	r3, [r7, #28]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	61fb      	str	r3, [r7, #28]
 80027f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	6812      	ldr	r2, [r2, #0]
 80027fc:	6812      	ldr	r2, [r2, #0]
 80027fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	e16c      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280a:	2b02      	cmp	r3, #2
 800280c:	d11b      	bne.n	8002846 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	6812      	ldr	r2, [r2, #0]
 8002816:	6812      	ldr	r2, [r2, #0]
 8002818:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800281c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	6812      	ldr	r2, [r2, #0]
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800282c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800282e:	2300      	movs	r3, #0
 8002830:	61bb      	str	r3, [r7, #24]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	695b      	ldr	r3, [r3, #20]
 8002838:	61bb      	str	r3, [r7, #24]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	61bb      	str	r3, [r7, #24]
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	e14c      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002854:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002856:	2300      	movs	r3, #0
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	617b      	str	r3, [r7, #20]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800286c:	e138      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002872:	2b03      	cmp	r3, #3
 8002874:	f200 80f1 	bhi.w	8002a5a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287c:	2b01      	cmp	r3, #1
 800287e:	d123      	bne.n	80028c8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002882:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 fad1 	bl	8002e2c <I2C_WaitOnRXNEFlagUntilTimeout>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e139      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	6812      	ldr	r2, [r2, #0]
 800289c:	6912      	ldr	r2, [r2, #16]
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a6:	1c5a      	adds	r2, r3, #1
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b0:	3b01      	subs	r3, #1
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028bc:	b29b      	uxth	r3, r3
 80028be:	3b01      	subs	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80028c6:	e10b      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d14e      	bne.n	800296e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	9300      	str	r3, [sp, #0]
 80028d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d6:	2200      	movs	r2, #0
 80028d8:	4906      	ldr	r1, [pc, #24]	; (80028f4 <HAL_I2C_Master_Receive+0x22c>)
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 f9d0 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d008      	beq.n	80028f8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e10e      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
 80028ea:	bf00      	nop
 80028ec:	00100002 	.word	0x00100002
 80028f0:	ffff0000 	.word	0xffff0000
 80028f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002906:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	6812      	ldr	r2, [r2, #0]
 8002910:	6912      	ldr	r2, [r2, #16]
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	6912      	ldr	r2, [r2, #16]
 8002944:	b2d2      	uxtb	r2, r2
 8002946:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	1c5a      	adds	r2, r3, #1
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002956:	3b01      	subs	r3, #1
 8002958:	b29a      	uxth	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002962:	b29b      	uxth	r3, r3
 8002964:	3b01      	subs	r3, #1
 8002966:	b29a      	uxth	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800296c:	e0b8      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002974:	2200      	movs	r2, #0
 8002976:	4966      	ldr	r1, [pc, #408]	; (8002b10 <HAL_I2C_Master_Receive+0x448>)
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f000 f981 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e0bf      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	6812      	ldr	r2, [r2, #0]
 8002990:	6812      	ldr	r2, [r2, #0]
 8002992:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002996:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	6812      	ldr	r2, [r2, #0]
 80029a0:	6912      	ldr	r2, [r2, #16]
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b4:	3b01      	subs	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029d0:	2200      	movs	r2, #0
 80029d2:	494f      	ldr	r1, [pc, #316]	; (8002b10 <HAL_I2C_Master_Receive+0x448>)
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 f953 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e091      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	6812      	ldr	r2, [r2, #0]
 80029fc:	6912      	ldr	r2, [r2, #16]
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	1c5a      	adds	r2, r3, #1
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	6912      	ldr	r2, [r2, #16]
 8002a30:	b2d2      	uxtb	r2, r2
 8002a32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a42:	3b01      	subs	r3, #1
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	3b01      	subs	r3, #1
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a58:	e042      	b.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 f9e4 	bl	8002e2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e04c      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	6912      	ldr	r2, [r2, #16]
 8002a78:	b2d2      	uxtb	r2, r2
 8002a7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a80:	1c5a      	adds	r2, r3, #1
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	f003 0304 	and.w	r3, r3, #4
 8002aaa:	2b04      	cmp	r3, #4
 8002aac:	d118      	bne.n	8002ae0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	6912      	ldr	r2, [r2, #16]
 8002ab8:	b2d2      	uxtb	r2, r2
 8002aba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac0:	1c5a      	adds	r2, r3, #1
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f47f aec2 	bne.w	800286e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2220      	movs	r2, #32
 8002aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b02:	2300      	movs	r3, #0
 8002b04:	e000      	b.n	8002b08 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002b06:	2302      	movs	r3, #2
  }
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3728      	adds	r7, #40	; 0x28
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	00010004 	.word	0x00010004

08002b14 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af02      	add	r7, sp, #8
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	607a      	str	r2, [r7, #4]
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	460b      	mov	r3, r1
 8002b22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	6812      	ldr	r2, [r2, #0]
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b38:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d006      	beq.n	8002b4e <I2C_MasterRequestRead+0x3a>
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d003      	beq.n	8002b4e <I2C_MasterRequestRead+0x3a>
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b4c:	d108      	bne.n	8002b60 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	6812      	ldr	r2, [r2, #0]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	e00b      	b.n	8002b78 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b64:	2b11      	cmp	r3, #17
 8002b66:	d107      	bne.n	8002b78 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	6812      	ldr	r2, [r2, #0]
 8002b70:	6812      	ldr	r2, [r2, #0]
 8002b72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	9300      	str	r3, [sp, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 f87b 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e06d      	b.n	8002c70 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b9c:	d108      	bne.n	8002bb0 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	897a      	ldrh	r2, [r7, #10]
 8002ba4:	b2d2      	uxtb	r2, r2
 8002ba6:	f042 0201 	orr.w	r2, r2, #1
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	611a      	str	r2, [r3, #16]
 8002bae:	e053      	b.n	8002c58 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	897a      	ldrh	r2, [r7, #10]
 8002bb6:	11d2      	asrs	r2, r2, #7
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	f002 0206 	and.w	r2, r2, #6
 8002bbe:	b2d2      	uxtb	r2, r2
 8002bc0:	f062 020f 	orn	r2, r2, #15
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	492a      	ldr	r1, [pc, #168]	; (8002c78 <I2C_MasterRequestRead+0x164>)
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f000 f8ad 	bl	8002d2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e048      	b.n	8002c70 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	897a      	ldrh	r2, [r7, #10]
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	4923      	ldr	r1, [pc, #140]	; (8002c7c <I2C_MasterRequestRead+0x168>)
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 f89d 	bl	8002d2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e038      	b.n	8002c70 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	613b      	str	r3, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	613b      	str	r3, [r7, #16]
 8002c12:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	6812      	ldr	r2, [r2, #0]
 8002c1c:	6812      	ldr	r2, [r2, #0]
 8002c1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c22:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f000 f825 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e017      	b.n	8002c70 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	897a      	ldrh	r2, [r7, #10]
 8002c46:	11d2      	asrs	r2, r2, #7
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	f002 0206 	and.w	r2, r2, #6
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	f062 020e 	orn	r2, r2, #14
 8002c54:	b2d2      	uxtb	r2, r2
 8002c56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	4907      	ldr	r1, [pc, #28]	; (8002c7c <I2C_MasterRequestRead+0x168>)
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	f000 f865 	bl	8002d2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	00010008 	.word	0x00010008
 8002c7c:	00010002 	.word	0x00010002

08002c80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c90:	e025      	b.n	8002cde <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c98:	d021      	beq.n	8002cde <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c9a:	f7fe fa37 	bl	800110c <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	1ad2      	subs	r2, r2, r3
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d802      	bhi.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d116      	bne.n	8002cde <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f043 0220 	orr.w	r2, r3, #32
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e023      	b.n	8002d26 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	0c1b      	lsrs	r3, r3, #16
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d10d      	bne.n	8002d04 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	43da      	mvns	r2, r3
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	bf0c      	ite	eq
 8002cfa:	2301      	moveq	r3, #1
 8002cfc:	2300      	movne	r3, #0
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	461a      	mov	r2, r3
 8002d02:	e00c      	b.n	8002d1e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	43da      	mvns	r2, r3
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	bf0c      	ite	eq
 8002d16:	2301      	moveq	r3, #1
 8002d18:	2300      	movne	r3, #0
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d0b6      	beq.n	8002c92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b084      	sub	sp, #16
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
 8002d3a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d3c:	e051      	b.n	8002de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d4c:	d123      	bne.n	8002d96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	6812      	ldr	r2, [r2, #0]
 8002d56:	6812      	ldr	r2, [r2, #0]
 8002d58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d5c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d66:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2220      	movs	r2, #32
 8002d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	f043 0204 	orr.w	r2, r3, #4
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e046      	b.n	8002e24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9c:	d021      	beq.n	8002de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9e:	f7fe f9b5 	bl	800110c <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	1ad2      	subs	r2, r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d802      	bhi.n	8002db4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d116      	bne.n	8002de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2220      	movs	r2, #32
 8002dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	f043 0220 	orr.w	r2, r3, #32
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e020      	b.n	8002e24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	0c1b      	lsrs	r3, r3, #16
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d10c      	bne.n	8002e06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	43da      	mvns	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	4013      	ands	r3, r2
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	bf14      	ite	ne
 8002dfe:	2301      	movne	r3, #1
 8002e00:	2300      	moveq	r3, #0
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	e00b      	b.n	8002e1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	43da      	mvns	r2, r3
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	4013      	ands	r3, r2
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	bf14      	ite	ne
 8002e18:	2301      	movne	r3, #1
 8002e1a:	2300      	moveq	r3, #0
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d18d      	bne.n	8002d3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e38:	e042      	b.n	8002ec0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	695b      	ldr	r3, [r3, #20]
 8002e40:	f003 0310 	and.w	r3, r3, #16
 8002e44:	2b10      	cmp	r3, #16
 8002e46:	d119      	bne.n	8002e7c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f06f 0210 	mvn.w	r2, #16
 8002e50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e029      	b.n	8002ed0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e7c:	f7fe f946 	bl	800110c <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	1ad2      	subs	r2, r2, r3
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d802      	bhi.n	8002e92 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d116      	bne.n	8002ec0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	f043 0220 	orr.w	r2, r3, #32
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e007      	b.n	8002ed0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eca:	2b40      	cmp	r3, #64	; 0x40
 8002ecc:	d1b5      	bne.n	8002e3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e0ca      	b.n	8003082 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eec:	4b67      	ldr	r3, [pc, #412]	; (800308c <HAL_RCC_ClockConfig+0x1b4>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 020f 	and.w	r2, r3, #15
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d20c      	bcs.n	8002f14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002efa:	4b64      	ldr	r3, [pc, #400]	; (800308c <HAL_RCC_ClockConfig+0x1b4>)
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f02:	4b62      	ldr	r3, [pc, #392]	; (800308c <HAL_RCC_ClockConfig+0x1b4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 020f 	and.w	r2, r3, #15
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d001      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e0b6      	b.n	8003082 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d020      	beq.n	8002f62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0304 	and.w	r3, r3, #4
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f2c:	4a58      	ldr	r2, [pc, #352]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f2e:	4b58      	ldr	r3, [pc, #352]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0308 	and.w	r3, r3, #8
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d005      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f44:	4a52      	ldr	r2, [pc, #328]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f46:	4b52      	ldr	r3, [pc, #328]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f50:	494f      	ldr	r1, [pc, #316]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f52:	4b4f      	ldr	r3, [pc, #316]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d044      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d107      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f76:	4b46      	ldr	r3, [pc, #280]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d119      	bne.n	8002fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e07d      	b.n	8003082 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d003      	beq.n	8002f96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d107      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f96:	4b3e      	ldr	r3, [pc, #248]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d109      	bne.n	8002fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e06d      	b.n	8003082 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa6:	4b3a      	ldr	r3, [pc, #232]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e065      	b.n	8003082 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fb6:	4936      	ldr	r1, [pc, #216]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb8:	4b35      	ldr	r3, [pc, #212]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f023 0203 	bic.w	r2, r3, #3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fc8:	f7fe f8a0 	bl	800110c <HAL_GetTick>
 8002fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fce:	e00a      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd0:	f7fe f89c 	bl	800110c <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e04d      	b.n	8003082 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe6:	4b2a      	ldr	r3, [pc, #168]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 020c 	and.w	r2, r3, #12
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d1eb      	bne.n	8002fd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ff8:	4b24      	ldr	r3, [pc, #144]	; (800308c <HAL_RCC_ClockConfig+0x1b4>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 020f 	and.w	r2, r3, #15
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d90c      	bls.n	8003020 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003006:	4b21      	ldr	r3, [pc, #132]	; (800308c <HAL_RCC_ClockConfig+0x1b4>)
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800300e:	4b1f      	ldr	r3, [pc, #124]	; (800308c <HAL_RCC_ClockConfig+0x1b4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 020f 	and.w	r2, r3, #15
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d001      	beq.n	8003020 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e030      	b.n	8003082 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d008      	beq.n	800303e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800302c:	4918      	ldr	r1, [pc, #96]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 800302e:	4b18      	ldr	r3, [pc, #96]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	4313      	orrs	r3, r2
 800303c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	2b00      	cmp	r3, #0
 8003048:	d009      	beq.n	800305e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800304a:	4911      	ldr	r1, [pc, #68]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 800304c:	4b10      	ldr	r3, [pc, #64]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	00db      	lsls	r3, r3, #3
 800305a:	4313      	orrs	r3, r2
 800305c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800305e:	f000 fb7b 	bl	8003758 <HAL_RCC_GetSysClockFreq>
 8003062:	4601      	mov	r1, r0
 8003064:	4b0a      	ldr	r3, [pc, #40]	; (8003090 <HAL_RCC_ClockConfig+0x1b8>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	091b      	lsrs	r3, r3, #4
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	4a09      	ldr	r2, [pc, #36]	; (8003094 <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	5cd3      	ldrb	r3, [r2, r3]
 8003072:	fa21 f303 	lsr.w	r3, r1, r3
 8003076:	4a08      	ldr	r2, [pc, #32]	; (8003098 <HAL_RCC_ClockConfig+0x1c0>)
 8003078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800307a:	2000      	movs	r0, #0
 800307c:	f7fe f802 	bl	8001084 <HAL_InitTick>

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	40023c00 	.word	0x40023c00
 8003090:	40023800 	.word	0x40023800
 8003094:	08010ae8 	.word	0x08010ae8
 8003098:	2000001c 	.word	0x2000001c

0800309c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030a0:	4b03      	ldr	r3, [pc, #12]	; (80030b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030a2:	681b      	ldr	r3, [r3, #0]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	2000001c 	.word	0x2000001c

080030b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030b8:	f7ff fff0 	bl	800309c <HAL_RCC_GetHCLKFreq>
 80030bc:	4601      	mov	r1, r0
 80030be:	4b05      	ldr	r3, [pc, #20]	; (80030d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	0a9b      	lsrs	r3, r3, #10
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	4a03      	ldr	r2, [pc, #12]	; (80030d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030ca:	5cd3      	ldrb	r3, [r2, r3]
 80030cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40023800 	.word	0x40023800
 80030d8:	08010af8 	.word	0x08010af8

080030dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030e0:	f7ff ffdc 	bl	800309c <HAL_RCC_GetHCLKFreq>
 80030e4:	4601      	mov	r1, r0
 80030e6:	4b05      	ldr	r3, [pc, #20]	; (80030fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	0b5b      	lsrs	r3, r3, #13
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	4a03      	ldr	r2, [pc, #12]	; (8003100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030f2:	5cd3      	ldrb	r3, [r2, r3]
 80030f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40023800 	.word	0x40023800
 8003100:	08010af8 	.word	0x08010af8

08003104 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08c      	sub	sp, #48	; 0x30
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003128:	2300      	movs	r3, #0
 800312a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	2b00      	cmp	r3, #0
 800313a:	d010      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800313c:	496f      	ldr	r1, [pc, #444]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800313e:	4b6f      	ldr	r3, [pc, #444]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003144:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800314c:	4313      	orrs	r3, r2
 800314e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800315a:	2301      	movs	r3, #1
 800315c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d010      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800316a:	4964      	ldr	r1, [pc, #400]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800316c:	4b63      	ldr	r3, [pc, #396]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800316e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003172:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317a:	4313      	orrs	r3, r2
 800317c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003188:	2301      	movs	r3, #1
 800318a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	2b00      	cmp	r3, #0
 8003196:	d017      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003198:	4958      	ldr	r1, [pc, #352]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800319a:	4b58      	ldr	r3, [pc, #352]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800319c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031b6:	d101      	bne.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80031b8:	2301      	movs	r3, #1
 80031ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80031c4:	2301      	movs	r3, #1
 80031c6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0308 	and.w	r3, r3, #8
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d017      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031d4:	4949      	ldr	r1, [pc, #292]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031d6:	4b49      	ldr	r3, [pc, #292]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80031d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031dc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031f2:	d101      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80031f4:	2301      	movs	r3, #1
 80031f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003200:	2301      	movs	r3, #1
 8003202:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 808a 	beq.w	8003326 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	60bb      	str	r3, [r7, #8]
 8003216:	4a39      	ldr	r2, [pc, #228]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003218:	4b38      	ldr	r3, [pc, #224]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800321a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003220:	6413      	str	r3, [r2, #64]	; 0x40
 8003222:	4b36      	ldr	r3, [pc, #216]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322a:	60bb      	str	r3, [r7, #8]
 800322c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800322e:	4a34      	ldr	r2, [pc, #208]	; (8003300 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003230:	4b33      	ldr	r3, [pc, #204]	; (8003300 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003238:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800323a:	f7fd ff67 	bl	800110c <HAL_GetTick>
 800323e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003240:	e008      	b.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003242:	f7fd ff63 	bl	800110c <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e278      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003254:	4b2a      	ldr	r3, [pc, #168]	; (8003300 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0f0      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003260:	4b26      	ldr	r3, [pc, #152]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003264:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003268:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d02f      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003274:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	429a      	cmp	r2, r3
 800327c:	d028      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800327e:	4b1f      	ldr	r3, [pc, #124]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003282:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003286:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003288:	4b1e      	ldr	r3, [pc, #120]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800328a:	2201      	movs	r2, #1
 800328c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800328e:	4b1d      	ldr	r3, [pc, #116]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003294:	4a19      	ldr	r2, [pc, #100]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003296:	6a3b      	ldr	r3, [r7, #32]
 8003298:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800329a:	4b18      	ldr	r3, [pc, #96]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800329c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d114      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80032a6:	f7fd ff31 	bl	800110c <HAL_GetTick>
 80032aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ac:	e00a      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ae:	f7fd ff2d 	bl	800110c <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032bc:	4293      	cmp	r3, r2
 80032be:	d901      	bls.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e240      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c4:	4b0d      	ldr	r3, [pc, #52]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0ee      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032dc:	d114      	bne.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80032de:	4907      	ldr	r1, [pc, #28]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032e0:	4b06      	ldr	r3, [pc, #24]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80032f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032f4:	4313      	orrs	r3, r2
 80032f6:	608b      	str	r3, [r1, #8]
 80032f8:	e00c      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80032fa:	bf00      	nop
 80032fc:	40023800 	.word	0x40023800
 8003300:	40007000 	.word	0x40007000
 8003304:	42470e40 	.word	0x42470e40
 8003308:	4a4a      	ldr	r2, [pc, #296]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800330a:	4b4a      	ldr	r3, [pc, #296]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003312:	6093      	str	r3, [r2, #8]
 8003314:	4947      	ldr	r1, [pc, #284]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003316:	4b47      	ldr	r3, [pc, #284]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003318:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003322:	4313      	orrs	r3, r2
 8003324:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0310 	and.w	r3, r3, #16
 800332e:	2b00      	cmp	r3, #0
 8003330:	d004      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003332:	4a41      	ldr	r2, [pc, #260]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800333a:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00a      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003348:	493a      	ldr	r1, [pc, #232]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800334a:	4b3a      	ldr	r3, [pc, #232]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800334c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003350:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003358:	4313      	orrs	r3, r2
 800335a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00a      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800336a:	4932      	ldr	r1, [pc, #200]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800336c:	4b31      	ldr	r3, [pc, #196]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800336e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003372:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800337a:	4313      	orrs	r3, r2
 800337c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003388:	2b00      	cmp	r3, #0
 800338a:	d011      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800338c:	4929      	ldr	r1, [pc, #164]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800338e:	4b29      	ldr	r3, [pc, #164]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003390:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003394:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800339c:	4313      	orrs	r3, r2
 800339e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033aa:	d101      	bne.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80033ac:	2301      	movs	r3, #1
 80033ae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00a      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80033bc:	491d      	ldr	r1, [pc, #116]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033be:	4b1d      	ldr	r3, [pc, #116]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033c4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033cc:	4313      	orrs	r3, r2
 80033ce:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d011      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80033de:	4915      	ldr	r1, [pc, #84]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033e0:	4b14      	ldr	r3, [pc, #80]	; (8003434 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033e6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ee:	4313      	orrs	r3, r2
 80033f0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033fc:	d101      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80033fe:	2301      	movs	r3, #1
 8003400:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003404:	2b01      	cmp	r3, #1
 8003406:	d005      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003410:	f040 80ff 	bne.w	8003612 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003414:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800341a:	f7fd fe77 	bl	800110c <HAL_GetTick>
 800341e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003420:	e00e      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003422:	f7fd fe73 	bl	800110c <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d907      	bls.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e188      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003434:	40023800 	.word	0x40023800
 8003438:	424711e0 	.word	0x424711e0
 800343c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003440:	4b7e      	ldr	r3, [pc, #504]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1ea      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	d003      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345c:	2b00      	cmp	r3, #0
 800345e:	d009      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003468:	2b00      	cmp	r3, #0
 800346a:	d028      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003470:	2b00      	cmp	r3, #0
 8003472:	d124      	bne.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003474:	4b71      	ldr	r3, [pc, #452]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003476:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800347a:	0c1b      	lsrs	r3, r3, #16
 800347c:	f003 0303 	and.w	r3, r3, #3
 8003480:	3301      	adds	r3, #1
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003486:	4b6d      	ldr	r3, [pc, #436]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003488:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800348c:	0e1b      	lsrs	r3, r3, #24
 800348e:	f003 030f 	and.w	r3, r3, #15
 8003492:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003494:	4969      	ldr	r1, [pc, #420]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	019b      	lsls	r3, r3, #6
 80034a0:	431a      	orrs	r2, r3
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	085b      	lsrs	r3, r3, #1
 80034a6:	3b01      	subs	r3, #1
 80034a8:	041b      	lsls	r3, r3, #16
 80034aa:	431a      	orrs	r2, r3
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	061b      	lsls	r3, r3, #24
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	071b      	lsls	r3, r3, #28
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0304 	and.w	r3, r3, #4
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d004      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034d2:	d00a      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d035      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034e8:	d130      	bne.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80034ea:	4b54      	ldr	r3, [pc, #336]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80034ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034f0:	0c1b      	lsrs	r3, r3, #16
 80034f2:	f003 0303 	and.w	r3, r3, #3
 80034f6:	3301      	adds	r3, #1
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80034fc:	4b4f      	ldr	r3, [pc, #316]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80034fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003502:	0f1b      	lsrs	r3, r3, #28
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800350a:	494c      	ldr	r1, [pc, #304]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	019b      	lsls	r3, r3, #6
 8003516:	431a      	orrs	r2, r3
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	085b      	lsrs	r3, r3, #1
 800351c:	3b01      	subs	r3, #1
 800351e:	041b      	lsls	r3, r3, #16
 8003520:	431a      	orrs	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	061b      	lsls	r3, r3, #24
 8003528:	431a      	orrs	r2, r3
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	071b      	lsls	r3, r3, #28
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003534:	4941      	ldr	r1, [pc, #260]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003536:	4b41      	ldr	r3, [pc, #260]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800353c:	f023 021f 	bic.w	r2, r3, #31
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003544:	3b01      	subs	r3, #1
 8003546:	4313      	orrs	r3, r2
 8003548:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003554:	2b00      	cmp	r3, #0
 8003556:	d029      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800355c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003560:	d124      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003562:	4b36      	ldr	r3, [pc, #216]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003564:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003568:	0c1b      	lsrs	r3, r3, #16
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	3301      	adds	r3, #1
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003574:	4b31      	ldr	r3, [pc, #196]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003576:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800357a:	0f1b      	lsrs	r3, r3, #28
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8003582:	492e      	ldr	r1, [pc, #184]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	019b      	lsls	r3, r3, #6
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	085b      	lsrs	r3, r3, #1
 8003596:	3b01      	subs	r3, #1
 8003598:	041b      	lsls	r3, r3, #16
 800359a:	431a      	orrs	r2, r3
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	061b      	lsls	r3, r3, #24
 80035a0:	431a      	orrs	r2, r3
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	071b      	lsls	r3, r3, #28
 80035a6:	4313      	orrs	r3, r2
 80035a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d016      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80035b8:	4920      	ldr	r1, [pc, #128]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	019b      	lsls	r3, r3, #6
 80035c4:	431a      	orrs	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	085b      	lsrs	r3, r3, #1
 80035cc:	3b01      	subs	r3, #1
 80035ce:	041b      	lsls	r3, r3, #16
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	061b      	lsls	r3, r3, #24
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	071b      	lsls	r3, r3, #28
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035e6:	4b16      	ldr	r3, [pc, #88]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80035e8:	2201      	movs	r2, #1
 80035ea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80035ec:	f7fd fd8e 	bl	800110c <HAL_GetTick>
 80035f0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035f2:	e008      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80035f4:	f7fd fd8a 	bl	800110c <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d901      	bls.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e09f      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003606:	4b0d      	ldr	r3, [pc, #52]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0f0      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8003612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003614:	2b01      	cmp	r3, #1
 8003616:	f040 8095 	bne.w	8003744 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800361a:	4b0a      	ldr	r3, [pc, #40]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003620:	f7fd fd74 	bl	800110c <HAL_GetTick>
 8003624:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003626:	e00f      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003628:	f7fd fd70 	bl	800110c <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d908      	bls.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e085      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800363a:	bf00      	nop
 800363c:	40023800 	.word	0x40023800
 8003640:	42470068 	.word	0x42470068
 8003644:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003648:	4b41      	ldr	r3, [pc, #260]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003650:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003654:	d0e8      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	2b00      	cmp	r3, #0
 8003668:	d009      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003672:	2b00      	cmp	r3, #0
 8003674:	d02b      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800367a:	2b00      	cmp	r3, #0
 800367c:	d127      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800367e:	4b34      	ldr	r3, [pc, #208]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003684:	0c1b      	lsrs	r3, r3, #16
 8003686:	f003 0303 	and.w	r3, r3, #3
 800368a:	3301      	adds	r3, #1
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003690:	492f      	ldr	r1, [pc, #188]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	699a      	ldr	r2, [r3, #24]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	019b      	lsls	r3, r3, #6
 800369c:	431a      	orrs	r2, r3
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	085b      	lsrs	r3, r3, #1
 80036a2:	3b01      	subs	r3, #1
 80036a4:	041b      	lsls	r3, r3, #16
 80036a6:	431a      	orrs	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	061b      	lsls	r3, r3, #24
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80036b4:	4926      	ldr	r1, [pc, #152]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80036b6:	4b26      	ldr	r3, [pc, #152]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80036b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036bc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	3b01      	subs	r3, #1
 80036c6:	021b      	lsls	r3, r3, #8
 80036c8:	4313      	orrs	r3, r2
 80036ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d01d      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036e2:	d118      	bne.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80036e4:	4b1a      	ldr	r3, [pc, #104]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80036e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ea:	0e1b      	lsrs	r3, r3, #24
 80036ec:	f003 030f 	and.w	r3, r3, #15
 80036f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80036f2:	4917      	ldr	r1, [pc, #92]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	699a      	ldr	r2, [r3, #24]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	019b      	lsls	r3, r3, #6
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	085b      	lsrs	r3, r3, #1
 8003706:	3b01      	subs	r3, #1
 8003708:	041b      	lsls	r3, r3, #16
 800370a:	431a      	orrs	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	061b      	lsls	r3, r3, #24
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003716:	4b0f      	ldr	r3, [pc, #60]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003718:	2201      	movs	r2, #1
 800371a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800371c:	f7fd fcf6 	bl	800110c <HAL_GetTick>
 8003720:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003722:	e008      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003724:	f7fd fcf2 	bl	800110c <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d901      	bls.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e007      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003736:	4b06      	ldr	r3, [pc, #24]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800373e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003742:	d1ef      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3730      	adds	r7, #48	; 0x30
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40023800 	.word	0x40023800
 8003754:	42470070 	.word	0x42470070

08003758 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800375c:	b091      	sub	sp, #68	; 0x44
 800375e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8003764:	2300      	movs	r3, #0
 8003766:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 800376c:	2300      	movs	r3, #0
 800376e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8003770:	2300      	movs	r3, #0
 8003772:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003774:	4b9e      	ldr	r3, [pc, #632]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f003 030c 	and.w	r3, r3, #12
 800377c:	2b0c      	cmp	r3, #12
 800377e:	f200 812d 	bhi.w	80039dc <HAL_RCC_GetSysClockFreq+0x284>
 8003782:	a201      	add	r2, pc, #4	; (adr r2, 8003788 <HAL_RCC_GetSysClockFreq+0x30>)
 8003784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003788:	080037bd 	.word	0x080037bd
 800378c:	080039dd 	.word	0x080039dd
 8003790:	080039dd 	.word	0x080039dd
 8003794:	080039dd 	.word	0x080039dd
 8003798:	080037c3 	.word	0x080037c3
 800379c:	080039dd 	.word	0x080039dd
 80037a0:	080039dd 	.word	0x080039dd
 80037a4:	080039dd 	.word	0x080039dd
 80037a8:	080037c9 	.word	0x080037c9
 80037ac:	080039dd 	.word	0x080039dd
 80037b0:	080039dd 	.word	0x080039dd
 80037b4:	080039dd 	.word	0x080039dd
 80037b8:	080038df 	.word	0x080038df
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037bc:	4b8d      	ldr	r3, [pc, #564]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x29c>)
 80037be:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80037c0:	e10f      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037c2:	4b8d      	ldr	r3, [pc, #564]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80037c4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037c6:	e10c      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c8:	4b89      	ldr	r3, [pc, #548]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037d0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037d2:	4b87      	ldr	r3, [pc, #540]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d023      	beq.n	8003826 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037de:	4b84      	ldr	r3, [pc, #528]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	099b      	lsrs	r3, r3, #6
 80037e4:	f04f 0400 	mov.w	r4, #0
 80037e8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	ea03 0301 	and.w	r3, r3, r1
 80037f4:	ea04 0402 	and.w	r4, r4, r2
 80037f8:	4a7f      	ldr	r2, [pc, #508]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80037fa:	fb02 f104 	mul.w	r1, r2, r4
 80037fe:	2200      	movs	r2, #0
 8003800:	fb02 f203 	mul.w	r2, r2, r3
 8003804:	440a      	add	r2, r1
 8003806:	497c      	ldr	r1, [pc, #496]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003808:	fba3 0101 	umull	r0, r1, r3, r1
 800380c:	1853      	adds	r3, r2, r1
 800380e:	4619      	mov	r1, r3
 8003810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003812:	f04f 0400 	mov.w	r4, #0
 8003816:	461a      	mov	r2, r3
 8003818:	4623      	mov	r3, r4
 800381a:	f7fd fa89 	bl	8000d30 <__aeabi_uldivmod>
 800381e:	4603      	mov	r3, r0
 8003820:	460c      	mov	r4, r1
 8003822:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003824:	e04d      	b.n	80038c2 <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003826:	4b72      	ldr	r3, [pc, #456]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	099b      	lsrs	r3, r3, #6
 800382c:	f04f 0400 	mov.w	r4, #0
 8003830:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	ea01 0103 	and.w	r1, r1, r3
 800383c:	ea02 0204 	and.w	r2, r2, r4
 8003840:	460b      	mov	r3, r1
 8003842:	4614      	mov	r4, r2
 8003844:	0160      	lsls	r0, r4, #5
 8003846:	6278      	str	r0, [r7, #36]	; 0x24
 8003848:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800384a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800384e:	6278      	str	r0, [r7, #36]	; 0x24
 8003850:	015b      	lsls	r3, r3, #5
 8003852:	623b      	str	r3, [r7, #32]
 8003854:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003858:	1a5b      	subs	r3, r3, r1
 800385a:	eb64 0402 	sbc.w	r4, r4, r2
 800385e:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8003862:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8003866:	ea4f 1883 	mov.w	r8, r3, lsl #6
 800386a:	ebb8 0803 	subs.w	r8, r8, r3
 800386e:	eb69 0904 	sbc.w	r9, r9, r4
 8003872:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003876:	61fb      	str	r3, [r7, #28]
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800387e:	61fb      	str	r3, [r7, #28]
 8003880:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003884:	61bb      	str	r3, [r7, #24]
 8003886:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800388a:	eb18 0801 	adds.w	r8, r8, r1
 800388e:	eb49 0902 	adc.w	r9, r9, r2
 8003892:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	ea4f 2388 	mov.w	r3, r8, lsl #10
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80038aa:	4640      	mov	r0, r8
 80038ac:	4649      	mov	r1, r9
 80038ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038b0:	f04f 0400 	mov.w	r4, #0
 80038b4:	461a      	mov	r2, r3
 80038b6:	4623      	mov	r3, r4
 80038b8:	f7fd fa3a 	bl	8000d30 <__aeabi_uldivmod>
 80038bc:	4603      	mov	r3, r0
 80038be:	460c      	mov	r4, r1
 80038c0:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038c2:	4b4b      	ldr	r3, [pc, #300]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	0c1b      	lsrs	r3, r3, #16
 80038c8:	f003 0303 	and.w	r3, r3, #3
 80038cc:	3301      	adds	r3, #1
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80038d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80038d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038da:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80038dc:	e081      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038de:	4b44      	ldr	r3, [pc, #272]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038e6:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038e8:	4b41      	ldr	r3, [pc, #260]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d023      	beq.n	800393c <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038f4:	4b3e      	ldr	r3, [pc, #248]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	099b      	lsrs	r3, r3, #6
 80038fa:	f04f 0400 	mov.w	r4, #0
 80038fe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	ea03 0301 	and.w	r3, r3, r1
 800390a:	ea04 0402 	and.w	r4, r4, r2
 800390e:	4a3a      	ldr	r2, [pc, #232]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003910:	fb02 f104 	mul.w	r1, r2, r4
 8003914:	2200      	movs	r2, #0
 8003916:	fb02 f203 	mul.w	r2, r2, r3
 800391a:	440a      	add	r2, r1
 800391c:	4936      	ldr	r1, [pc, #216]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 800391e:	fba3 0101 	umull	r0, r1, r3, r1
 8003922:	1853      	adds	r3, r2, r1
 8003924:	4619      	mov	r1, r3
 8003926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003928:	f04f 0400 	mov.w	r4, #0
 800392c:	461a      	mov	r2, r3
 800392e:	4623      	mov	r3, r4
 8003930:	f7fd f9fe 	bl	8000d30 <__aeabi_uldivmod>
 8003934:	4603      	mov	r3, r0
 8003936:	460c      	mov	r4, r1
 8003938:	63fb      	str	r3, [r7, #60]	; 0x3c
 800393a:	e043      	b.n	80039c4 <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800393c:	4b2c      	ldr	r3, [pc, #176]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	099b      	lsrs	r3, r3, #6
 8003942:	f04f 0400 	mov.w	r4, #0
 8003946:	f240 11ff 	movw	r1, #511	; 0x1ff
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	ea01 0103 	and.w	r1, r1, r3
 8003952:	ea02 0204 	and.w	r2, r2, r4
 8003956:	460b      	mov	r3, r1
 8003958:	4614      	mov	r4, r2
 800395a:	0160      	lsls	r0, r4, #5
 800395c:	60f8      	str	r0, [r7, #12]
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003964:	60f8      	str	r0, [r7, #12]
 8003966:	015b      	lsls	r3, r3, #5
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800396e:	1a5b      	subs	r3, r3, r1
 8003970:	eb64 0402 	sbc.w	r4, r4, r2
 8003974:	01a6      	lsls	r6, r4, #6
 8003976:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 800397a:	019d      	lsls	r5, r3, #6
 800397c:	1aed      	subs	r5, r5, r3
 800397e:	eb66 0604 	sbc.w	r6, r6, r4
 8003982:	00f3      	lsls	r3, r6, #3
 8003984:	607b      	str	r3, [r7, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800398c:	607b      	str	r3, [r7, #4]
 800398e:	00eb      	lsls	r3, r5, #3
 8003990:	603b      	str	r3, [r7, #0]
 8003992:	e897 0060 	ldmia.w	r7, {r5, r6}
 8003996:	186d      	adds	r5, r5, r1
 8003998:	eb46 0602 	adc.w	r6, r6, r2
 800399c:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 80039a0:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 80039a4:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 80039a8:	4655      	mov	r5, sl
 80039aa:	465e      	mov	r6, fp
 80039ac:	4628      	mov	r0, r5
 80039ae:	4631      	mov	r1, r6
 80039b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039b2:	f04f 0400 	mov.w	r4, #0
 80039b6:	461a      	mov	r2, r3
 80039b8:	4623      	mov	r3, r4
 80039ba:	f7fd f9b9 	bl	8000d30 <__aeabi_uldivmod>
 80039be:	4603      	mov	r3, r0
 80039c0:	460c      	mov	r4, r1
 80039c2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80039c4:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x298>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	0f1b      	lsrs	r3, r3, #28
 80039ca:	f003 0307 	and.w	r3, r3, #7
 80039ce:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 80039d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039da:	e002      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x29c>)
 80039de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3744      	adds	r7, #68	; 0x44
 80039e8:	46bd      	mov	sp, r7
 80039ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ee:	bf00      	nop
 80039f0:	40023800 	.word	0x40023800
 80039f4:	00f42400 	.word	0x00f42400
 80039f8:	017d7840 	.word	0x017d7840

080039fc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 8083 	beq.w	8003b1c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a16:	4b95      	ldr	r3, [pc, #596]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d019      	beq.n	8003a56 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a22:	4b92      	ldr	r3, [pc, #584]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d106      	bne.n	8003a3c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a2e:	4b8f      	ldr	r3, [pc, #572]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a3a:	d00c      	beq.n	8003a56 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a3c:	4b8b      	ldr	r3, [pc, #556]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a44:	2b0c      	cmp	r3, #12
 8003a46:	d112      	bne.n	8003a6e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a48:	4b88      	ldr	r3, [pc, #544]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a54:	d10b      	bne.n	8003a6e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a56:	4b85      	ldr	r3, [pc, #532]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d05b      	beq.n	8003b1a <HAL_RCC_OscConfig+0x11e>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d157      	bne.n	8003b1a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e216      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a76:	d106      	bne.n	8003a86 <HAL_RCC_OscConfig+0x8a>
 8003a78:	4a7c      	ldr	r2, [pc, #496]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a7a:	4b7c      	ldr	r3, [pc, #496]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a82:	6013      	str	r3, [r2, #0]
 8003a84:	e01d      	b.n	8003ac2 <HAL_RCC_OscConfig+0xc6>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a8e:	d10c      	bne.n	8003aaa <HAL_RCC_OscConfig+0xae>
 8003a90:	4a76      	ldr	r2, [pc, #472]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a92:	4b76      	ldr	r3, [pc, #472]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a9a:	6013      	str	r3, [r2, #0]
 8003a9c:	4a73      	ldr	r2, [pc, #460]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003a9e:	4b73      	ldr	r3, [pc, #460]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	e00b      	b.n	8003ac2 <HAL_RCC_OscConfig+0xc6>
 8003aaa:	4a70      	ldr	r2, [pc, #448]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003aac:	4b6f      	ldr	r3, [pc, #444]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	4a6d      	ldr	r2, [pc, #436]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003ab8:	4b6c      	ldr	r3, [pc, #432]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ac0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d013      	beq.n	8003af2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aca:	f7fd fb1f 	bl	800110c <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad0:	e008      	b.n	8003ae4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ad2:	f7fd fb1b 	bl	800110c <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b64      	cmp	r3, #100	; 0x64
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e1db      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae4:	4b61      	ldr	r3, [pc, #388]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0f0      	beq.n	8003ad2 <HAL_RCC_OscConfig+0xd6>
 8003af0:	e014      	b.n	8003b1c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af2:	f7fd fb0b 	bl	800110c <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003af8:	e008      	b.n	8003b0c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003afa:	f7fd fb07 	bl	800110c <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b64      	cmp	r3, #100	; 0x64
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e1c7      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b0c:	4b57      	ldr	r3, [pc, #348]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1f0      	bne.n	8003afa <HAL_RCC_OscConfig+0xfe>
 8003b18:	e000      	b.n	8003b1c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d06f      	beq.n	8003c08 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b28:	4b50      	ldr	r3, [pc, #320]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f003 030c 	and.w	r3, r3, #12
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d017      	beq.n	8003b64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b34:	4b4d      	ldr	r3, [pc, #308]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b3c:	2b08      	cmp	r3, #8
 8003b3e:	d105      	bne.n	8003b4c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b40:	4b4a      	ldr	r3, [pc, #296]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00b      	beq.n	8003b64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b4c:	4b47      	ldr	r3, [pc, #284]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b54:	2b0c      	cmp	r3, #12
 8003b56:	d11c      	bne.n	8003b92 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b58:	4b44      	ldr	r3, [pc, #272]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d116      	bne.n	8003b92 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b64:	4b41      	ldr	r3, [pc, #260]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_RCC_OscConfig+0x180>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d001      	beq.n	8003b7c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e18f      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b7c:	493b      	ldr	r1, [pc, #236]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b7e:	4b3b      	ldr	r3, [pc, #236]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b90:	e03a      	b.n	8003c08 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d020      	beq.n	8003bdc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b9a:	4b35      	ldr	r3, [pc, #212]	; (8003c70 <HAL_RCC_OscConfig+0x274>)
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba0:	f7fd fab4 	bl	800110c <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ba8:	f7fd fab0 	bl	800110c <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e170      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bba:	4b2c      	ldr	r3, [pc, #176]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0f0      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc6:	4929      	ldr	r1, [pc, #164]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003bc8:	4b28      	ldr	r3, [pc, #160]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	600b      	str	r3, [r1, #0]
 8003bda:	e015      	b.n	8003c08 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bdc:	4b24      	ldr	r3, [pc, #144]	; (8003c70 <HAL_RCC_OscConfig+0x274>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be2:	f7fd fa93 	bl	800110c <HAL_GetTick>
 8003be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003be8:	e008      	b.n	8003bfc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bea:	f7fd fa8f 	bl	800110c <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e14f      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bfc:	4b1b      	ldr	r3, [pc, #108]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f0      	bne.n	8003bea <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0308 	and.w	r3, r3, #8
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d037      	beq.n	8003c84 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d016      	beq.n	8003c4a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c1c:	4b15      	ldr	r3, [pc, #84]	; (8003c74 <HAL_RCC_OscConfig+0x278>)
 8003c1e:	2201      	movs	r2, #1
 8003c20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c22:	f7fd fa73 	bl	800110c <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c2a:	f7fd fa6f 	bl	800110c <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e12f      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3c:	4b0b      	ldr	r3, [pc, #44]	; (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003c3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x22e>
 8003c48:	e01c      	b.n	8003c84 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c4a:	4b0a      	ldr	r3, [pc, #40]	; (8003c74 <HAL_RCC_OscConfig+0x278>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c50:	f7fd fa5c 	bl	800110c <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c56:	e00f      	b.n	8003c78 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c58:	f7fd fa58 	bl	800110c <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d908      	bls.n	8003c78 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e118      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	42470000 	.word	0x42470000
 8003c74:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c78:	4b8a      	ldr	r3, [pc, #552]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003c7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e9      	bne.n	8003c58 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 8097 	beq.w	8003dc0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c92:	2300      	movs	r3, #0
 8003c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c96:	4b83      	ldr	r3, [pc, #524]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10f      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60fb      	str	r3, [r7, #12]
 8003ca6:	4a7f      	ldr	r2, [pc, #508]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003ca8:	4b7e      	ldr	r3, [pc, #504]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cb0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cb2:	4b7c      	ldr	r3, [pc, #496]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc2:	4b79      	ldr	r3, [pc, #484]	; (8003ea8 <HAL_RCC_OscConfig+0x4ac>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d118      	bne.n	8003d00 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cce:	4a76      	ldr	r2, [pc, #472]	; (8003ea8 <HAL_RCC_OscConfig+0x4ac>)
 8003cd0:	4b75      	ldr	r3, [pc, #468]	; (8003ea8 <HAL_RCC_OscConfig+0x4ac>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cda:	f7fd fa17 	bl	800110c <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce2:	f7fd fa13 	bl	800110c <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e0d3      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf4:	4b6c      	ldr	r3, [pc, #432]	; (8003ea8 <HAL_RCC_OscConfig+0x4ac>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0f0      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d106      	bne.n	8003d16 <HAL_RCC_OscConfig+0x31a>
 8003d08:	4a66      	ldr	r2, [pc, #408]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d0a:	4b66      	ldr	r3, [pc, #408]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	6713      	str	r3, [r2, #112]	; 0x70
 8003d14:	e01c      	b.n	8003d50 <HAL_RCC_OscConfig+0x354>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b05      	cmp	r3, #5
 8003d1c:	d10c      	bne.n	8003d38 <HAL_RCC_OscConfig+0x33c>
 8003d1e:	4a61      	ldr	r2, [pc, #388]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d20:	4b60      	ldr	r3, [pc, #384]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d24:	f043 0304 	orr.w	r3, r3, #4
 8003d28:	6713      	str	r3, [r2, #112]	; 0x70
 8003d2a:	4a5e      	ldr	r2, [pc, #376]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d2c:	4b5d      	ldr	r3, [pc, #372]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d30:	f043 0301 	orr.w	r3, r3, #1
 8003d34:	6713      	str	r3, [r2, #112]	; 0x70
 8003d36:	e00b      	b.n	8003d50 <HAL_RCC_OscConfig+0x354>
 8003d38:	4a5a      	ldr	r2, [pc, #360]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d3a:	4b5a      	ldr	r3, [pc, #360]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3e:	f023 0301 	bic.w	r3, r3, #1
 8003d42:	6713      	str	r3, [r2, #112]	; 0x70
 8003d44:	4a57      	ldr	r2, [pc, #348]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d46:	4b57      	ldr	r3, [pc, #348]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4a:	f023 0304 	bic.w	r3, r3, #4
 8003d4e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d015      	beq.n	8003d84 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d58:	f7fd f9d8 	bl	800110c <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5e:	e00a      	b.n	8003d76 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d60:	f7fd f9d4 	bl	800110c <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e092      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d76:	4b4b      	ldr	r3, [pc, #300]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0ee      	beq.n	8003d60 <HAL_RCC_OscConfig+0x364>
 8003d82:	e014      	b.n	8003dae <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d84:	f7fd f9c2 	bl	800110c <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d8a:	e00a      	b.n	8003da2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d8c:	f7fd f9be 	bl	800110c <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e07c      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da2:	4b40      	ldr	r3, [pc, #256]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1ee      	bne.n	8003d8c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dae:	7dfb      	ldrb	r3, [r7, #23]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d105      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003db4:	4a3b      	ldr	r2, [pc, #236]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003db6:	4b3b      	ldr	r3, [pc, #236]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d068      	beq.n	8003e9a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dc8:	4b36      	ldr	r3, [pc, #216]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
 8003dd0:	2b08      	cmp	r3, #8
 8003dd2:	d060      	beq.n	8003e96 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d145      	bne.n	8003e68 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ddc:	4b33      	ldr	r3, [pc, #204]	; (8003eac <HAL_RCC_OscConfig+0x4b0>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fd f993 	bl	800110c <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dea:	f7fd f98f 	bl	800110c <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e04f      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfc:	4b29      	ldr	r3, [pc, #164]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f0      	bne.n	8003dea <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e08:	4926      	ldr	r1, [pc, #152]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69da      	ldr	r2, [r3, #28]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	431a      	orrs	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e18:	019b      	lsls	r3, r3, #6
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e20:	085b      	lsrs	r3, r3, #1
 8003e22:	3b01      	subs	r3, #1
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	061b      	lsls	r3, r3, #24
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e34:	071b      	lsls	r3, r3, #28
 8003e36:	4313      	orrs	r3, r2
 8003e38:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e3a:	4b1c      	ldr	r3, [pc, #112]	; (8003eac <HAL_RCC_OscConfig+0x4b0>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e40:	f7fd f964 	bl	800110c <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e48:	f7fd f960 	bl	800110c <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e020      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e5a:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0x44c>
 8003e66:	e018      	b.n	8003e9a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e68:	4b10      	ldr	r3, [pc, #64]	; (8003eac <HAL_RCC_OscConfig+0x4b0>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e6e:	f7fd f94d 	bl	800110c <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e76:	f7fd f949 	bl	800110c <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e009      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e88:	4b06      	ldr	r3, [pc, #24]	; (8003ea4 <HAL_RCC_OscConfig+0x4a8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1f0      	bne.n	8003e76 <HAL_RCC_OscConfig+0x47a>
 8003e94:	e001      	b.n	8003e9a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	40023800 	.word	0x40023800
 8003ea8:	40007000 	.word	0x40007000
 8003eac:	42470060 	.word	0x42470060

08003eb0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e083      	b.n	8003fca <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	7f5b      	ldrb	r3, [r3, #29]
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d105      	bne.n	8003ed8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f009 fbf6 	bl	800d6c4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	22ca      	movs	r2, #202	; 0xca
 8003ee4:	625a      	str	r2, [r3, #36]	; 0x24
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2253      	movs	r2, #83	; 0x53
 8003eec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 faa8 	bl	8004444 <RTC_EnterInitMode>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d008      	beq.n	8003f0c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	22ff      	movs	r2, #255	; 0xff
 8003f00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2204      	movs	r2, #4
 8003f06:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e05e      	b.n	8003fca <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003f1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f1e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	6891      	ldr	r1, [r2, #8]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6850      	ldr	r0, [r2, #4]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6912      	ldr	r2, [r2, #16]
 8003f32:	4310      	orrs	r0, r2
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6952      	ldr	r2, [r2, #20]
 8003f38:	4302      	orrs	r2, r0
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	68d2      	ldr	r2, [r2, #12]
 8003f46:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6812      	ldr	r2, [r2, #0]
 8003f50:	6911      	ldr	r1, [r2, #16]
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6892      	ldr	r2, [r2, #8]
 8003f56:	0412      	lsls	r2, r2, #16
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	6812      	ldr	r2, [r2, #0]
 8003f64:	68d2      	ldr	r2, [r2, #12]
 8003f66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f6a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 0320 	and.w	r3, r3, #32
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10e      	bne.n	8003f98 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 fa3a 	bl	80043f4 <HAL_RTC_WaitForSynchro>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d008      	beq.n	8003f98 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	22ff      	movs	r2, #255	; 0xff
 8003f8c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2204      	movs	r2, #4
 8003f92:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e018      	b.n	8003fca <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	6812      	ldr	r2, [r2, #0]
 8003fa0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003fa2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fa6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6812      	ldr	r2, [r2, #0]
 8003fb0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6992      	ldr	r2, [r2, #24]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	22ff      	movs	r2, #255	; 0xff
 8003fc0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
  }
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003fd2:	b590      	push	{r4, r7, lr}
 8003fd4:	b087      	sub	sp, #28
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	60f8      	str	r0, [r7, #12]
 8003fda:	60b9      	str	r1, [r7, #8]
 8003fdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	7f1b      	ldrb	r3, [r3, #28]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d101      	bne.n	8003fee <HAL_RTC_SetTime+0x1c>
 8003fea:	2302      	movs	r3, #2
 8003fec:	e0aa      	b.n	8004144 <HAL_RTC_SetTime+0x172>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d126      	bne.n	800404e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400a:	2b00      	cmp	r3, #0
 800400c:	d102      	bne.n	8004014 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	2200      	movs	r2, #0
 8004012:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	4618      	mov	r0, r3
 800401a:	f000 fa3f 	bl	800449c <RTC_ByteToBcd2>
 800401e:	4603      	mov	r3, r0
 8004020:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	785b      	ldrb	r3, [r3, #1]
 8004026:	4618      	mov	r0, r3
 8004028:	f000 fa38 	bl	800449c <RTC_ByteToBcd2>
 800402c:	4603      	mov	r3, r0
 800402e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004030:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	789b      	ldrb	r3, [r3, #2]
 8004036:	4618      	mov	r0, r3
 8004038:	f000 fa30 	bl	800449c <RTC_ByteToBcd2>
 800403c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800403e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	78db      	ldrb	r3, [r3, #3]
 8004046:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	e018      	b.n	8004080 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004058:	2b00      	cmp	r3, #0
 800405a:	d102      	bne.n	8004062 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2200      	movs	r2, #0
 8004060:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	785b      	ldrb	r3, [r3, #1]
 800406c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800406e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004074:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	78db      	ldrb	r3, [r3, #3]
 800407a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	22ca      	movs	r2, #202	; 0xca
 8004086:	625a      	str	r2, [r3, #36]	; 0x24
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2253      	movs	r2, #83	; 0x53
 800408e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 f9d7 	bl	8004444 <RTC_EnterInitMode>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00b      	beq.n	80040b4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	22ff      	movs	r2, #255	; 0xff
 80040a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2204      	movs	r2, #4
 80040a8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2200      	movs	r2, #0
 80040ae:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e047      	b.n	8004144 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80040be:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80040c2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	6812      	ldr	r2, [r2, #0]
 80040cc:	6892      	ldr	r2, [r2, #8]
 80040ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80040d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	6812      	ldr	r2, [r2, #0]
 80040dc:	6891      	ldr	r1, [r2, #8]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	68d0      	ldr	r0, [r2, #12]
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	6912      	ldr	r2, [r2, #16]
 80040e6:	4302      	orrs	r2, r0
 80040e8:	430a      	orrs	r2, r1
 80040ea:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	6812      	ldr	r2, [r2, #0]
 80040f4:	68d2      	ldr	r2, [r2, #12]
 80040f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040fa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f003 0320 	and.w	r3, r3, #32
 8004106:	2b00      	cmp	r3, #0
 8004108:	d111      	bne.n	800412e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 f972 	bl	80043f4 <HAL_RTC_WaitForSynchro>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00b      	beq.n	800412e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	22ff      	movs	r2, #255	; 0xff
 800411c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2204      	movs	r2, #4
 8004122:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e00a      	b.n	8004144 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	22ff      	movs	r2, #255	; 0xff
 8004134:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2201      	movs	r2, #1
 800413a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8004142:	2300      	movs	r3, #0
  }
}
 8004144:	4618      	mov	r0, r3
 8004146:	371c      	adds	r7, #28
 8004148:	46bd      	mov	sp, r7
 800414a:	bd90      	pop	{r4, r7, pc}

0800414c <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004158:	2300      	movs	r3, #0
 800415a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800417e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004182:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	0c1b      	lsrs	r3, r3, #16
 8004188:	b2db      	uxtb	r3, r3
 800418a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800418e:	b2da      	uxtb	r2, r3
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	0a1b      	lsrs	r3, r3, #8
 8004198:	b2db      	uxtb	r3, r3
 800419a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041ac:	b2da      	uxtb	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	0c1b      	lsrs	r3, r3, #16
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d11a      	bne.n	80041fe <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 f983 	bl	80044d8 <RTC_Bcd2ToByte>
 80041d2:	4603      	mov	r3, r0
 80041d4:	461a      	mov	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	785b      	ldrb	r3, [r3, #1]
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 f97a 	bl	80044d8 <RTC_Bcd2ToByte>
 80041e4:	4603      	mov	r3, r0
 80041e6:	461a      	mov	r2, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	789b      	ldrb	r3, [r3, #2]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 f971 	bl	80044d8 <RTC_Bcd2ToByte>
 80041f6:	4603      	mov	r3, r0
 80041f8:	461a      	mov	r2, r3
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3718      	adds	r7, #24
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004208:	b590      	push	{r4, r7, lr}
 800420a:	b087      	sub	sp, #28
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	7f1b      	ldrb	r3, [r3, #28]
 800421c:	2b01      	cmp	r3, #1
 800421e:	d101      	bne.n	8004224 <HAL_RTC_SetDate+0x1c>
 8004220:	2302      	movs	r3, #2
 8004222:	e094      	b.n	800434e <HAL_RTC_SetDate+0x146>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2201      	movs	r2, #1
 8004228:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2202      	movs	r2, #2
 800422e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10e      	bne.n	8004254 <HAL_RTC_SetDate+0x4c>
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	785b      	ldrb	r3, [r3, #1]
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	785b      	ldrb	r3, [r3, #1]
 8004246:	f023 0310 	bic.w	r3, r3, #16
 800424a:	b2db      	uxtb	r3, r3
 800424c:	330a      	adds	r3, #10
 800424e:	b2da      	uxtb	r2, r3
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d11c      	bne.n	8004294 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	78db      	ldrb	r3, [r3, #3]
 800425e:	4618      	mov	r0, r3
 8004260:	f000 f91c 	bl	800449c <RTC_ByteToBcd2>
 8004264:	4603      	mov	r3, r0
 8004266:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	785b      	ldrb	r3, [r3, #1]
 800426c:	4618      	mov	r0, r3
 800426e:	f000 f915 	bl	800449c <RTC_ByteToBcd2>
 8004272:	4603      	mov	r3, r0
 8004274:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004276:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	789b      	ldrb	r3, [r3, #2]
 800427c:	4618      	mov	r0, r3
 800427e:	f000 f90d 	bl	800449c <RTC_ByteToBcd2>
 8004282:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004284:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800428e:	4313      	orrs	r3, r2
 8004290:	617b      	str	r3, [r7, #20]
 8004292:	e00e      	b.n	80042b2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	78db      	ldrb	r3, [r3, #3]
 8004298:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	785b      	ldrb	r3, [r3, #1]
 800429e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80042a0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80042a6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80042ae:	4313      	orrs	r3, r2
 80042b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	22ca      	movs	r2, #202	; 0xca
 80042b8:	625a      	str	r2, [r3, #36]	; 0x24
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2253      	movs	r2, #83	; 0x53
 80042c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 f8be 	bl	8004444 <RTC_EnterInitMode>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00b      	beq.n	80042e6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	22ff      	movs	r2, #255	; 0xff
 80042d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2204      	movs	r2, #4
 80042da:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e033      	b.n	800434e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80042f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80042f4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	6812      	ldr	r2, [r2, #0]
 80042fe:	68d2      	ldr	r2, [r2, #12]
 8004300:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004304:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f003 0320 	and.w	r3, r3, #32
 8004310:	2b00      	cmp	r3, #0
 8004312:	d111      	bne.n	8004338 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 f86d 	bl	80043f4 <HAL_RTC_WaitForSynchro>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00b      	beq.n	8004338 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	22ff      	movs	r2, #255	; 0xff
 8004326:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2204      	movs	r2, #4
 800432c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e00a      	b.n	800434e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	22ff      	movs	r2, #255	; 0xff
 800433e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2201      	movs	r2, #1
 8004344:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800434c:	2300      	movs	r3, #0
  }
}
 800434e:	4618      	mov	r0, r3
 8004350:	371c      	adds	r7, #28
 8004352:	46bd      	mov	sp, r7
 8004354:	bd90      	pop	{r4, r7, pc}

08004356 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b086      	sub	sp, #24
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004362:	2300      	movs	r3, #0
 8004364:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004370:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004374:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	0c1b      	lsrs	r3, r3, #16
 800437a:	b2da      	uxtb	r2, r3
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	0a1b      	lsrs	r3, r3, #8
 8004384:	b2db      	uxtb	r3, r3
 8004386:	f003 031f 	and.w	r3, r3, #31
 800438a:	b2da      	uxtb	r2, r3
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004398:	b2da      	uxtb	r2, r3
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	0b5b      	lsrs	r3, r3, #13
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	f003 0307 	and.w	r3, r3, #7
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d11a      	bne.n	80043ea <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	78db      	ldrb	r3, [r3, #3]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 f88d 	bl	80044d8 <RTC_Bcd2ToByte>
 80043be:	4603      	mov	r3, r0
 80043c0:	461a      	mov	r2, r3
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	785b      	ldrb	r3, [r3, #1]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 f884 	bl	80044d8 <RTC_Bcd2ToByte>
 80043d0:	4603      	mov	r3, r0
 80043d2:	461a      	mov	r2, r3
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	789b      	ldrb	r3, [r3, #2]
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 f87b 	bl	80044d8 <RTC_Bcd2ToByte>
 80043e2:	4603      	mov	r3, r0
 80043e4:	461a      	mov	r2, r3
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043fc:	2300      	movs	r3, #0
 80043fe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6812      	ldr	r2, [r2, #0]
 8004408:	68d2      	ldr	r2, [r2, #12]
 800440a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800440e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004410:	f7fc fe7c 	bl	800110c <HAL_GetTick>
 8004414:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004416:	e009      	b.n	800442c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004418:	f7fc fe78 	bl	800110c <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004426:	d901      	bls.n	800442c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e007      	b.n	800443c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0ee      	beq.n	8004418 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800444c:	2300      	movs	r3, #0
 800444e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800445a:	2b00      	cmp	r3, #0
 800445c:	d119      	bne.n	8004492 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f04f 32ff 	mov.w	r2, #4294967295
 8004466:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004468:	f7fc fe50 	bl	800110c <HAL_GetTick>
 800446c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800446e:	e009      	b.n	8004484 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004470:	f7fc fe4c 	bl	800110c <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800447e:	d901      	bls.n	8004484 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e007      	b.n	8004494 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0ee      	beq.n	8004470 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8004492:	2300      	movs	r3, #0
}
 8004494:	4618      	mov	r0, r3
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	4603      	mov	r3, r0
 80044a4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80044a6:	2300      	movs	r3, #0
 80044a8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80044aa:	e005      	b.n	80044b8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	3301      	adds	r3, #1
 80044b0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80044b2:	79fb      	ldrb	r3, [r7, #7]
 80044b4:	3b0a      	subs	r3, #10
 80044b6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80044b8:	79fb      	ldrb	r3, [r7, #7]
 80044ba:	2b09      	cmp	r3, #9
 80044bc:	d8f6      	bhi.n	80044ac <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	011b      	lsls	r3, r3, #4
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	79fb      	ldrb	r3, [r7, #7]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	b2db      	uxtb	r3, r3
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3714      	adds	r7, #20
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80044e2:	2300      	movs	r3, #0
 80044e4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80044e6:	79fb      	ldrb	r3, [r7, #7]
 80044e8:	091b      	lsrs	r3, r3, #4
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	461a      	mov	r2, r3
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80044f8:	79fb      	ldrb	r3, [r7, #7]
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	b2db      	uxtb	r3, r3
 8004504:	4413      	add	r3, r2
 8004506:	b2db      	uxtb	r3, r3
}
 8004508:	4618      	mov	r0, r3
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e01d      	b.n	8004562 <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d105      	bne.n	800453e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f009 f8d9 	bl	800d6f0 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2203      	movs	r2, #3
 8004542:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f810 	bl	800456c <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800456c:	b5b0      	push	{r4, r5, r7, lr}
 800456e:	b08e      	sub	sp, #56	; 0x38
 8004570:	af04      	add	r7, sp, #16
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004574:	2300      	movs	r3, #0
 8004576:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004578:	2300      	movs	r3, #0
 800457a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800457c:	2300      	movs	r3, #0
 800457e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004584:	2300      	movs	r3, #0
 8004586:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004588:	2300      	movs	r3, #0
 800458a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800458c:	2376      	movs	r3, #118	; 0x76
 800458e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681d      	ldr	r5, [r3, #0]
 8004594:	466c      	mov	r4, sp
 8004596:	f107 0318 	add.w	r3, r7, #24
 800459a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800459e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80045a2:	f107 030c 	add.w	r3, r7, #12
 80045a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045a8:	4628      	mov	r0, r5
 80045aa:	f002 fc37 	bl	8006e1c <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 80045ae:	4b1c      	ldr	r3, [pc, #112]	; (8004620 <HAL_SD_InitCard+0xb4>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f002 fc78 	bl	8006eae <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80045be:	4b18      	ldr	r3, [pc, #96]	; (8004620 <HAL_SD_InitCard+0xb4>)
 80045c0:	2201      	movs	r2, #1
 80045c2:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 80045c4:	2002      	movs	r0, #2
 80045c6:	f7fc fdad 	bl	8001124 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 fee8 	bl	80053a0 <SD_PowerON>
 80045d0:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80045d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00b      	beq.n	80045f0 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e013      	b.n	8004618 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 fe0c 	bl	800520e <SD_InitCard>
 80045f6:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80045f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00b      	beq.n	8004616 <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3728      	adds	r7, #40	; 0x28
 800461c:	46bd      	mov	sp, r7
 800461e:	bdb0      	pop	{r4, r5, r7, pc}
 8004620:	422580a0 	.word	0x422580a0

08004624 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004624:	b590      	push	{r4, r7, lr}
 8004626:	b08f      	sub	sp, #60	; 0x3c
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004632:	2300      	movs	r3, #0
 8004634:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8004636:	f7fc fd69 	bl	800110c <HAL_GetTick>
 800463a:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U, *tempbuff = (uint32_t *)pData;
 800463c:	2300      	movs	r3, #0
 800463e:	633b      	str	r3, [r7, #48]	; 0x30
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d107      	bne.n	800465a <HAL_SD_ReadBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e176      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b01      	cmp	r3, #1
 8004664:	f040 8169 	bne.w	800493a <HAL_SD_ReadBlocks+0x316>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	441a      	add	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004678:	429a      	cmp	r2, r3
 800467a:	d907      	bls.n	800468c <HAL_SD_ReadBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004680:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e15d      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2203      	movs	r2, #3
 8004690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2200      	movs	r2, #0
 800469a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d002      	beq.n	80046aa <HAL_SD_ReadBlocks+0x86>
    {
      BlockAdd *= 512U;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	025b      	lsls	r3, r3, #9
 80046a8:	607b      	str	r3, [r7, #4]
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046b2:	4618      	mov	r0, r3
 80046b4:	f002 fc8f 	bl	8006fd6 <SDMMC_CmdBlockLength>
 80046b8:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 80046ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d010      	beq.n	80046e2 <HAL_SD_ReadBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);      
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80046c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046d0:	431a      	orrs	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e132      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80046e2:	f04f 33ff 	mov.w	r3, #4294967295
 80046e6:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	025b      	lsls	r3, r3, #9
 80046ec:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80046ee:	2390      	movs	r3, #144	; 0x90
 80046f0:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80046f2:	2302      	movs	r3, #2
 80046f4:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80046f6:	2300      	movs	r3, #0
 80046f8:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80046fa:	2301      	movs	r3, #1
 80046fc:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f107 0210 	add.w	r2, r7, #16
 8004706:	4611      	mov	r1, r2
 8004708:	4618      	mov	r0, r3
 800470a:	f002 fc38 	bl	8006f7e <SDIO_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d90a      	bls.n	800472a <HAL_SD_ReadBlocks+0x106>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2202      	movs	r2, #2
 8004718:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	6879      	ldr	r1, [r7, #4]
 8004720:	4618      	mov	r0, r3
 8004722:	f002 fca0 	bl	8007066 <SDMMC_CmdReadMultiBlock>
 8004726:	6378      	str	r0, [r7, #52]	; 0x34
 8004728:	e009      	b.n	800473e <HAL_SD_ReadBlocks+0x11a>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2201      	movs	r2, #1
 800472e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	4618      	mov	r0, r3
 8004738:	f002 fc71 	bl	800701e <SDMMC_CmdReadSingleBlock>
 800473c:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800473e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004740:	2b00      	cmp	r3, #0
 8004742:	d04a      	beq.n	80047da <HAL_SD_ReadBlocks+0x1b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800474c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004754:	431a      	orrs	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e0f0      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800476c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d016      	beq.n	80047a2 <HAL_SD_ReadBlocks+0x17e>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004774:	2300      	movs	r3, #0
 8004776:	633b      	str	r3, [r7, #48]	; 0x30
 8004778:	e00d      	b.n	8004796 <HAL_SD_ReadBlocks+0x172>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 800477a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004780:	18d4      	adds	r4, r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4618      	mov	r0, r3
 8004788:	f002 fb73 	bl	8006e72 <SDIO_ReadFIFO>
 800478c:	4603      	mov	r3, r0
 800478e:	6023      	str	r3, [r4, #0]
        for(count = 0U; count < 8U; count++)
 8004790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004792:	3301      	adds	r3, #1
 8004794:	633b      	str	r3, [r7, #48]	; 0x30
 8004796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004798:	2b07      	cmp	r3, #7
 800479a:	d9ee      	bls.n	800477a <HAL_SD_ReadBlocks+0x156>
        }
        tempbuff += 8U;
 800479c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800479e:	3320      	adds	r3, #32
 80047a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80047a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d007      	beq.n	80047b8 <HAL_SD_ReadBlocks+0x194>
 80047a8:	f7fc fcb0 	bl	800110c <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b0:	1ad2      	subs	r2, r2, r3
 80047b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d310      	bcc.n	80047da <HAL_SD_ReadBlocks+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e0b6      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e0:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0be      	beq.n	8004766 <HAL_SD_ReadBlocks+0x142>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d020      	beq.n	8004838 <HAL_SD_ReadBlocks+0x214>
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d91d      	bls.n	8004838 <HAL_SD_ReadBlocks+0x214>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004800:	2b03      	cmp	r3, #3
 8004802:	d019      	beq.n	8004838 <HAL_SD_ReadBlocks+0x214>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4618      	mov	r0, r3
 800480a:	f002 fc99 	bl	8007140 <SDMMC_CmdStopTransfer>
 800480e:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8004810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004812:	2b00      	cmp	r3, #0
 8004814:	d010      	beq.n	8004838 <HAL_SD_ReadBlocks+0x214>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800481e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004826:	431a      	orrs	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e087      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d010      	beq.n	8004868 <HAL_SD_ReadBlocks+0x244>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800484e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004854:	f043 0208 	orr.w	r2, r3, #8
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e06f      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d010      	beq.n	8004898 <HAL_SD_ReadBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800487e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004884:	f043 0202 	orr.w	r2, r3, #2
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e057      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d037      	beq.n	8004916 <HAL_SD_ReadBlocks+0x2f2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80048ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b4:	f043 0220 	orr.w	r2, r3, #32
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e03f      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f002 fad0 	bl	8006e72 <SDIO_ReadFIFO>
 80048d2:	4602      	mov	r2, r0
 80048d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d6:	601a      	str	r2, [r3, #0]
      tempbuff++;
 80048d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048da:	3304      	adds	r3, #4
 80048dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80048de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d007      	beq.n	80048f4 <HAL_SD_ReadBlocks+0x2d0>
 80048e4:	f7fc fc12 	bl	800110c <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ec:	1ad2      	subs	r2, r2, r3
 80048ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d310      	bcc.n	8004916 <HAL_SD_ReadBlocks+0x2f2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80048fc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e018      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800491c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1d1      	bne.n	80048c8 <HAL_SD_ReadBlocks+0x2a4>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800492c:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e006      	b.n	8004948 <HAL_SD_ReadBlocks+0x324>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800493e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
  }
}
 8004948:	4618      	mov	r0, r3
 800494a:	373c      	adds	r7, #60	; 0x3c
 800494c:	46bd      	mov	sp, r7
 800494e:	bd90      	pop	{r4, r7, pc}

08004950 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b08e      	sub	sp, #56	; 0x38
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
 800495c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800495e:	2300      	movs	r3, #0
 8004960:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8004962:	f7fc fbd3 	bl	800110c <HAL_GetTick>
 8004966:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U;
 8004968:	2300      	movs	r3, #0
 800496a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *tempbuff = (uint32_t *)pData;
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d107      	bne.n	8004986 <HAL_SD_WriteBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e147      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b01      	cmp	r3, #1
 8004990:	f040 813a 	bne.w	8004c08 <HAL_SD_WriteBlocks+0x2b8>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	441a      	add	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d907      	bls.n	80049b8 <HAL_SD_WriteBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ac:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e12e      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2203      	movs	r2, #3
 80049bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2200      	movs	r2, #0
 80049c6:	62da      	str	r2, [r3, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d002      	beq.n	80049d6 <HAL_SD_WriteBlocks+0x86>
    {
      BlockAdd *= 512U;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	025b      	lsls	r3, r3, #9
 80049d4:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049de:	4618      	mov	r0, r3
 80049e0:	f002 faf9 	bl	8006fd6 <SDMMC_CmdBlockLength>
 80049e4:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 80049e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d010      	beq.n	8004a0e <HAL_SD_WriteBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80049f4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049fc:	431a      	orrs	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e103      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d90a      	bls.n	8004a2a <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2220      	movs	r2, #32
 8004a18:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	4618      	mov	r0, r3
 8004a22:	f002 fb68 	bl	80070f6 <SDMMC_CmdWriteMultiBlock>
 8004a26:	6378      	str	r0, [r7, #52]	; 0x34
 8004a28:	e009      	b.n	8004a3e <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2210      	movs	r2, #16
 8004a2e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f002 fb39 	bl	80070ae <SDMMC_CmdWriteSingleBlock>
 8004a3c:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d010      	beq.n	8004a66 <HAL_SD_WriteBlocks+0x116>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004a4c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e0d7      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004a66:	f04f 33ff 	mov.w	r3, #4294967295
 8004a6a:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	025b      	lsls	r3, r3, #9
 8004a70:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004a72:	2390      	movs	r3, #144	; 0x90
 8004a74:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004a76:	2300      	movs	r3, #0
 8004a78:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f107 0210 	add.w	r2, r7, #16
 8004a8a:	4611      	mov	r1, r2
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f002 fa76 	bl	8006f7e <SDIO_ConfigData>
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004a92:	e037      	b.n	8004b04 <HAL_SD_WriteBlocks+0x1b4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d014      	beq.n	8004acc <HAL_SD_WriteBlocks+0x17c>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	633b      	str	r3, [r7, #48]	; 0x30
 8004aa6:	e00b      	b.n	8004ac0 <HAL_SD_WriteBlocks+0x170>
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6818      	ldr	r0, [r3, #0]
 8004aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ab2:	4413      	add	r3, r2
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	f002 f9e9 	bl	8006e8c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004abc:	3301      	adds	r3, #1
 8004abe:	633b      	str	r3, [r7, #48]	; 0x30
 8004ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ac2:	2b07      	cmp	r3, #7
 8004ac4:	d9f0      	bls.n	8004aa8 <HAL_SD_WriteBlocks+0x158>
        }
        tempbuff += 8U;
 8004ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac8:	3320      	adds	r3, #32
 8004aca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8004acc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d007      	beq.n	8004ae2 <HAL_SD_WriteBlocks+0x192>
 8004ad2:	f7fc fb1b 	bl	800110c <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	1ad2      	subs	r2, r2, r3
 8004adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d310      	bcc.n	8004b04 <HAL_SD_WriteBlocks+0x1b4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004aea:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af2:	431a      	orrs	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e088      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b0a:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d0c0      	beq.n	8004a94 <HAL_SD_WriteBlocks+0x144>
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d020      	beq.n	8004b62 <HAL_SD_WriteBlocks+0x212>
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d91d      	bls.n	8004b62 <HAL_SD_WriteBlocks+0x212>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2a:	2b03      	cmp	r3, #3
 8004b2c:	d019      	beq.n	8004b62 <HAL_SD_WriteBlocks+0x212>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4618      	mov	r0, r3
 8004b34:	f002 fb04 	bl	8007140 <SDMMC_CmdStopTransfer>
 8004b38:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8004b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d010      	beq.n	8004b62 <HAL_SD_WriteBlocks+0x212>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004b48:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b50:	431a      	orrs	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e059      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b68:	f003 0308 	and.w	r3, r3, #8
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d010      	beq.n	8004b92 <HAL_SD_WriteBlocks+0x242>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004b78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7e:	f043 0208 	orr.w	r2, r3, #8
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e041      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d010      	beq.n	8004bc2 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004ba8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bae:	f043 0202 	orr.w	r2, r3, #2
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e029      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d010      	beq.n	8004bf2 <HAL_SD_WriteBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004bd8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bde:	f043 0210 	orr.w	r2, r3, #16
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e011      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004bfa:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8004c04:	2300      	movs	r3, #0
 8004c06:	e006      	b.n	8004c16 <HAL_SD_WriteBlocks+0x2c6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
  }
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3738      	adds	r7, #56	; 0x38
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004c1e:	b490      	push	{r4, r7}
 8004c20:	b084      	sub	sp, #16
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
 8004c26:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c30:	0e1b      	lsrs	r3, r3, #24
 8004c32:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	099b      	lsrs	r3, r3, #6
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	f003 0303 	and.w	r3, r3, #3
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	089b      	lsrs	r3, r3, #2
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	f003 030f 	and.w	r3, r3, #15
 8004c4e:	b2da      	uxtb	r2, r3
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	f003 0303 	and.w	r3, r3, #3
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c66:	0c1b      	lsrs	r3, r3, #16
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c78:	0a1b      	lsrs	r3, r3, #8
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	b2da      	uxtb	r2, r3
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c9a:	0e1b      	lsrs	r3, r3, #24
 8004c9c:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	b29a      	uxth	r2, r3
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cae:	0c1b      	lsrs	r3, r3, #16
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	88db      	ldrh	r3, [r3, #6]
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	091b      	lsrs	r3, r3, #4
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	f003 030f 	and.w	r3, r3, #15
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	f003 030f 	and.w	r3, r3, #15
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ce0:	0a1b      	lsrs	r3, r3, #8
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	09db      	lsrs	r3, r3, #7
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	099b      	lsrs	r3, r3, #6
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	095b      	lsrs	r3, r3, #5
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	f003 0301 	and.w	r3, r3, #1
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	091b      	lsrs	r3, r3, #4
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f040 8086 	bne.w	8004e42 <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	029b      	lsls	r3, r3, #10
 8004d3a:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	691a      	ldr	r2, [r3, #16]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	431a      	orrs	r2, r3
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d5c:	0e1b      	lsrs	r3, r3, #24
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	691a      	ldr	r2, [r3, #16]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	099b      	lsrs	r3, r3, #6
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	08db      	lsrs	r3, r3, #3
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	f003 0307 	and.w	r3, r3, #7
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	b2da      	uxtb	r2, r3
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d96:	0c1b      	lsrs	r3, r3, #16
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	095b      	lsrs	r3, r3, #5
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f003 0307 	and.w	r3, r3, #7
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	089b      	lsrs	r3, r3, #2
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	f003 0307 	and.w	r3, r3, #7
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	005b      	lsls	r3, r3, #1
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	f003 0306 	and.w	r3, r3, #6
 8004dc8:	b2da      	uxtb	r2, r3
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dd2:	0a1b      	lsrs	r3, r3, #8
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	7e1b      	ldrb	r3, [r3, #24]
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	09db      	lsrs	r3, r3, #7
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	4313      	orrs	r3, r2
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	7e1b      	ldrb	r3, [r3, #24]
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	3302      	adds	r3, #2
 8004e04:	2201      	movs	r2, #1
 8004e06:	409a      	lsls	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0c:	fb02 f203 	mul.w	r2, r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	7a1b      	ldrb	r3, [r3, #8]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	fa03 f202 	lsl.w	r2, r3, r2
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004e2e:	0a52      	lsrs	r2, r2, #9
 8004e30:	fb02 f203 	mul.w	r2, r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e3e:	661a      	str	r2, [r3, #96]	; 0x60
 8004e40:	e051      	b.n	8004ee6 <HAL_SD_GetCardCSD+0x2c8>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d13c      	bne.n	8004ec4 <HAL_SD_GetCardCSD+0x2a6>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	041b      	lsls	r3, r3, #16
 8004e56:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e62:	0e1b      	lsrs	r3, r3, #24
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	021b      	lsls	r3, r3, #8
 8004e70:	431a      	orrs	r2, r3
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e7a:	0c1b      	lsrs	r3, r3, #16
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	691a      	ldr	r2, [r3, #16]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	431a      	orrs	r2, r3
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e90:	0a1b      	lsrs	r3, r3, #8
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	f04f 0400 	mov.w	r4, #0
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	f144 0400 	adc.w	r4, r4, #0
 8004ea4:	029a      	lsls	r2, r3, #10
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	655a      	str	r2, [r3, #84]	; 0x54
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eb8:	659a      	str	r2, [r3, #88]	; 0x58
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	661a      	str	r2, [r3, #96]	; 0x60
 8004ec2:	e010      	b.n	8004ee6 <HAL_SD_GetCardCSD+0x2c8>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004ecc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e0c1      	b.n	800506a <HAL_SD_GetCardCSD+0x44c>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	099b      	lsrs	r3, r3, #6
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	005b      	lsls	r3, r3, #1
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	7e9b      	ldrb	r3, [r3, #26]
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	09db      	lsrs	r3, r3, #7
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	4313      	orrs	r3, r2
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3c:	0e1b      	lsrs	r3, r3, #24
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	09db      	lsrs	r3, r3, #7
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	095b      	lsrs	r3, r3, #5
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	f003 0303 	and.w	r3, r3, #3
 8004f5c:	b2da      	uxtb	r2, r3
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	089b      	lsrs	r3, r3, #2
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	f003 030c 	and.w	r3, r3, #12
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f88:	0c1b      	lsrs	r3, r3, #16
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	7fdb      	ldrb	r3, [r3, #31]
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	099b      	lsrs	r3, r3, #6
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	f003 0303 	and.w	r3, r3, #3
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	f003 0301 	and.w	r3, r3, #1
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	b2da      	uxtb	r2, r3
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fd6:	0a1b      	lsrs	r3, r3, #8
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	09db      	lsrs	r3, r3, #7
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	099b      	lsrs	r3, r3, #6
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	f003 0301 	and.w	r3, r3, #1
 8004ff8:	b2da      	uxtb	r2, r3
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	095b      	lsrs	r3, r3, #5
 8005004:	b2db      	uxtb	r3, r3
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	b2da      	uxtb	r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	091b      	lsrs	r3, r3, #4
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	b2da      	uxtb	r2, r3
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	089b      	lsrs	r3, r3, #2
 8005028:	b2db      	uxtb	r3, r3
 800502a:	f003 0303 	and.w	r3, r3, #3
 800502e:	b2da      	uxtb	r2, r3
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	b2db      	uxtb	r3, r3
 800503a:	f003 0303 	and.w	r3, r3, #3
 800503e:	b2da      	uxtb	r2, r3
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800504a:	b2db      	uxtb	r3, r3
 800504c:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	085b      	lsrs	r3, r3, #1
 8005052:	b2db      	uxtb	r3, r3
 8005054:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005058:	b2da      	uxtb	r2, r3
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bc90      	pop	{r4, r7}
 8005072:	4770      	bx	lr

08005074 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80050cc:	b5b0      	push	{r4, r5, r7, lr}
 80050ce:	b08e      	sub	sp, #56	; 0x38
 80050d0:	af04      	add	r7, sp, #16
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80050d6:	2300      	movs	r3, #0
 80050d8:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2203      	movs	r2, #3
 80050de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050e6:	2b03      	cmp	r3, #3
 80050e8:	d02e      	beq.n	8005148 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050f0:	d106      	bne.n	8005100 <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	639a      	str	r2, [r3, #56]	; 0x38
 80050fe:	e029      	b.n	8005154 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005106:	d10a      	bne.n	800511e <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 fa1b 	bl	8005544 <SD_WideBus_Enable>
 800510e:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	639a      	str	r2, [r3, #56]	; 0x38
 800511c:	e01a      	b.n	8005154 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10a      	bne.n	800513a <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 fa5a 	bl	80055de <SD_WideBus_Disable>
 800512a:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	639a      	str	r2, [r3, #56]	; 0x38
 8005138:	e00c      	b.n	8005154 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	639a      	str	r2, [r3, #56]	; 0x38
 8005146:	e005      	b.n	8005154 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00a      	beq.n	8005172 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005164:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e024      	b.n	80051bc <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681d      	ldr	r5, [r3, #0]
 8005198:	466c      	mov	r4, sp
 800519a:	f107 0318 	add.w	r3, r7, #24
 800519e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80051a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80051a6:	f107 030c 	add.w	r3, r7, #12
 80051aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051ac:	4628      	mov	r0, r5
 80051ae:	f001 fe35 	bl	8006e1c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3728      	adds	r7, #40	; 0x28
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bdb0      	pop	{r4, r5, r7, pc}

080051c4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 80051cc:	2304      	movs	r3, #4
 80051ce:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80051d0:	2300      	movs	r3, #0
 80051d2:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 80051d8:	f107 030c 	add.w	r3, r7, #12
 80051dc:	4619      	mov	r1, r3
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 f986 	bl	80054f0 <SD_SendStatus>
 80051e4:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	431a      	orrs	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	0a5b      	lsrs	r3, r3, #9
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	f003 030f 	and.w	r3, r3, #15
 8005202:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 8005204:	7dfb      	ldrb	r3, [r7, #23]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3718      	adds	r7, #24
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800520e:	b5b0      	push	{r4, r5, r7, lr}
 8005210:	b094      	sub	sp, #80	; 0x50
 8005212:	af04      	add	r7, sp, #16
 8005214:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005216:	2300      	movs	r3, #0
 8005218:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 800521a:	2301      	movs	r3, #1
 800521c:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4618      	mov	r0, r3
 8005224:	f001 fe51 	bl	8006eca <SDIO_GetPowerState>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d102      	bne.n	8005234 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800522e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005232:	e0b1      	b.n	8005398 <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005238:	2b03      	cmp	r3, #3
 800523a:	d02f      	beq.n	800529c <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f002 f897 	bl	8007374 <SDMMC_CmdSendCID>
 8005246:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <SD_InitCard+0x44>
    {
      return errorstate;
 800524e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005250:	e0a2      	b.n	8005398 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2100      	movs	r1, #0
 8005258:	4618      	mov	r0, r3
 800525a:	f001 fe7b 	bl	8006f54 <SDIO_GetResponse>
 800525e:	4602      	mov	r2, r0
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2104      	movs	r1, #4
 800526a:	4618      	mov	r0, r3
 800526c:	f001 fe72 	bl	8006f54 <SDIO_GetResponse>
 8005270:	4602      	mov	r2, r0
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2108      	movs	r1, #8
 800527c:	4618      	mov	r0, r3
 800527e:	f001 fe69 	bl	8006f54 <SDIO_GetResponse>
 8005282:	4602      	mov	r2, r0
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	210c      	movs	r1, #12
 800528e:	4618      	mov	r0, r3
 8005290:	f001 fe60 	bl	8006f54 <SDIO_GetResponse>
 8005294:	4602      	mov	r2, r0
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052a0:	2b03      	cmp	r3, #3
 80052a2:	d00d      	beq.n	80052c0 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f107 020e 	add.w	r2, r7, #14
 80052ac:	4611      	mov	r1, r2
 80052ae:	4618      	mov	r0, r3
 80052b0:	f002 f8a1 	bl	80073f6 <SDMMC_CmdSetRelAdd>
 80052b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80052b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d001      	beq.n	80052c0 <SD_InitCard+0xb2>
    {
      return errorstate;
 80052bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052be:	e06b      	b.n	8005398 <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c4:	2b03      	cmp	r3, #3
 80052c6:	d036      	beq.n	8005336 <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80052c8:	89fb      	ldrh	r3, [r7, #14]
 80052ca:	461a      	mov	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052d8:	041b      	lsls	r3, r3, #16
 80052da:	4619      	mov	r1, r3
 80052dc:	4610      	mov	r0, r2
 80052de:	f002 f869 	bl	80073b4 <SDMMC_CmdSendCSD>
 80052e2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80052e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <SD_InitCard+0xe0>
    {
      return errorstate;
 80052ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052ec:	e054      	b.n	8005398 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2100      	movs	r1, #0
 80052f4:	4618      	mov	r0, r3
 80052f6:	f001 fe2d 	bl	8006f54 <SDIO_GetResponse>
 80052fa:	4602      	mov	r2, r0
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2104      	movs	r1, #4
 8005306:	4618      	mov	r0, r3
 8005308:	f001 fe24 	bl	8006f54 <SDIO_GetResponse>
 800530c:	4602      	mov	r2, r0
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2108      	movs	r1, #8
 8005318:	4618      	mov	r0, r3
 800531a:	f001 fe1b 	bl	8006f54 <SDIO_GetResponse>
 800531e:	4602      	mov	r2, r0
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	210c      	movs	r1, #12
 800532a:	4618      	mov	r0, r3
 800532c:	f001 fe12 	bl	8006f54 <SDIO_GetResponse>
 8005330:	4602      	mov	r2, r0
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2104      	movs	r1, #4
 800533c:	4618      	mov	r0, r3
 800533e:	f001 fe09 	bl	8006f54 <SDIO_GetResponse>
 8005342:	4603      	mov	r3, r0
 8005344:	0d1a      	lsrs	r2, r3, #20
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 800534a:	f107 0310 	add.w	r3, r7, #16
 800534e:	4619      	mov	r1, r3
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f7ff fc64 	bl	8004c1e <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6819      	ldr	r1, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800535e:	041b      	lsls	r3, r3, #16
 8005360:	f04f 0400 	mov.w	r4, #0
 8005364:	461a      	mov	r2, r3
 8005366:	4623      	mov	r3, r4
 8005368:	4608      	mov	r0, r1
 800536a:	f001 ff0d 	bl	8007188 <SDMMC_CmdSelDesel>
 800536e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <SD_InitCard+0x16c>
  {
    return errorstate;
 8005376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005378:	e00e      	b.n	8005398 <SD_InitCard+0x18a>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681d      	ldr	r5, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	466c      	mov	r4, sp
 8005382:	f103 0210 	add.w	r2, r3, #16
 8005386:	ca07      	ldmia	r2, {r0, r1, r2}
 8005388:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800538c:	3304      	adds	r3, #4
 800538e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005390:	4628      	mov	r0, r5
 8005392:	f001 fd43 	bl	8006e1c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3740      	adds	r7, #64	; 0x40
 800539c:	46bd      	mov	sp, r7
 800539e:	bdb0      	pop	{r4, r5, r7, pc}

080053a0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]
 80053b0:	2300      	movs	r3, #0
 80053b2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80053b4:	2300      	movs	r3, #0
 80053b6:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4618      	mov	r0, r3
 80053be:	f001 ff08 	bl	80071d2 <SDMMC_CmdGoIdleState>
 80053c2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <SD_PowerON+0x2e>
  {
    return errorstate;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	e08c      	b.n	80054e8 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f001 ff1d 	bl	8007212 <SDMMC_CmdOperCond>
 80053d8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d03d      	beq.n	800545c <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80053e6:	e032      	b.n	800544e <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	60ba      	str	r2, [r7, #8]
 80053ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d102      	bne.n	80053fc <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80053f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80053fa:	e075      	b.n	80054e8 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2100      	movs	r1, #0
 8005402:	4618      	mov	r0, r3
 8005404:	f001 ff26 	bl	8007254 <SDMMC_CmdAppCommand>
 8005408:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d002      	beq.n	8005416 <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005410:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005414:	e068      	b.n	80054e8 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2100      	movs	r1, #0
 800541c:	4618      	mov	r0, r3
 800541e:	f001 ff3d 	bl	800729c <SDMMC_CmdAppOperCommand>
 8005422:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d002      	beq.n	8005430 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800542a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800542e:	e05b      	b.n	80054e8 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2100      	movs	r1, #0
 8005436:	4618      	mov	r0, r3
 8005438:	f001 fd8c 	bl	8006f54 <SDIO_GetResponse>
 800543c:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	0fdb      	lsrs	r3, r3, #31
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <SD_PowerON+0xaa>
 8005446:	2301      	movs	r3, #1
 8005448:	e000      	b.n	800544c <SD_PowerON+0xac>
 800544a:	2300      	movs	r3, #0
 800544c:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d0c9      	beq.n	80053e8 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	645a      	str	r2, [r3, #68]	; 0x44
 800545a:	e044      	b.n	80054e6 <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8005462:	e031      	b.n	80054c8 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	60ba      	str	r2, [r7, #8]
 800546a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800546e:	4293      	cmp	r3, r2
 8005470:	d102      	bne.n	8005478 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005472:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005476:	e037      	b.n	80054e8 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2100      	movs	r1, #0
 800547e:	4618      	mov	r0, r3
 8005480:	f001 fee8 	bl	8007254 <SDMMC_CmdAppCommand>
 8005484:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <SD_PowerON+0xf0>
      {
        return errorstate;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	e02b      	b.n	80054e8 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005498:	4618      	mov	r0, r3
 800549a:	f001 feff 	bl	800729c <SDMMC_CmdAppOperCommand>
 800549e:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <SD_PowerON+0x10a>
      {
        return errorstate;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	e01e      	b.n	80054e8 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2100      	movs	r1, #0
 80054b0:	4618      	mov	r0, r3
 80054b2:	f001 fd4f 	bl	8006f54 <SDIO_GetResponse>
 80054b6:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	0fdb      	lsrs	r3, r3, #31
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <SD_PowerON+0x124>
 80054c0:	2301      	movs	r3, #1
 80054c2:	e000      	b.n	80054c6 <SD_PowerON+0x126>
 80054c4:	2300      	movs	r3, #0
 80054c6:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d0ca      	beq.n	8005464 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d003      	beq.n	80054e0 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	645a      	str	r2, [r3, #68]	; 0x44
 80054de:	e002      	b.n	80054e6 <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3718      	adds	r7, #24
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80054fa:	2300      	movs	r3, #0
 80054fc:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d102      	bne.n	800550a <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 8005504:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005508:	e018      	b.n	800553c <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005512:	041b      	lsls	r3, r3, #16
 8005514:	4619      	mov	r1, r3
 8005516:	4610      	mov	r0, r2
 8005518:	f001 ff90 	bl	800743c <SDMMC_CmdSendStatus>
 800551c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d001      	beq.n	8005528 <SD_SendStatus+0x38>
  {
    return errorstate;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	e009      	b.n	800553c <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2100      	movs	r1, #0
 800552e:	4618      	mov	r0, r3
 8005530:	f001 fd10 	bl	8006f54 <SDIO_GetResponse>
 8005534:	4602      	mov	r2, r0
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800554c:	2300      	movs	r3, #0
 800554e:	60fb      	str	r3, [r7, #12]
 8005550:	2300      	movs	r3, #0
 8005552:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005554:	2300      	movs	r3, #0
 8005556:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2100      	movs	r1, #0
 800555e:	4618      	mov	r0, r3
 8005560:	f001 fcf8 	bl	8006f54 <SDIO_GetResponse>
 8005564:	4603      	mov	r3, r0
 8005566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800556a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800556e:	d102      	bne.n	8005576 <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005570:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005574:	e02f      	b.n	80055d6 <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005576:	f107 030c 	add.w	r3, r7, #12
 800557a:	4619      	mov	r1, r3
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 f87b 	bl	8005678 <SD_FindSCR>
 8005582:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d001      	beq.n	800558e <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	e023      	b.n	80055d6 <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d01c      	beq.n	80055d2 <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a0:	041b      	lsls	r3, r3, #16
 80055a2:	4619      	mov	r1, r3
 80055a4:	4610      	mov	r0, r2
 80055a6:	f001 fe55 	bl	8007254 <SDMMC_CmdAppCommand>
 80055aa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	e00f      	b.n	80055d6 <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2102      	movs	r1, #2
 80055bc:	4618      	mov	r0, r3
 80055be:	f001 fe92 	bl	80072e6 <SDMMC_CmdBusWidth>
 80055c2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	e003      	b.n	80055d6 <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	e001      	b.n	80055d6 <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80055d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3718      	adds	r7, #24
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b086      	sub	sp, #24
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]
 80055ea:	2300      	movs	r3, #0
 80055ec:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2100      	movs	r1, #0
 80055f8:	4618      	mov	r0, r3
 80055fa:	f001 fcab 	bl	8006f54 <SDIO_GetResponse>
 80055fe:	4603      	mov	r3, r0
 8005600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005604:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005608:	d102      	bne.n	8005610 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800560a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800560e:	e02f      	b.n	8005670 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005610:	f107 030c 	add.w	r3, r7, #12
 8005614:	4619      	mov	r1, r3
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f82e 	bl	8005678 <SD_FindSCR>
 800561c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	e023      	b.n	8005670 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d01c      	beq.n	800566c <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800563a:	041b      	lsls	r3, r3, #16
 800563c:	4619      	mov	r1, r3
 800563e:	4610      	mov	r0, r2
 8005640:	f001 fe08 	bl	8007254 <SDMMC_CmdAppCommand>
 8005644:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	e00f      	b.n	8005670 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2100      	movs	r1, #0
 8005656:	4618      	mov	r0, r3
 8005658:	f001 fe45 	bl	80072e6 <SDMMC_CmdBusWidth>
 800565c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d001      	beq.n	8005668 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	e003      	b.n	8005670 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8005668:	2300      	movs	r3, #0
 800566a:	e001      	b.n	8005670 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800566c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005670:	4618      	mov	r0, r3
 8005672:	3718      	adds	r7, #24
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005678:	b590      	push	{r4, r7, lr}
 800567a:	b08f      	sub	sp, #60	; 0x3c
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005682:	2300      	movs	r3, #0
 8005684:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8005686:	f7fb fd41 	bl	800110c <HAL_GetTick>
 800568a:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005690:	2300      	movs	r3, #0
 8005692:	60fb      	str	r3, [r7, #12]
 8005694:	2300      	movs	r3, #0
 8005696:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2108      	movs	r1, #8
 800569e:	4618      	mov	r0, r3
 80056a0:	f001 fc99 	bl	8006fd6 <SDMMC_CmdBlockLength>
 80056a4:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80056a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <SD_FindSCR+0x38>
  {
    return errorstate;
 80056ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ae:	e0a7      	b.n	8005800 <SD_FindSCR+0x188>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056b8:	041b      	lsls	r3, r3, #16
 80056ba:	4619      	mov	r1, r3
 80056bc:	4610      	mov	r0, r2
 80056be:	f001 fdc9 	bl	8007254 <SDMMC_CmdAppCommand>
 80056c2:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80056c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <SD_FindSCR+0x56>
  {
    return errorstate;
 80056ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056cc:	e098      	b.n	8005800 <SD_FindSCR+0x188>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80056ce:	f04f 33ff 	mov.w	r3, #4294967295
 80056d2:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 80056d4:	2308      	movs	r3, #8
 80056d6:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80056d8:	2330      	movs	r3, #48	; 0x30
 80056da:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80056dc:	2302      	movs	r3, #2
 80056de:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80056e0:	2300      	movs	r3, #0
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 80056e4:	2301      	movs	r3, #1
 80056e6:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f107 0214 	add.w	r2, r7, #20
 80056f0:	4611      	mov	r1, r2
 80056f2:	4618      	mov	r0, r3
 80056f4:	f001 fc43 	bl	8006f7e <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4618      	mov	r0, r3
 80056fe:	f001 fe16 	bl	800732e <SDMMC_CmdSendSCR>
 8005702:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8005704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005706:	2b00      	cmp	r3, #0
 8005708:	d022      	beq.n	8005750 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800570a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570c:	e078      	b.n	8005800 <SD_FindSCR+0x188>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005714:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00e      	beq.n	800573a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800571c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	f107 020c 	add.w	r2, r7, #12
 8005724:	18d4      	adds	r4, r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4618      	mov	r0, r3
 800572c:	f001 fba1 	bl	8006e72 <SDIO_ReadFIFO>
 8005730:	4603      	mov	r3, r0
 8005732:	6023      	str	r3, [r4, #0]
      index++;
 8005734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005736:	3301      	adds	r3, #1
 8005738:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800573a:	f7fb fce7 	bl	800110c <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005748:	d102      	bne.n	8005750 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800574a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800574e:	e057      	b.n	8005800 <SD_FindSCR+0x188>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005756:	f240 432a 	movw	r3, #1066	; 0x42a
 800575a:	4013      	ands	r3, r2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0d6      	beq.n	800570e <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005766:	f003 0308 	and.w	r3, r3, #8
 800576a:	2b00      	cmp	r3, #0
 800576c:	d005      	beq.n	800577a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2208      	movs	r2, #8
 8005774:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005776:	2308      	movs	r3, #8
 8005778:	e042      	b.n	8005800 <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d005      	beq.n	8005794 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2202      	movs	r2, #2
 800578e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005790:	2302      	movs	r3, #2
 8005792:	e035      	b.n	8005800 <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800579a:	f003 0320 	and.w	r3, r3, #32
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d005      	beq.n	80057ae <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2220      	movs	r2, #32
 80057a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 80057aa:	2320      	movs	r3, #32
 80057ac:	e028      	b.n	8005800 <SD_FindSCR+0x188>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80057b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	3304      	adds	r3, #4
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	0611      	lsls	r1, r2, #24
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	0212      	lsls	r2, r2, #8
 80057c4:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 80057c8:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	0a12      	lsrs	r2, r2, #8
 80057ce:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80057d2:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	0e12      	lsrs	r2, r2, #24
 80057d8:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80057da:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	061a      	lsls	r2, r3, #24
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	021b      	lsls	r3, r3, #8
 80057e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80057e8:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	0a1b      	lsrs	r3, r3, #8
 80057ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80057f2:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	0e1b      	lsrs	r3, r3, #24
 80057f8:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	373c      	adds	r7, #60	; 0x3c
 8005804:	46bd      	mov	sp, r7
 8005806:	bd90      	pop	{r4, r7, pc}

08005808 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e055      	b.n	80058c6 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b00      	cmp	r3, #0
 800582a:	d106      	bne.n	800583a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f007 ffc3 	bl	800d7c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2202      	movs	r2, #2
 800583e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	6812      	ldr	r2, [r2, #0]
 800584a:	6812      	ldr	r2, [r2, #0]
 800584c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005850:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	6851      	ldr	r1, [r2, #4]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6892      	ldr	r2, [r2, #8]
 800585e:	4311      	orrs	r1, r2
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	68d2      	ldr	r2, [r2, #12]
 8005864:	4311      	orrs	r1, r2
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	6912      	ldr	r2, [r2, #16]
 800586a:	4311      	orrs	r1, r2
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	6952      	ldr	r2, [r2, #20]
 8005870:	4311      	orrs	r1, r2
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	6992      	ldr	r2, [r2, #24]
 8005876:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800587a:	4311      	orrs	r1, r2
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	69d2      	ldr	r2, [r2, #28]
 8005880:	4311      	orrs	r1, r2
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	6a12      	ldr	r2, [r2, #32]
 8005886:	4311      	orrs	r1, r2
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800588c:	430a      	orrs	r2, r1
 800588e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	6992      	ldr	r2, [r2, #24]
 8005898:	0c12      	lsrs	r2, r2, #16
 800589a:	f002 0104 	and.w	r1, r2, #4
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80058a2:	430a      	orrs	r2, r1
 80058a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6812      	ldr	r2, [r2, #0]
 80058ae:	69d2      	ldr	r2, [r2, #28]
 80058b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b088      	sub	sp, #32
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	60f8      	str	r0, [r7, #12]
 80058d6:	60b9      	str	r1, [r7, #8]
 80058d8:	603b      	str	r3, [r7, #0]
 80058da:	4613      	mov	r3, r2
 80058dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d101      	bne.n	80058f0 <HAL_SPI_Transmit+0x22>
 80058ec:	2302      	movs	r3, #2
 80058ee:	e11c      	b.n	8005b2a <HAL_SPI_Transmit+0x25c>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058f8:	f7fb fc08 	bl	800110c <HAL_GetTick>
 80058fc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80058fe:	88fb      	ldrh	r3, [r7, #6]
 8005900:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b01      	cmp	r3, #1
 800590c:	d002      	beq.n	8005914 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800590e:	2302      	movs	r3, #2
 8005910:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005912:	e101      	b.n	8005b18 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <HAL_SPI_Transmit+0x52>
 800591a:	88fb      	ldrh	r3, [r7, #6]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d102      	bne.n	8005926 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005924:	e0f8      	b.n	8005b18 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2203      	movs	r2, #3
 800592a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	88fa      	ldrh	r2, [r7, #6]
 800593e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	88fa      	ldrh	r2, [r7, #6]
 8005944:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800596c:	d107      	bne.n	800597e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	6812      	ldr	r2, [r2, #0]
 8005976:	6812      	ldr	r2, [r2, #0]
 8005978:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800597c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005988:	2b40      	cmp	r3, #64	; 0x40
 800598a:	d007      	beq.n	800599c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	6812      	ldr	r2, [r2, #0]
 8005994:	6812      	ldr	r2, [r2, #0]
 8005996:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800599a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059a4:	d14b      	bne.n	8005a3e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <HAL_SPI_Transmit+0xe6>
 80059ae:	8afb      	ldrh	r3, [r7, #22]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d13e      	bne.n	8005a32 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059bc:	8812      	ldrh	r2, [r2, #0]
 80059be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c4:	1c9a      	adds	r2, r3, #2
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059d8:	e02b      	b.n	8005a32 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f003 0302 	and.w	r3, r3, #2
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d112      	bne.n	8005a0e <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80059f0:	8812      	ldrh	r2, [r2, #0]
 80059f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f8:	1c9a      	adds	r2, r3, #2
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	3b01      	subs	r3, #1
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a0c:	e011      	b.n	8005a32 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a0e:	f7fb fb7d 	bl	800110c <HAL_GetTick>
 8005a12:	4602      	mov	r2, r0
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	1ad2      	subs	r2, r2, r3
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d303      	bcc.n	8005a26 <HAL_SPI_Transmit+0x158>
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a24:	d102      	bne.n	8005a2c <HAL_SPI_Transmit+0x15e>
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d102      	bne.n	8005a32 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a30:	e072      	b.n	8005b18 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1ce      	bne.n	80059da <HAL_SPI_Transmit+0x10c>
 8005a3c:	e04c      	b.n	8005ad8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <HAL_SPI_Transmit+0x17e>
 8005a46:	8afb      	ldrh	r3, [r7, #22]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d140      	bne.n	8005ace <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	330c      	adds	r3, #12
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a56:	7812      	ldrb	r2, [r2, #0]
 8005a58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a72:	e02c      	b.n	8005ace <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d113      	bne.n	8005aaa <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	330c      	adds	r3, #12
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a8c:	7812      	ldrb	r2, [r2, #0]
 8005a8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a94:	1c5a      	adds	r2, r3, #1
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	86da      	strh	r2, [r3, #54]	; 0x36
 8005aa8:	e011      	b.n	8005ace <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aaa:	f7fb fb2f 	bl	800110c <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	1ad2      	subs	r2, r2, r3
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d303      	bcc.n	8005ac2 <HAL_SPI_Transmit+0x1f4>
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac0:	d102      	bne.n	8005ac8 <HAL_SPI_Transmit+0x1fa>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d102      	bne.n	8005ace <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005acc:	e024      	b.n	8005b18 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1cd      	bne.n	8005a74 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	6839      	ldr	r1, [r7, #0]
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 fb9d 	bl	800621c <SPI_EndRxTxTransaction>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2220      	movs	r2, #32
 8005aec:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10a      	bne.n	8005b0c <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005af6:	2300      	movs	r3, #0
 8005af8:	613b      	str	r3, [r7, #16]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	613b      	str	r3, [r7, #16]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	613b      	str	r3, [r7, #16]
 8005b0a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d001      	beq.n	8005b18 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b28:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3720      	adds	r7, #32
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b088      	sub	sp, #32
 8005b36:	af02      	add	r7, sp, #8
 8005b38:	60f8      	str	r0, [r7, #12]
 8005b3a:	60b9      	str	r1, [r7, #8]
 8005b3c:	603b      	str	r3, [r7, #0]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b4e:	d112      	bne.n	8005b76 <HAL_SPI_Receive+0x44>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10e      	bne.n	8005b76 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2204      	movs	r2, #4
 8005b5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005b60:	88fa      	ldrh	r2, [r7, #6]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	9300      	str	r3, [sp, #0]
 8005b66:	4613      	mov	r3, r2
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 f8e6 	bl	8005d3e <HAL_SPI_TransmitReceive>
 8005b72:	4603      	mov	r3, r0
 8005b74:	e0df      	b.n	8005d36 <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_SPI_Receive+0x52>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e0d8      	b.n	8005d36 <HAL_SPI_Receive+0x204>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b8c:	f7fb fabe 	bl	800110c <HAL_GetTick>
 8005b90:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d002      	beq.n	8005ba4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ba2:	e0bf      	b.n	8005d24 <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d002      	beq.n	8005bb0 <HAL_SPI_Receive+0x7e>
 8005baa:	88fb      	ldrh	r3, [r7, #6]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d102      	bne.n	8005bb6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005bb4:	e0b6      	b.n	8005d24 <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2204      	movs	r2, #4
 8005bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	68ba      	ldr	r2, [r7, #8]
 8005bc8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	88fa      	ldrh	r2, [r7, #6]
 8005bce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	88fa      	ldrh	r2, [r7, #6]
 8005bd4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bfc:	d107      	bne.n	8005c0e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	6812      	ldr	r2, [r2, #0]
 8005c06:	6812      	ldr	r2, [r2, #0]
 8005c08:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c0c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c18:	2b40      	cmp	r3, #64	; 0x40
 8005c1a:	d007      	beq.n	8005c2c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	6812      	ldr	r2, [r2, #0]
 8005c24:	6812      	ldr	r2, [r2, #0]
 8005c26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c2a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d161      	bne.n	8005cf8 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c34:	e02d      	b.n	8005c92 <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d114      	bne.n	8005c6e <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	6812      	ldr	r2, [r2, #0]
 8005c4c:	320c      	adds	r2, #12
 8005c4e:	7812      	ldrb	r2, [r2, #0]
 8005c50:	b2d2      	uxtb	r2, r2
 8005c52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c58:	1c5a      	adds	r2, r3, #1
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	3b01      	subs	r3, #1
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c6c:	e011      	b.n	8005c92 <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c6e:	f7fb fa4d 	bl	800110c <HAL_GetTick>
 8005c72:	4602      	mov	r2, r0
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	1ad2      	subs	r2, r2, r3
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d303      	bcc.n	8005c86 <HAL_SPI_Receive+0x154>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c84:	d102      	bne.n	8005c8c <HAL_SPI_Receive+0x15a>
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d102      	bne.n	8005c92 <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005c90:	e048      	b.n	8005d24 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d1cc      	bne.n	8005c36 <HAL_SPI_Receive+0x104>
 8005c9c:	e031      	b.n	8005d02 <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f003 0301 	and.w	r3, r3, #1
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d113      	bne.n	8005cd4 <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	6812      	ldr	r2, [r2, #0]
 8005cb4:	68d2      	ldr	r2, [r2, #12]
 8005cb6:	b292      	uxth	r2, r2
 8005cb8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbe:	1c9a      	adds	r2, r3, #2
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cd2:	e011      	b.n	8005cf8 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cd4:	f7fb fa1a 	bl	800110c <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	1ad2      	subs	r2, r2, r3
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d303      	bcc.n	8005cec <HAL_SPI_Receive+0x1ba>
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cea:	d102      	bne.n	8005cf2 <HAL_SPI_Receive+0x1c0>
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d102      	bne.n	8005cf8 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005cf6:	e015      	b.n	8005d24 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1cd      	bne.n	8005c9e <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	6839      	ldr	r1, [r7, #0]
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f000 fa23 	bl	8006152 <SPI_EndRxTransaction>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d002      	beq.n	8005d18 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2220      	movs	r2, #32
 8005d16:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d001      	beq.n	8005d24 <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005d3e:	b580      	push	{r7, lr}
 8005d40:	b08c      	sub	sp, #48	; 0x30
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	60f8      	str	r0, [r7, #12]
 8005d46:	60b9      	str	r1, [r7, #8]
 8005d48:	607a      	str	r2, [r7, #4]
 8005d4a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005d50:	2300      	movs	r3, #0
 8005d52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d101      	bne.n	8005d64 <HAL_SPI_TransmitReceive+0x26>
 8005d60:	2302      	movs	r3, #2
 8005d62:	e188      	b.n	8006076 <HAL_SPI_TransmitReceive+0x338>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d6c:	f7fb f9ce 	bl	800110c <HAL_GetTick>
 8005d70:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005d82:	887b      	ldrh	r3, [r7, #2]
 8005d84:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d00f      	beq.n	8005dae <HAL_SPI_TransmitReceive+0x70>
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d94:	d107      	bne.n	8005da6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d103      	bne.n	8005da6 <HAL_SPI_TransmitReceive+0x68>
 8005d9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d003      	beq.n	8005dae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005da6:	2302      	movs	r3, #2
 8005da8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005dac:	e159      	b.n	8006062 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d005      	beq.n	8005dc0 <HAL_SPI_TransmitReceive+0x82>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d002      	beq.n	8005dc0 <HAL_SPI_TransmitReceive+0x82>
 8005dba:	887b      	ldrh	r3, [r7, #2]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d103      	bne.n	8005dc8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005dc6:	e14c      	b.n	8006062 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b04      	cmp	r3, #4
 8005dd2:	d003      	beq.n	8005ddc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2205      	movs	r2, #5
 8005dd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	887a      	ldrh	r2, [r7, #2]
 8005dec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	887a      	ldrh	r2, [r7, #2]
 8005df2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	887a      	ldrh	r2, [r7, #2]
 8005dfe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	887a      	ldrh	r2, [r7, #2]
 8005e04:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e1c:	2b40      	cmp	r3, #64	; 0x40
 8005e1e:	d007      	beq.n	8005e30 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	6812      	ldr	r2, [r2, #0]
 8005e28:	6812      	ldr	r2, [r2, #0]
 8005e2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e38:	d178      	bne.n	8005f2c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d002      	beq.n	8005e48 <HAL_SPI_TransmitReceive+0x10a>
 8005e42:	8b7b      	ldrh	r3, [r7, #26]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d166      	bne.n	8005f16 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e50:	8812      	ldrh	r2, [r2, #0]
 8005e52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e58:	1c9a      	adds	r2, r3, #2
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	3b01      	subs	r3, #1
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e6c:	e053      	b.n	8005f16 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f003 0302 	and.w	r3, r3, #2
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d11b      	bne.n	8005eb4 <HAL_SPI_TransmitReceive+0x176>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d016      	beq.n	8005eb4 <HAL_SPI_TransmitReceive+0x176>
 8005e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d113      	bne.n	8005eb4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e94:	8812      	ldrh	r2, [r2, #0]
 8005e96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e9c:	1c9a      	adds	r2, r3, #2
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d119      	bne.n	8005ef6 <HAL_SPI_TransmitReceive+0x1b8>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d014      	beq.n	8005ef6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	6812      	ldr	r2, [r2, #0]
 8005ed4:	68d2      	ldr	r2, [r2, #12]
 8005ed6:	b292      	uxth	r2, r2
 8005ed8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ede:	1c9a      	adds	r2, r3, #2
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	3b01      	subs	r3, #1
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ef6:	f7fb f909 	bl	800110c <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efe:	1ad2      	subs	r2, r2, r3
 8005f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d307      	bcc.n	8005f16 <HAL_SPI_TransmitReceive+0x1d8>
 8005f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0c:	d003      	beq.n	8005f16 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005f14:	e0a5      	b.n	8006062 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1a6      	bne.n	8005e6e <HAL_SPI_TransmitReceive+0x130>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1a1      	bne.n	8005e6e <HAL_SPI_TransmitReceive+0x130>
 8005f2a:	e07c      	b.n	8006026 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d002      	beq.n	8005f3a <HAL_SPI_TransmitReceive+0x1fc>
 8005f34:	8b7b      	ldrh	r3, [r7, #26]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d16b      	bne.n	8006012 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	330c      	adds	r3, #12
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f44:	7812      	ldrb	r2, [r2, #0]
 8005f46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f60:	e057      	b.n	8006012 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f003 0302 	and.w	r3, r3, #2
 8005f6c:	2b02      	cmp	r3, #2
 8005f6e:	d11c      	bne.n	8005faa <HAL_SPI_TransmitReceive+0x26c>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d017      	beq.n	8005faa <HAL_SPI_TransmitReceive+0x26c>
 8005f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d114      	bne.n	8005faa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	330c      	adds	r3, #12
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f8a:	7812      	ldrb	r2, [r2, #0]
 8005f8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f92:	1c5a      	adds	r2, r3, #1
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f003 0301 	and.w	r3, r3, #1
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d119      	bne.n	8005fec <HAL_SPI_TransmitReceive+0x2ae>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d014      	beq.n	8005fec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	6812      	ldr	r2, [r2, #0]
 8005fca:	68d2      	ldr	r2, [r2, #12]
 8005fcc:	b2d2      	uxtb	r2, r2
 8005fce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005fec:	f7fb f88e 	bl	800110c <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff4:	1ad2      	subs	r2, r2, r3
 8005ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d303      	bcc.n	8006004 <HAL_SPI_TransmitReceive+0x2c6>
 8005ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006002:	d102      	bne.n	800600a <HAL_SPI_TransmitReceive+0x2cc>
 8006004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006006:	2b00      	cmp	r3, #0
 8006008:	d103      	bne.n	8006012 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006010:	e027      	b.n	8006062 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006016:	b29b      	uxth	r3, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1a2      	bne.n	8005f62 <HAL_SPI_TransmitReceive+0x224>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006020:	b29b      	uxth	r3, r3
 8006022:	2b00      	cmp	r3, #0
 8006024:	d19d      	bne.n	8005f62 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006028:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f000 f8f6 	bl	800621c <SPI_EndRxTxTransaction>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d006      	beq.n	8006044 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2220      	movs	r2, #32
 8006040:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006042:	e00e      	b.n	8006062 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10a      	bne.n	8006062 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800604c:	2300      	movs	r3, #0
 800604e:	617b      	str	r3, [r7, #20]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	617b      	str	r3, [r7, #20]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	617b      	str	r3, [r7, #20]
 8006060:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006072:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006076:	4618      	mov	r0, r3
 8006078:	3730      	adds	r7, #48	; 0x30
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b084      	sub	sp, #16
 8006082:	af00      	add	r7, sp, #0
 8006084:	60f8      	str	r0, [r7, #12]
 8006086:	60b9      	str	r1, [r7, #8]
 8006088:	603b      	str	r3, [r7, #0]
 800608a:	4613      	mov	r3, r2
 800608c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800608e:	e04c      	b.n	800612a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006096:	d048      	beq.n	800612a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006098:	f7fb f838 	bl	800110c <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	1ad2      	subs	r2, r2, r3
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d202      	bcs.n	80060ae <SPI_WaitFlagStateUntilTimeout+0x30>
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d13d      	bne.n	800612a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	6812      	ldr	r2, [r2, #0]
 80060b6:	6852      	ldr	r2, [r2, #4]
 80060b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060c6:	d111      	bne.n	80060ec <SPI_WaitFlagStateUntilTimeout+0x6e>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060d0:	d004      	beq.n	80060dc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060da:	d107      	bne.n	80060ec <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	6812      	ldr	r2, [r2, #0]
 80060e4:	6812      	ldr	r2, [r2, #0]
 80060e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060f4:	d10f      	bne.n	8006116 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	6812      	ldr	r2, [r2, #0]
 80060fe:	6812      	ldr	r2, [r2, #0]
 8006100:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	6812      	ldr	r2, [r2, #0]
 800610e:	6812      	ldr	r2, [r2, #0]
 8006110:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006114:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e00f      	b.n	800614a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689a      	ldr	r2, [r3, #8]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	401a      	ands	r2, r3
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	429a      	cmp	r2, r3
 8006138:	bf0c      	ite	eq
 800613a:	2301      	moveq	r3, #1
 800613c:	2300      	movne	r3, #0
 800613e:	b2db      	uxtb	r3, r3
 8006140:	461a      	mov	r2, r3
 8006142:	79fb      	ldrb	r3, [r7, #7]
 8006144:	429a      	cmp	r2, r3
 8006146:	d1a3      	bne.n	8006090 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}

08006152 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b086      	sub	sp, #24
 8006156:	af02      	add	r7, sp, #8
 8006158:	60f8      	str	r0, [r7, #12]
 800615a:	60b9      	str	r1, [r7, #8]
 800615c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006166:	d111      	bne.n	800618c <SPI_EndRxTransaction+0x3a>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006170:	d004      	beq.n	800617c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800617a:	d107      	bne.n	800618c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	6812      	ldr	r2, [r2, #0]
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800618a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006194:	d12a      	bne.n	80061ec <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800619e:	d012      	beq.n	80061c6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	2200      	movs	r2, #0
 80061a8:	2180      	movs	r1, #128	; 0x80
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f7ff ff67 	bl	800607e <SPI_WaitFlagStateUntilTimeout>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d02d      	beq.n	8006212 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ba:	f043 0220 	orr.w	r2, r3, #32
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e026      	b.n	8006214 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	2200      	movs	r2, #0
 80061ce:	2101      	movs	r1, #1
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f7ff ff54 	bl	800607e <SPI_WaitFlagStateUntilTimeout>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d01a      	beq.n	8006212 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e0:	f043 0220 	orr.w	r2, r3, #32
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e013      	b.n	8006214 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	2200      	movs	r2, #0
 80061f4:	2101      	movs	r1, #1
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f7ff ff41 	bl	800607e <SPI_WaitFlagStateUntilTimeout>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d007      	beq.n	8006212 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006206:	f043 0220 	orr.w	r2, r3, #32
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e000      	b.n	8006214 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006212:	2300      	movs	r3, #0
}
 8006214:	4618      	mov	r0, r3
 8006216:	3710      	adds	r7, #16
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b088      	sub	sp, #32
 8006220:	af02      	add	r7, sp, #8
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006228:	4b1b      	ldr	r3, [pc, #108]	; (8006298 <SPI_EndRxTxTransaction+0x7c>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a1b      	ldr	r2, [pc, #108]	; (800629c <SPI_EndRxTxTransaction+0x80>)
 800622e:	fba2 2303 	umull	r2, r3, r2, r3
 8006232:	0d5b      	lsrs	r3, r3, #21
 8006234:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006238:	fb02 f303 	mul.w	r3, r2, r3
 800623c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006246:	d112      	bne.n	800626e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	2200      	movs	r2, #0
 8006250:	2180      	movs	r1, #128	; 0x80
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f7ff ff13 	bl	800607e <SPI_WaitFlagStateUntilTimeout>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d016      	beq.n	800628c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006262:	f043 0220 	orr.w	r2, r3, #32
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	e00f      	b.n	800628e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00a      	beq.n	800628a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	3b01      	subs	r3, #1
 8006278:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006284:	2b80      	cmp	r3, #128	; 0x80
 8006286:	d0f2      	beq.n	800626e <SPI_EndRxTxTransaction+0x52>
 8006288:	e000      	b.n	800628c <SPI_EndRxTxTransaction+0x70>
        break;
 800628a:	bf00      	nop
  }

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3718      	adds	r7, #24
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	2000001c 	.word	0x2000001c
 800629c:	165e9f81 	.word	0x165e9f81

080062a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b082      	sub	sp, #8
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e01d      	b.n	80062ee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d106      	bne.n	80062cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f007 fbc0 	bl	800da4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	3304      	adds	r3, #4
 80062dc:	4619      	mov	r1, r3
 80062de:	4610      	mov	r0, r2
 80062e0:	f000 f8e4 	bl	80064ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b085      	sub	sp, #20
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2202      	movs	r2, #2
 8006302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	f003 0307 	and.w	r3, r3, #7
 8006310:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2b06      	cmp	r3, #6
 8006316:	d007      	beq.n	8006328 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	6812      	ldr	r2, [r2, #0]
 8006320:	6812      	ldr	r2, [r2, #0]
 8006322:	f042 0201 	orr.w	r2, r2, #1
 8006326:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3714      	adds	r7, #20
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr

0800633e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800633e:	b580      	push	{r7, lr}
 8006340:	b084      	sub	sp, #16
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
 8006346:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800634e:	2b01      	cmp	r3, #1
 8006350:	d101      	bne.n	8006356 <HAL_TIM_ConfigClockSource+0x18>
 8006352:	2302      	movs	r3, #2
 8006354:	e0a6      	b.n	80064a4 <HAL_TIM_ConfigClockSource+0x166>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2202      	movs	r2, #2
 8006362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006374:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800637c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2b40      	cmp	r3, #64	; 0x40
 800638c:	d067      	beq.n	800645e <HAL_TIM_ConfigClockSource+0x120>
 800638e:	2b40      	cmp	r3, #64	; 0x40
 8006390:	d80b      	bhi.n	80063aa <HAL_TIM_ConfigClockSource+0x6c>
 8006392:	2b10      	cmp	r3, #16
 8006394:	d073      	beq.n	800647e <HAL_TIM_ConfigClockSource+0x140>
 8006396:	2b10      	cmp	r3, #16
 8006398:	d802      	bhi.n	80063a0 <HAL_TIM_ConfigClockSource+0x62>
 800639a:	2b00      	cmp	r3, #0
 800639c:	d06f      	beq.n	800647e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800639e:	e078      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80063a0:	2b20      	cmp	r3, #32
 80063a2:	d06c      	beq.n	800647e <HAL_TIM_ConfigClockSource+0x140>
 80063a4:	2b30      	cmp	r3, #48	; 0x30
 80063a6:	d06a      	beq.n	800647e <HAL_TIM_ConfigClockSource+0x140>
      break;
 80063a8:	e073      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80063aa:	2b70      	cmp	r3, #112	; 0x70
 80063ac:	d00d      	beq.n	80063ca <HAL_TIM_ConfigClockSource+0x8c>
 80063ae:	2b70      	cmp	r3, #112	; 0x70
 80063b0:	d804      	bhi.n	80063bc <HAL_TIM_ConfigClockSource+0x7e>
 80063b2:	2b50      	cmp	r3, #80	; 0x50
 80063b4:	d033      	beq.n	800641e <HAL_TIM_ConfigClockSource+0xe0>
 80063b6:	2b60      	cmp	r3, #96	; 0x60
 80063b8:	d041      	beq.n	800643e <HAL_TIM_ConfigClockSource+0x100>
      break;
 80063ba:	e06a      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80063bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063c0:	d066      	beq.n	8006490 <HAL_TIM_ConfigClockSource+0x152>
 80063c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063c6:	d017      	beq.n	80063f8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80063c8:	e063      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6818      	ldr	r0, [r3, #0]
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	6899      	ldr	r1, [r3, #8]
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	f000 f981 	bl	80066e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	609a      	str	r2, [r3, #8]
      break;
 80063f6:	e04c      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6818      	ldr	r0, [r3, #0]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	6899      	ldr	r1, [r3, #8]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	f000 f96a 	bl	80066e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	6812      	ldr	r2, [r2, #0]
 8006414:	6892      	ldr	r2, [r2, #8]
 8006416:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800641a:	609a      	str	r2, [r3, #8]
      break;
 800641c:	e039      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6818      	ldr	r0, [r3, #0]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	6859      	ldr	r1, [r3, #4]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	461a      	mov	r2, r3
 800642c:	f000 f8de 	bl	80065ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2150      	movs	r1, #80	; 0x50
 8006436:	4618      	mov	r0, r3
 8006438:	f000 f937 	bl	80066aa <TIM_ITRx_SetConfig>
      break;
 800643c:	e029      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6818      	ldr	r0, [r3, #0]
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	6859      	ldr	r1, [r3, #4]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	461a      	mov	r2, r3
 800644c:	f000 f8fd 	bl	800664a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2160      	movs	r1, #96	; 0x60
 8006456:	4618      	mov	r0, r3
 8006458:	f000 f927 	bl	80066aa <TIM_ITRx_SetConfig>
      break;
 800645c:	e019      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6818      	ldr	r0, [r3, #0]
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	6859      	ldr	r1, [r3, #4]
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	461a      	mov	r2, r3
 800646c:	f000 f8be 	bl	80065ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2140      	movs	r1, #64	; 0x40
 8006476:	4618      	mov	r0, r3
 8006478:	f000 f917 	bl	80066aa <TIM_ITRx_SetConfig>
      break;
 800647c:	e009      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4619      	mov	r1, r3
 8006488:	4610      	mov	r0, r2
 800648a:	f000 f90e 	bl	80066aa <TIM_ITRx_SetConfig>
      break;
 800648e:	e000      	b.n	8006492 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006490:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3710      	adds	r7, #16
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a40      	ldr	r2, [pc, #256]	; (80065c0 <TIM_Base_SetConfig+0x114>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d013      	beq.n	80064ec <TIM_Base_SetConfig+0x40>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ca:	d00f      	beq.n	80064ec <TIM_Base_SetConfig+0x40>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a3d      	ldr	r2, [pc, #244]	; (80065c4 <TIM_Base_SetConfig+0x118>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d00b      	beq.n	80064ec <TIM_Base_SetConfig+0x40>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a3c      	ldr	r2, [pc, #240]	; (80065c8 <TIM_Base_SetConfig+0x11c>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d007      	beq.n	80064ec <TIM_Base_SetConfig+0x40>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a3b      	ldr	r2, [pc, #236]	; (80065cc <TIM_Base_SetConfig+0x120>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d003      	beq.n	80064ec <TIM_Base_SetConfig+0x40>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a3a      	ldr	r2, [pc, #232]	; (80065d0 <TIM_Base_SetConfig+0x124>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d108      	bne.n	80064fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a2f      	ldr	r2, [pc, #188]	; (80065c0 <TIM_Base_SetConfig+0x114>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d02b      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800650c:	d027      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a2c      	ldr	r2, [pc, #176]	; (80065c4 <TIM_Base_SetConfig+0x118>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d023      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a2b      	ldr	r2, [pc, #172]	; (80065c8 <TIM_Base_SetConfig+0x11c>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d01f      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a2a      	ldr	r2, [pc, #168]	; (80065cc <TIM_Base_SetConfig+0x120>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d01b      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a29      	ldr	r2, [pc, #164]	; (80065d0 <TIM_Base_SetConfig+0x124>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d017      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a28      	ldr	r2, [pc, #160]	; (80065d4 <TIM_Base_SetConfig+0x128>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d013      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a27      	ldr	r2, [pc, #156]	; (80065d8 <TIM_Base_SetConfig+0x12c>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d00f      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a26      	ldr	r2, [pc, #152]	; (80065dc <TIM_Base_SetConfig+0x130>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d00b      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a25      	ldr	r2, [pc, #148]	; (80065e0 <TIM_Base_SetConfig+0x134>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d007      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a24      	ldr	r2, [pc, #144]	; (80065e4 <TIM_Base_SetConfig+0x138>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d003      	beq.n	800655e <TIM_Base_SetConfig+0xb2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a23      	ldr	r2, [pc, #140]	; (80065e8 <TIM_Base_SetConfig+0x13c>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d108      	bne.n	8006570 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	4313      	orrs	r3, r2
 800656e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	4313      	orrs	r3, r2
 800657c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	689a      	ldr	r2, [r3, #8]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a0a      	ldr	r2, [pc, #40]	; (80065c0 <TIM_Base_SetConfig+0x114>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d003      	beq.n	80065a4 <TIM_Base_SetConfig+0xf8>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a0c      	ldr	r2, [pc, #48]	; (80065d0 <TIM_Base_SetConfig+0x124>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d103      	bne.n	80065ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	691a      	ldr	r2, [r3, #16]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	615a      	str	r2, [r3, #20]
}
 80065b2:	bf00      	nop
 80065b4:	3714      	adds	r7, #20
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	40010000 	.word	0x40010000
 80065c4:	40000400 	.word	0x40000400
 80065c8:	40000800 	.word	0x40000800
 80065cc:	40000c00 	.word	0x40000c00
 80065d0:	40010400 	.word	0x40010400
 80065d4:	40014000 	.word	0x40014000
 80065d8:	40014400 	.word	0x40014400
 80065dc:	40014800 	.word	0x40014800
 80065e0:	40001800 	.word	0x40001800
 80065e4:	40001c00 	.word	0x40001c00
 80065e8:	40002000 	.word	0x40002000

080065ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b087      	sub	sp, #28
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6a1b      	ldr	r3, [r3, #32]
 80065fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6a1b      	ldr	r3, [r3, #32]
 8006602:	f023 0201 	bic.w	r2, r3, #1
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	011b      	lsls	r3, r3, #4
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	4313      	orrs	r3, r2
 8006620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	f023 030a 	bic.w	r3, r3, #10
 8006628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	4313      	orrs	r3, r2
 8006630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	693a      	ldr	r2, [r7, #16]
 8006636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	621a      	str	r2, [r3, #32]
}
 800663e:	bf00      	nop
 8006640:	371c      	adds	r7, #28
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr

0800664a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800664a:	b480      	push	{r7}
 800664c:	b087      	sub	sp, #28
 800664e:	af00      	add	r7, sp, #0
 8006650:	60f8      	str	r0, [r7, #12]
 8006652:	60b9      	str	r1, [r7, #8]
 8006654:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	f023 0210 	bic.w	r2, r3, #16
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	699b      	ldr	r3, [r3, #24]
 8006666:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6a1b      	ldr	r3, [r3, #32]
 800666c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006674:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	031b      	lsls	r3, r3, #12
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	4313      	orrs	r3, r2
 800667e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006686:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	4313      	orrs	r3, r2
 8006690:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	621a      	str	r2, [r3, #32]
}
 800669e:	bf00      	nop
 80066a0:	371c      	adds	r7, #28
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b085      	sub	sp, #20
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
 80066b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066c2:	683a      	ldr	r2, [r7, #0]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	f043 0307 	orr.w	r3, r3, #7
 80066cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	609a      	str	r2, [r3, #8]
}
 80066d4:	bf00      	nop
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b087      	sub	sp, #28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
 80066ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	021a      	lsls	r2, r3, #8
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	431a      	orrs	r2, r3
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	4313      	orrs	r3, r2
 8006708:	697a      	ldr	r2, [r7, #20]
 800670a:	4313      	orrs	r3, r2
 800670c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	609a      	str	r2, [r3, #8]
}
 8006714:	bf00      	nop
 8006716:	371c      	adds	r7, #28
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006730:	2b01      	cmp	r3, #1
 8006732:	d101      	bne.n	8006738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006734:	2302      	movs	r3, #2
 8006736:	e032      	b.n	800679e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800675e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	4313      	orrs	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006770:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	4313      	orrs	r3, r2
 800677a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b082      	sub	sp, #8
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d101      	bne.n	80067bc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e03f      	b.n	800683c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d106      	bne.n	80067d6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f007 f95b 	bl	800da8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2224      	movs	r2, #36	; 0x24
 80067da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6812      	ldr	r2, [r2, #0]
 80067e6:	68d2      	ldr	r2, [r2, #12]
 80067e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067ec:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f90a 	bl	8006a08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	6812      	ldr	r2, [r2, #0]
 80067fc:	6912      	ldr	r2, [r2, #16]
 80067fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006802:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	6812      	ldr	r2, [r2, #0]
 800680c:	6952      	ldr	r2, [r2, #20]
 800680e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006812:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	6812      	ldr	r2, [r2, #0]
 800681c:	68d2      	ldr	r2, [r2, #12]
 800681e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006822:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2220      	movs	r2, #32
 800682e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2220      	movs	r2, #32
 8006836:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	3708      	adds	r7, #8
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b088      	sub	sp, #32
 8006848:	af02      	add	r7, sp, #8
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	603b      	str	r3, [r7, #0]
 8006850:	4613      	mov	r3, r2
 8006852:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006854:	2300      	movs	r3, #0
 8006856:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800685e:	b2db      	uxtb	r3, r3
 8006860:	2b20      	cmp	r3, #32
 8006862:	f040 8082 	bne.w	800696a <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d002      	beq.n	8006872 <HAL_UART_Transmit+0x2e>
 800686c:	88fb      	ldrh	r3, [r7, #6]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e07a      	b.n	800696c <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800687c:	2b01      	cmp	r3, #1
 800687e:	d101      	bne.n	8006884 <HAL_UART_Transmit+0x40>
 8006880:	2302      	movs	r3, #2
 8006882:	e073      	b.n	800696c <HAL_UART_Transmit+0x128>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2221      	movs	r2, #33	; 0x21
 8006896:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800689a:	f7fa fc37 	bl	800110c <HAL_GetTick>
 800689e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	88fa      	ldrh	r2, [r7, #6]
 80068a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	88fa      	ldrh	r2, [r7, #6]
 80068aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80068ac:	e041      	b.n	8006932 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	3b01      	subs	r3, #1
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068c4:	d121      	bne.n	800690a <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	2200      	movs	r2, #0
 80068ce:	2180      	movs	r1, #128	; 0x80
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f000 f84f 	bl	8006974 <UART_WaitOnFlagUntilTimeout>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e045      	b.n	800696c <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	8812      	ldrh	r2, [r2, #0]
 80068ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068f0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d103      	bne.n	8006902 <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	3302      	adds	r3, #2
 80068fe:	60bb      	str	r3, [r7, #8]
 8006900:	e017      	b.n	8006932 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	3301      	adds	r3, #1
 8006906:	60bb      	str	r3, [r7, #8]
 8006908:	e013      	b.n	8006932 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	9300      	str	r3, [sp, #0]
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	2200      	movs	r2, #0
 8006912:	2180      	movs	r1, #128	; 0x80
 8006914:	68f8      	ldr	r0, [r7, #12]
 8006916:	f000 f82d 	bl	8006974 <UART_WaitOnFlagUntilTimeout>
 800691a:	4603      	mov	r3, r0
 800691c:	2b00      	cmp	r3, #0
 800691e:	d001      	beq.n	8006924 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8006920:	2303      	movs	r3, #3
 8006922:	e023      	b.n	800696c <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	1c59      	adds	r1, r3, #1
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006936:	b29b      	uxth	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1b8      	bne.n	80068ae <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	9300      	str	r3, [sp, #0]
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	2200      	movs	r2, #0
 8006944:	2140      	movs	r1, #64	; 0x40
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	f000 f814 	bl	8006974 <UART_WaitOnFlagUntilTimeout>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d001      	beq.n	8006956 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e00a      	b.n	800696c <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2220      	movs	r2, #32
 800695a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8006966:	2300      	movs	r3, #0
 8006968:	e000      	b.n	800696c <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800696a:	2302      	movs	r3, #2
  }
}
 800696c:	4618      	mov	r0, r3
 800696e:	3718      	adds	r7, #24
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	603b      	str	r3, [r7, #0]
 8006980:	4613      	mov	r3, r2
 8006982:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006984:	e02c      	b.n	80069e0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698c:	d028      	beq.n	80069e0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d007      	beq.n	80069a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006994:	f7fa fbba 	bl	800110c <HAL_GetTick>
 8006998:	4602      	mov	r2, r0
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	1ad2      	subs	r2, r2, r3
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d91d      	bls.n	80069e0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	6812      	ldr	r2, [r2, #0]
 80069ac:	68d2      	ldr	r2, [r2, #12]
 80069ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80069b2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	6812      	ldr	r2, [r2, #0]
 80069bc:	6952      	ldr	r2, [r2, #20]
 80069be:	f022 0201 	bic.w	r2, r2, #1
 80069c2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2220      	movs	r2, #32
 80069c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2220      	movs	r2, #32
 80069d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e00f      	b.n	8006a00 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	401a      	ands	r2, r3
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	bf0c      	ite	eq
 80069f0:	2301      	moveq	r3, #1
 80069f2:	2300      	movne	r3, #0
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	461a      	mov	r2, r3
 80069f8:	79fb      	ldrb	r3, [r7, #7]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d0c3      	beq.n	8006986 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3710      	adds	r7, #16
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	6812      	ldr	r2, [r2, #0]
 8006a18:	6912      	ldr	r2, [r2, #16]
 8006a1a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	68d2      	ldr	r2, [r2, #12]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	431a      	orrs	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69db      	ldr	r3, [r3, #28]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006a4c:	f023 030c 	bic.w	r3, r3, #12
 8006a50:	68f9      	ldr	r1, [r7, #12]
 8006a52:	430b      	orrs	r3, r1
 8006a54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6812      	ldr	r2, [r2, #0]
 8006a5e:	6952      	ldr	r2, [r2, #20]
 8006a60:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	6992      	ldr	r2, [r2, #24]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a74:	f040 80e4 	bne.w	8006c40 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4aab      	ldr	r2, [pc, #684]	; (8006d2c <UART_SetConfig+0x324>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d004      	beq.n	8006a8c <UART_SetConfig+0x84>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4aaa      	ldr	r2, [pc, #680]	; (8006d30 <UART_SetConfig+0x328>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d16c      	bne.n	8006b66 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681c      	ldr	r4, [r3, #0]
 8006a90:	f7fc fb24 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006a94:	4602      	mov	r2, r0
 8006a96:	4613      	mov	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	009a      	lsls	r2, r3, #2
 8006a9e:	441a      	add	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	005b      	lsls	r3, r3, #1
 8006aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aaa:	4aa2      	ldr	r2, [pc, #648]	; (8006d34 <UART_SetConfig+0x32c>)
 8006aac:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab0:	095b      	lsrs	r3, r3, #5
 8006ab2:	011d      	lsls	r5, r3, #4
 8006ab4:	f7fc fb12 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	4613      	mov	r3, r2
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	4413      	add	r3, r2
 8006ac0:	009a      	lsls	r2, r3, #2
 8006ac2:	441a      	add	r2, r3
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	005b      	lsls	r3, r3, #1
 8006aca:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ace:	f7fc fb05 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	4413      	add	r3, r2
 8006ada:	009a      	lsls	r2, r3, #2
 8006adc:	441a      	add	r2, r3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	005b      	lsls	r3, r3, #1
 8006ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ae8:	4a92      	ldr	r2, [pc, #584]	; (8006d34 <UART_SetConfig+0x32c>)
 8006aea:	fba2 2303 	umull	r2, r3, r2, r3
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	2264      	movs	r2, #100	; 0x64
 8006af2:	fb02 f303 	mul.w	r3, r2, r3
 8006af6:	1af3      	subs	r3, r6, r3
 8006af8:	00db      	lsls	r3, r3, #3
 8006afa:	3332      	adds	r3, #50	; 0x32
 8006afc:	4a8d      	ldr	r2, [pc, #564]	; (8006d34 <UART_SetConfig+0x32c>)
 8006afe:	fba2 2303 	umull	r2, r3, r2, r3
 8006b02:	095b      	lsrs	r3, r3, #5
 8006b04:	005b      	lsls	r3, r3, #1
 8006b06:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b0a:	441d      	add	r5, r3
 8006b0c:	f7fc fae6 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006b10:	4602      	mov	r2, r0
 8006b12:	4613      	mov	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	4413      	add	r3, r2
 8006b18:	009a      	lsls	r2, r3, #2
 8006b1a:	441a      	add	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b26:	f7fc fad9 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	009b      	lsls	r3, r3, #2
 8006b30:	4413      	add	r3, r2
 8006b32:	009a      	lsls	r2, r3, #2
 8006b34:	441a      	add	r2, r3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	005b      	lsls	r3, r3, #1
 8006b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b40:	4a7c      	ldr	r2, [pc, #496]	; (8006d34 <UART_SetConfig+0x32c>)
 8006b42:	fba2 2303 	umull	r2, r3, r2, r3
 8006b46:	095b      	lsrs	r3, r3, #5
 8006b48:	2264      	movs	r2, #100	; 0x64
 8006b4a:	fb02 f303 	mul.w	r3, r2, r3
 8006b4e:	1af3      	subs	r3, r6, r3
 8006b50:	00db      	lsls	r3, r3, #3
 8006b52:	3332      	adds	r3, #50	; 0x32
 8006b54:	4a77      	ldr	r2, [pc, #476]	; (8006d34 <UART_SetConfig+0x32c>)
 8006b56:	fba2 2303 	umull	r2, r3, r2, r3
 8006b5a:	095b      	lsrs	r3, r3, #5
 8006b5c:	f003 0307 	and.w	r3, r3, #7
 8006b60:	442b      	add	r3, r5
 8006b62:	60a3      	str	r3, [r4, #8]
 8006b64:	e154      	b.n	8006e10 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681c      	ldr	r4, [r3, #0]
 8006b6a:	f7fc faa3 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	009a      	lsls	r2, r3, #2
 8006b78:	441a      	add	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	005b      	lsls	r3, r3, #1
 8006b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b84:	4a6b      	ldr	r2, [pc, #428]	; (8006d34 <UART_SetConfig+0x32c>)
 8006b86:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8a:	095b      	lsrs	r3, r3, #5
 8006b8c:	011d      	lsls	r5, r3, #4
 8006b8e:	f7fc fa91 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006b92:	4602      	mov	r2, r0
 8006b94:	4613      	mov	r3, r2
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4413      	add	r3, r2
 8006b9a:	009a      	lsls	r2, r3, #2
 8006b9c:	441a      	add	r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	005b      	lsls	r3, r3, #1
 8006ba4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ba8:	f7fc fa84 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006bac:	4602      	mov	r2, r0
 8006bae:	4613      	mov	r3, r2
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	4413      	add	r3, r2
 8006bb4:	009a      	lsls	r2, r3, #2
 8006bb6:	441a      	add	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	005b      	lsls	r3, r3, #1
 8006bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bc2:	4a5c      	ldr	r2, [pc, #368]	; (8006d34 <UART_SetConfig+0x32c>)
 8006bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc8:	095b      	lsrs	r3, r3, #5
 8006bca:	2264      	movs	r2, #100	; 0x64
 8006bcc:	fb02 f303 	mul.w	r3, r2, r3
 8006bd0:	1af3      	subs	r3, r6, r3
 8006bd2:	00db      	lsls	r3, r3, #3
 8006bd4:	3332      	adds	r3, #50	; 0x32
 8006bd6:	4a57      	ldr	r2, [pc, #348]	; (8006d34 <UART_SetConfig+0x32c>)
 8006bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bdc:	095b      	lsrs	r3, r3, #5
 8006bde:	005b      	lsls	r3, r3, #1
 8006be0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006be4:	441d      	add	r5, r3
 8006be6:	f7fc fa65 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006bea:	4602      	mov	r2, r0
 8006bec:	4613      	mov	r3, r2
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	009a      	lsls	r2, r3, #2
 8006bf4:	441a      	add	r2, r3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c00:	f7fc fa58 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006c04:	4602      	mov	r2, r0
 8006c06:	4613      	mov	r3, r2
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009a      	lsls	r2, r3, #2
 8006c0e:	441a      	add	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c1a:	4a46      	ldr	r2, [pc, #280]	; (8006d34 <UART_SetConfig+0x32c>)
 8006c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c20:	095b      	lsrs	r3, r3, #5
 8006c22:	2264      	movs	r2, #100	; 0x64
 8006c24:	fb02 f303 	mul.w	r3, r2, r3
 8006c28:	1af3      	subs	r3, r6, r3
 8006c2a:	00db      	lsls	r3, r3, #3
 8006c2c:	3332      	adds	r3, #50	; 0x32
 8006c2e:	4a41      	ldr	r2, [pc, #260]	; (8006d34 <UART_SetConfig+0x32c>)
 8006c30:	fba2 2303 	umull	r2, r3, r2, r3
 8006c34:	095b      	lsrs	r3, r3, #5
 8006c36:	f003 0307 	and.w	r3, r3, #7
 8006c3a:	442b      	add	r3, r5
 8006c3c:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8006c3e:	e0e7      	b.n	8006e10 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a39      	ldr	r2, [pc, #228]	; (8006d2c <UART_SetConfig+0x324>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d004      	beq.n	8006c54 <UART_SetConfig+0x24c>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a38      	ldr	r2, [pc, #224]	; (8006d30 <UART_SetConfig+0x328>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d171      	bne.n	8006d38 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681c      	ldr	r4, [r3, #0]
 8006c58:	f7fc fa40 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	4613      	mov	r3, r2
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4413      	add	r3, r2
 8006c64:	009a      	lsls	r2, r3, #2
 8006c66:	441a      	add	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c72:	4a30      	ldr	r2, [pc, #192]	; (8006d34 <UART_SetConfig+0x32c>)
 8006c74:	fba2 2303 	umull	r2, r3, r2, r3
 8006c78:	095b      	lsrs	r3, r3, #5
 8006c7a:	011d      	lsls	r5, r3, #4
 8006c7c:	f7fc fa2e 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006c80:	4602      	mov	r2, r0
 8006c82:	4613      	mov	r3, r2
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	4413      	add	r3, r2
 8006c88:	009a      	lsls	r2, r3, #2
 8006c8a:	441a      	add	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c96:	f7fc fa21 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4413      	add	r3, r2
 8006ca2:	009a      	lsls	r2, r3, #2
 8006ca4:	441a      	add	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb0:	4a20      	ldr	r2, [pc, #128]	; (8006d34 <UART_SetConfig+0x32c>)
 8006cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb6:	095b      	lsrs	r3, r3, #5
 8006cb8:	2264      	movs	r2, #100	; 0x64
 8006cba:	fb02 f303 	mul.w	r3, r2, r3
 8006cbe:	1af3      	subs	r3, r6, r3
 8006cc0:	011b      	lsls	r3, r3, #4
 8006cc2:	3332      	adds	r3, #50	; 0x32
 8006cc4:	4a1b      	ldr	r2, [pc, #108]	; (8006d34 <UART_SetConfig+0x32c>)
 8006cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cca:	095b      	lsrs	r3, r3, #5
 8006ccc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006cd0:	441d      	add	r5, r3
 8006cd2:	f7fc fa03 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	4613      	mov	r3, r2
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4413      	add	r3, r2
 8006cde:	009a      	lsls	r2, r3, #2
 8006ce0:	441a      	add	r2, r3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cec:	f7fc f9f6 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4413      	add	r3, r2
 8006cf8:	009a      	lsls	r2, r3, #2
 8006cfa:	441a      	add	r2, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d06:	4a0b      	ldr	r2, [pc, #44]	; (8006d34 <UART_SetConfig+0x32c>)
 8006d08:	fba2 2303 	umull	r2, r3, r2, r3
 8006d0c:	095b      	lsrs	r3, r3, #5
 8006d0e:	2264      	movs	r2, #100	; 0x64
 8006d10:	fb02 f303 	mul.w	r3, r2, r3
 8006d14:	1af3      	subs	r3, r6, r3
 8006d16:	011b      	lsls	r3, r3, #4
 8006d18:	3332      	adds	r3, #50	; 0x32
 8006d1a:	4a06      	ldr	r2, [pc, #24]	; (8006d34 <UART_SetConfig+0x32c>)
 8006d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d20:	095b      	lsrs	r3, r3, #5
 8006d22:	f003 030f 	and.w	r3, r3, #15
 8006d26:	442b      	add	r3, r5
 8006d28:	60a3      	str	r3, [r4, #8]
 8006d2a:	e071      	b.n	8006e10 <UART_SetConfig+0x408>
 8006d2c:	40011000 	.word	0x40011000
 8006d30:	40011400 	.word	0x40011400
 8006d34:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681c      	ldr	r4, [r3, #0]
 8006d3c:	f7fc f9ba 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006d40:	4602      	mov	r2, r0
 8006d42:	4613      	mov	r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4413      	add	r3, r2
 8006d48:	009a      	lsls	r2, r3, #2
 8006d4a:	441a      	add	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	009b      	lsls	r3, r3, #2
 8006d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d56:	4a30      	ldr	r2, [pc, #192]	; (8006e18 <UART_SetConfig+0x410>)
 8006d58:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5c:	095b      	lsrs	r3, r3, #5
 8006d5e:	011d      	lsls	r5, r3, #4
 8006d60:	f7fc f9a8 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006d64:	4602      	mov	r2, r0
 8006d66:	4613      	mov	r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	4413      	add	r3, r2
 8006d6c:	009a      	lsls	r2, r3, #2
 8006d6e:	441a      	add	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d7a:	f7fc f99b 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	4613      	mov	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	4413      	add	r3, r2
 8006d86:	009a      	lsls	r2, r3, #2
 8006d88:	441a      	add	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d94:	4a20      	ldr	r2, [pc, #128]	; (8006e18 <UART_SetConfig+0x410>)
 8006d96:	fba2 2303 	umull	r2, r3, r2, r3
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	2264      	movs	r2, #100	; 0x64
 8006d9e:	fb02 f303 	mul.w	r3, r2, r3
 8006da2:	1af3      	subs	r3, r6, r3
 8006da4:	011b      	lsls	r3, r3, #4
 8006da6:	3332      	adds	r3, #50	; 0x32
 8006da8:	4a1b      	ldr	r2, [pc, #108]	; (8006e18 <UART_SetConfig+0x410>)
 8006daa:	fba2 2303 	umull	r2, r3, r2, r3
 8006dae:	095b      	lsrs	r3, r3, #5
 8006db0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006db4:	441d      	add	r5, r3
 8006db6:	f7fc f97d 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4413      	add	r3, r2
 8006dc2:	009a      	lsls	r2, r3, #2
 8006dc4:	441a      	add	r2, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006dd0:	f7fc f970 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4413      	add	r3, r2
 8006ddc:	009a      	lsls	r2, r3, #2
 8006dde:	441a      	add	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dea:	4a0b      	ldr	r2, [pc, #44]	; (8006e18 <UART_SetConfig+0x410>)
 8006dec:	fba2 2303 	umull	r2, r3, r2, r3
 8006df0:	095b      	lsrs	r3, r3, #5
 8006df2:	2264      	movs	r2, #100	; 0x64
 8006df4:	fb02 f303 	mul.w	r3, r2, r3
 8006df8:	1af3      	subs	r3, r6, r3
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	3332      	adds	r3, #50	; 0x32
 8006dfe:	4a06      	ldr	r2, [pc, #24]	; (8006e18 <UART_SetConfig+0x410>)
 8006e00:	fba2 2303 	umull	r2, r3, r2, r3
 8006e04:	095b      	lsrs	r3, r3, #5
 8006e06:	f003 030f 	and.w	r3, r3, #15
 8006e0a:	442b      	add	r3, r5
 8006e0c:	60a3      	str	r3, [r4, #8]
}
 8006e0e:	e7ff      	b.n	8006e10 <UART_SetConfig+0x408>
 8006e10:	bf00      	nop
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e18:	51eb851f 	.word	0x51eb851f

08006e1c <SDIO_Init>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006e1c:	b084      	sub	sp, #16
 8006e1e:	b480      	push	{r7}
 8006e20:	b085      	sub	sp, #20
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
 8006e26:	f107 001c 	add.w	r0, r7, #28
 8006e2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006e32:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006e34:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006e36:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006e3a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8006e3e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8006e42:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006e46:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006e56:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3714      	adds	r7, #20
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	b004      	add	sp, #16
 8006e70:	4770      	bx	lr

08006e72 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <SDIO_WriteFIFO>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr

08006eae <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006eae:	b480      	push	{r7}
 8006eb0:	b083      	sub	sp, #12
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2203      	movs	r2, #3
 8006eba:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b083      	sub	sp, #12
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0303 	and.w	r3, r3, #3
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr

08006ee6 <SDIO_SendCommand>:
  * @param  Command pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b085      	sub	sp, #20
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
 8006eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006f04:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006f0a:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006f10:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	4313      	orrs	r3, r2
 8006f16:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006f20:	f023 030f 	bic.w	r3, r3, #15
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	431a      	orrs	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b083      	sub	sp, #12
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	b2db      	uxtb	r3, r3
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b085      	sub	sp, #20
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	3314      	adds	r3, #20
 8006f66:	461a      	mov	r2, r3
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
}  
 8006f72:	4618      	mov	r0, r3
 8006f74:	3714      	adds	r7, #20
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr

08006f7e <SDIO_ConfigData>:
  * @param  Data  pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006f7e:	b480      	push	{r7}
 8006f80:	b085      	sub	sp, #20
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
 8006f86:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006fa4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006faa:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006fb0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fbc:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0

}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b088      	sub	sp, #32
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
 8006fde:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006fe8:	2310      	movs	r3, #16
 8006fea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006fec:	2340      	movs	r3, #64	; 0x40
 8006fee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ff8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ffa:	f107 0308 	add.w	r3, r7, #8
 8006ffe:	4619      	mov	r1, r3
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f7ff ff70 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007006:	f241 3288 	movw	r2, #5000	; 0x1388
 800700a:	2110      	movs	r1, #16
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 fa63 	bl	80074d8 <SDMMC_GetCmdResp1>
 8007012:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007014:	69fb      	ldr	r3, [r7, #28]
}
 8007016:	4618      	mov	r0, r3
 8007018:	3720      	adds	r7, #32
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b088      	sub	sp, #32
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
 8007026:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007028:	2300      	movs	r3, #0
 800702a:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007030:	2311      	movs	r3, #17
 8007032:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007034:	2340      	movs	r3, #64	; 0x40
 8007036:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007038:	2300      	movs	r3, #0
 800703a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800703c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007040:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007042:	f107 0308 	add.w	r3, r7, #8
 8007046:	4619      	mov	r1, r3
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f7ff ff4c 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800704e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007052:	2111      	movs	r1, #17
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 fa3f 	bl	80074d8 <SDMMC_GetCmdResp1>
 800705a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800705c:	69fb      	ldr	r3, [r7, #28]
}
 800705e:	4618      	mov	r0, r3
 8007060:	3720      	adds	r7, #32
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007066:	b580      	push	{r7, lr}
 8007068:	b088      	sub	sp, #32
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007070:	2300      	movs	r3, #0
 8007072:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007078:	2312      	movs	r3, #18
 800707a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800707c:	2340      	movs	r3, #64	; 0x40
 800707e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007080:	2300      	movs	r3, #0
 8007082:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007088:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800708a:	f107 0308 	add.w	r3, r7, #8
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7ff ff28 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007096:	f241 3288 	movw	r2, #5000	; 0x1388
 800709a:	2112      	movs	r1, #18
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 fa1b 	bl	80074d8 <SDMMC_GetCmdResp1>
 80070a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070a4:	69fb      	ldr	r3, [r7, #28]
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3720      	adds	r7, #32
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}

080070ae <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b088      	sub	sp, #32
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
 80070b6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80070b8:	2300      	movs	r3, #0
 80070ba:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80070c0:	2318      	movs	r3, #24
 80070c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80070c4:	2340      	movs	r3, #64	; 0x40
 80070c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80070c8:	2300      	movs	r3, #0
 80070ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80070cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070d0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80070d2:	f107 0308 	add.w	r3, r7, #8
 80070d6:	4619      	mov	r1, r3
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7ff ff04 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80070de:	f241 3288 	movw	r2, #5000	; 0x1388
 80070e2:	2118      	movs	r1, #24
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 f9f7 	bl	80074d8 <SDMMC_GetCmdResp1>
 80070ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070ec:	69fb      	ldr	r3, [r7, #28]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3720      	adds	r7, #32
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b088      	sub	sp, #32
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
 80070fe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007100:	2300      	movs	r3, #0
 8007102:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007108:	2319      	movs	r3, #25
 800710a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800710c:	2340      	movs	r3, #64	; 0x40
 800710e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007110:	2300      	movs	r3, #0
 8007112:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007114:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007118:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800711a:	f107 0308 	add.w	r3, r7, #8
 800711e:	4619      	mov	r1, r3
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f7ff fee0 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007126:	f241 3288 	movw	r2, #5000	; 0x1388
 800712a:	2119      	movs	r1, #25
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 f9d3 	bl	80074d8 <SDMMC_GetCmdResp1>
 8007132:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007134:	69fb      	ldr	r3, [r7, #28]
}
 8007136:	4618      	mov	r0, r3
 8007138:	3720      	adds	r7, #32
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
	...

08007140 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b088      	sub	sp, #32
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007148:	2300      	movs	r3, #0
 800714a:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800714c:	2300      	movs	r3, #0
 800714e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007150:	230c      	movs	r3, #12
 8007152:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007154:	2340      	movs	r3, #64	; 0x40
 8007156:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007158:	2300      	movs	r3, #0
 800715a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800715c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007160:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007162:	f107 0308 	add.w	r3, r7, #8
 8007166:	4619      	mov	r1, r3
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f7ff febc 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 800716e:	4a05      	ldr	r2, [pc, #20]	; (8007184 <SDMMC_CmdStopTransfer+0x44>)
 8007170:	210c      	movs	r1, #12
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f9b0 	bl	80074d8 <SDMMC_GetCmdResp1>
 8007178:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800717a:	69fb      	ldr	r3, [r7, #28]
}
 800717c:	4618      	mov	r0, r3
 800717e:	3720      	adds	r7, #32
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	05f5e100 	.word	0x05f5e100

08007188 <SDMMC_CmdSelDesel>:
  * @param  SDIOx Pointer to SDIO register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08a      	sub	sp, #40	; 0x28
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007194:	2300      	movs	r3, #0
 8007196:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800719c:	2307      	movs	r3, #7
 800719e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80071a0:	2340      	movs	r3, #64	; 0x40
 80071a2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80071a4:	2300      	movs	r3, #0
 80071a6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80071a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071ac:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80071ae:	f107 0310 	add.w	r3, r7, #16
 80071b2:	4619      	mov	r1, r3
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f7ff fe96 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80071ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80071be:	2107      	movs	r1, #7
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f000 f989 	bl	80074d8 <SDMMC_GetCmdResp1>
 80071c6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80071c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3728      	adds	r7, #40	; 0x28
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b088      	sub	sp, #32
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80071da:	2300      	movs	r3, #0
 80071dc:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 80071de:	2300      	movs	r3, #0
 80071e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80071e2:	2300      	movs	r3, #0
 80071e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80071e6:	2300      	movs	r3, #0
 80071e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80071ea:	2300      	movs	r3, #0
 80071ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80071ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071f2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80071f4:	f107 0308 	add.w	r3, r7, #8
 80071f8:	4619      	mov	r1, r3
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f7ff fe73 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 f93f 	bl	8007484 <SDMMC_GetCmdError>
 8007206:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007208:	69fb      	ldr	r3, [r7, #28]
}
 800720a:	4618      	mov	r0, r3
 800720c:	3720      	adds	r7, #32
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b088      	sub	sp, #32
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800721a:	2300      	movs	r3, #0
 800721c:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800721e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007222:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007224:	2308      	movs	r3, #8
 8007226:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007228:	2340      	movs	r3, #64	; 0x40
 800722a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800722c:	2300      	movs	r3, #0
 800722e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007234:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007236:	f107 0308 	add.w	r3, r7, #8
 800723a:	4619      	mov	r1, r3
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f7ff fe52 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 fb10 	bl	8007868 <SDMMC_GetCmdResp7>
 8007248:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800724a:	69fb      	ldr	r3, [r7, #28]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3720      	adds	r7, #32
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b088      	sub	sp, #32
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800725e:	2300      	movs	r3, #0
 8007260:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007266:	2337      	movs	r3, #55	; 0x37
 8007268:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800726a:	2340      	movs	r3, #64	; 0x40
 800726c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800726e:	2300      	movs	r3, #0
 8007270:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007272:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007276:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007278:	f107 0308 	add.w	r3, r7, #8
 800727c:	4619      	mov	r1, r3
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f7ff fe31 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007284:	f241 3288 	movw	r2, #5000	; 0x1388
 8007288:	2137      	movs	r1, #55	; 0x37
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f924 	bl	80074d8 <SDMMC_GetCmdResp1>
 8007290:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007292:	69fb      	ldr	r3, [r7, #28]
}
 8007294:	4618      	mov	r0, r3
 8007296:	3720      	adds	r7, #32
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b088      	sub	sp, #32
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80072a6:	2300      	movs	r3, #0
 80072a8:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80072b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80072b6:	2329      	movs	r3, #41	; 0x29
 80072b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80072ba:	2340      	movs	r3, #64	; 0x40
 80072bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80072be:	2300      	movs	r3, #0
 80072c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80072c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072c6:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80072c8:	f107 0308 	add.w	r3, r7, #8
 80072cc:	4619      	mov	r1, r3
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f7ff fe09 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fa25 	bl	8007724 <SDMMC_GetCmdResp3>
 80072da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80072dc:	69fb      	ldr	r3, [r7, #28]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3720      	adds	r7, #32
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b088      	sub	sp, #32
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80072f0:	2300      	movs	r3, #0
 80072f2:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80072f8:	2306      	movs	r3, #6
 80072fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80072fc:	2340      	movs	r3, #64	; 0x40
 80072fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007300:	2300      	movs	r3, #0
 8007302:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007308:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800730a:	f107 0308 	add.w	r3, r7, #8
 800730e:	4619      	mov	r1, r3
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f7ff fde8 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007316:	f241 3288 	movw	r2, #5000	; 0x1388
 800731a:	2106      	movs	r1, #6
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 f8db 	bl	80074d8 <SDMMC_GetCmdResp1>
 8007322:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007324:	69fb      	ldr	r3, [r7, #28]
}
 8007326:	4618      	mov	r0, r3
 8007328:	3720      	adds	r7, #32
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}

0800732e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b088      	sub	sp, #32
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007336:	2300      	movs	r3, #0
 8007338:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800733a:	2300      	movs	r3, #0
 800733c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800733e:	2333      	movs	r3, #51	; 0x33
 8007340:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007342:	2340      	movs	r3, #64	; 0x40
 8007344:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007346:	2300      	movs	r3, #0
 8007348:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800734a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800734e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007350:	f107 0308 	add.w	r3, r7, #8
 8007354:	4619      	mov	r1, r3
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f7ff fdc5 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800735c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007360:	2133      	movs	r1, #51	; 0x33
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f8b8 	bl	80074d8 <SDMMC_GetCmdResp1>
 8007368:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800736a:	69fb      	ldr	r3, [r7, #28]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3720      	adds	r7, #32
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b088      	sub	sp, #32
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800737c:	2300      	movs	r3, #0
 800737e:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007380:	2300      	movs	r3, #0
 8007382:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007384:	2302      	movs	r3, #2
 8007386:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007388:	23c0      	movs	r3, #192	; 0xc0
 800738a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800738c:	2300      	movs	r3, #0
 800738e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007390:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007394:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007396:	f107 0308 	add.w	r3, r7, #8
 800739a:	4619      	mov	r1, r3
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7ff fda2 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f97e 	bl	80076a4 <SDMMC_GetCmdResp2>
 80073a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80073aa:	69fb      	ldr	r3, [r7, #28]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3720      	adds	r7, #32
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b088      	sub	sp, #32
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80073be:	2300      	movs	r3, #0
 80073c0:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80073c6:	2309      	movs	r3, #9
 80073c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80073ca:	23c0      	movs	r3, #192	; 0xc0
 80073cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80073ce:	2300      	movs	r3, #0
 80073d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80073d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073d6:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80073d8:	f107 0308 	add.w	r3, r7, #8
 80073dc:	4619      	mov	r1, r3
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7ff fd81 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 f95d 	bl	80076a4 <SDMMC_GetCmdResp2>
 80073ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80073ec:	69fb      	ldr	r3, [r7, #28]
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3720      	adds	r7, #32
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}

080073f6 <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80073f6:	b580      	push	{r7, lr}
 80073f8:	b088      	sub	sp, #32
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
 80073fe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007400:	2300      	movs	r3, #0
 8007402:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007404:	2300      	movs	r3, #0
 8007406:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007408:	2303      	movs	r3, #3
 800740a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800740c:	2340      	movs	r3, #64	; 0x40
 800740e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007410:	2300      	movs	r3, #0
 8007412:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007414:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007418:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800741a:	f107 0308 	add.w	r3, r7, #8
 800741e:	4619      	mov	r1, r3
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f7ff fd60 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007426:	683a      	ldr	r2, [r7, #0]
 8007428:	2103      	movs	r1, #3
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f9ae 	bl	800778c <SDMMC_GetCmdResp6>
 8007430:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007432:	69fb      	ldr	r3, [r7, #28]
}
 8007434:	4618      	mov	r0, r3
 8007436:	3720      	adds	r7, #32
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b088      	sub	sp, #32
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007446:	2300      	movs	r3, #0
 8007448:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800744e:	230d      	movs	r3, #13
 8007450:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007452:	2340      	movs	r3, #64	; 0x40
 8007454:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007456:	2300      	movs	r3, #0
 8007458:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800745a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800745e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007460:	f107 0308 	add.w	r3, r7, #8
 8007464:	4619      	mov	r1, r3
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7ff fd3d 	bl	8006ee6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800746c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007470:	210d      	movs	r1, #13
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 f830 	bl	80074d8 <SDMMC_GetCmdResp1>
 8007478:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800747a:	69fb      	ldr	r3, [r7, #28]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3720      	adds	r7, #32
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007484:	b490      	push	{r4, r7}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800748c:	4b10      	ldr	r3, [pc, #64]	; (80074d0 <SDMMC_GetCmdError+0x4c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a10      	ldr	r2, [pc, #64]	; (80074d4 <SDMMC_GetCmdError+0x50>)
 8007492:	fba2 2303 	umull	r2, r3, r2, r3
 8007496:	0a5b      	lsrs	r3, r3, #9
 8007498:	f241 3288 	movw	r2, #5000	; 0x1388
 800749c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80074a0:	4623      	mov	r3, r4
 80074a2:	1e5c      	subs	r4, r3, #1
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d102      	bne.n	80074ae <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80074a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80074ac:	e00a      	b.n	80074c4 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d0f2      	beq.n	80074a0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80074c0:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3708      	adds	r7, #8
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bc90      	pop	{r4, r7}
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	2000001c 	.word	0x2000001c
 80074d4:	10624dd3 	.word	0x10624dd3

080074d8 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80074d8:	b590      	push	{r4, r7, lr}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	460b      	mov	r3, r1
 80074e2:	607a      	str	r2, [r7, #4]
 80074e4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80074e6:	4b6c      	ldr	r3, [pc, #432]	; (8007698 <SDMMC_GetCmdResp1+0x1c0>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a6c      	ldr	r2, [pc, #432]	; (800769c <SDMMC_GetCmdResp1+0x1c4>)
 80074ec:	fba2 2303 	umull	r2, r3, r2, r3
 80074f0:	0a5b      	lsrs	r3, r3, #9
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80074f8:	4623      	mov	r3, r4
 80074fa:	1e5c      	subs	r4, r3, #1
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d102      	bne.n	8007506 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007500:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007504:	e0c3      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800750a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800750e:	2b00      	cmp	r3, #0
 8007510:	d0f2      	beq.n	80074f8 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007516:	f003 0304 	and.w	r3, r3, #4
 800751a:	2b00      	cmp	r3, #0
 800751c:	d004      	beq.n	8007528 <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2204      	movs	r2, #4
 8007522:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007524:	2304      	movs	r3, #4
 8007526:	e0b2      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800752c:	f003 0301 	and.w	r3, r3, #1
 8007530:	2b00      	cmp	r3, #0
 8007532:	d004      	beq.n	800753e <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2201      	movs	r2, #1
 8007538:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800753a:	2301      	movs	r3, #1
 800753c:	e0a7      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f7ff fcfb 	bl	8006f3a <SDIO_GetCommandResponse>
 8007544:	4603      	mov	r3, r0
 8007546:	461a      	mov	r2, r3
 8007548:	7afb      	ldrb	r3, [r7, #11]
 800754a:	4293      	cmp	r3, r2
 800754c:	d001      	beq.n	8007552 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800754e:	2301      	movs	r3, #1
 8007550:	e09d      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007558:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800755a:	2100      	movs	r1, #0
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f7ff fcf9 	bl	8006f54 <SDIO_GetResponse>
 8007562:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	4b4e      	ldr	r3, [pc, #312]	; (80076a0 <SDMMC_GetCmdResp1+0x1c8>)
 8007568:	4013      	ands	r3, r2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d101      	bne.n	8007572 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 800756e:	2300      	movs	r3, #0
 8007570:	e08d      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	2b00      	cmp	r3, #0
 8007576:	da02      	bge.n	800757e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007578:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800757c:	e087      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d001      	beq.n	800758c <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007588:	2340      	movs	r3, #64	; 0x40
 800758a:	e080      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007596:	2380      	movs	r3, #128	; 0x80
 8007598:	e079      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80075a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075a8:	e071      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d002      	beq.n	80075ba <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80075b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80075b8:	e069      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d002      	beq.n	80075ca <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80075c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075c8:	e061      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d002      	beq.n	80075da <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80075d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80075d8:	e059      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d002      	beq.n	80075ea <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80075e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075e8:	e051      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d002      	beq.n	80075fa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80075f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80075f8:	e049      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d002      	beq.n	800760a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007604:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007608:	e041      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d002      	beq.n	800761a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 8007614:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007618:	e039      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007624:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007628:	e031      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007634:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007638:	e029      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007640:	2b00      	cmp	r3, #0
 8007642:	d002      	beq.n	800764a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007644:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007648:	e021      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d002      	beq.n	800765a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007654:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007658:	e019      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007660:	2b00      	cmp	r3, #0
 8007662:	d002      	beq.n	800766a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007664:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007668:	e011      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007670:	2b00      	cmp	r3, #0
 8007672:	d002      	beq.n	800767a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007674:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007678:	e009      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	f003 0308 	and.w	r3, r3, #8
 8007680:	2b00      	cmp	r3, #0
 8007682:	d002      	beq.n	800768a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007684:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007688:	e001      	b.n	800768e <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800768a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800768e:	4618      	mov	r0, r3
 8007690:	371c      	adds	r7, #28
 8007692:	46bd      	mov	sp, r7
 8007694:	bd90      	pop	{r4, r7, pc}
 8007696:	bf00      	nop
 8007698:	2000001c 	.word	0x2000001c
 800769c:	10624dd3 	.word	0x10624dd3
 80076a0:	fdffe008 	.word	0xfdffe008

080076a4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80076a4:	b490      	push	{r4, r7}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80076ac:	4b1b      	ldr	r3, [pc, #108]	; (800771c <SDMMC_GetCmdResp2+0x78>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a1b      	ldr	r2, [pc, #108]	; (8007720 <SDMMC_GetCmdResp2+0x7c>)
 80076b2:	fba2 2303 	umull	r2, r3, r2, r3
 80076b6:	0a5b      	lsrs	r3, r3, #9
 80076b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80076bc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80076c0:	4623      	mov	r3, r4
 80076c2:	1e5c      	subs	r4, r3, #1
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d102      	bne.n	80076ce <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80076c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80076cc:	e020      	b.n	8007710 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076d2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d0f2      	beq.n	80076c0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076de:	f003 0304 	and.w	r3, r3, #4
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d004      	beq.n	80076f0 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2204      	movs	r2, #4
 80076ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80076ec:	2304      	movs	r3, #4
 80076ee:	e00f      	b.n	8007710 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d004      	beq.n	8007706 <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007702:	2301      	movs	r3, #1
 8007704:	e004      	b.n	8007710 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800770c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800770e:	2300      	movs	r3, #0
}
 8007710:	4618      	mov	r0, r3
 8007712:	3708      	adds	r7, #8
 8007714:	46bd      	mov	sp, r7
 8007716:	bc90      	pop	{r4, r7}
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	2000001c 	.word	0x2000001c
 8007720:	10624dd3 	.word	0x10624dd3

08007724 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007724:	b490      	push	{r4, r7}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800772c:	4b15      	ldr	r3, [pc, #84]	; (8007784 <SDMMC_GetCmdResp3+0x60>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a15      	ldr	r2, [pc, #84]	; (8007788 <SDMMC_GetCmdResp3+0x64>)
 8007732:	fba2 2303 	umull	r2, r3, r2, r3
 8007736:	0a5b      	lsrs	r3, r3, #9
 8007738:	f241 3288 	movw	r2, #5000	; 0x1388
 800773c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007740:	4623      	mov	r3, r4
 8007742:	1e5c      	subs	r4, r3, #1
 8007744:	2b00      	cmp	r3, #0
 8007746:	d102      	bne.n	800774e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007748:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800774c:	e015      	b.n	800777a <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007752:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0f2      	beq.n	8007740 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800775e:	f003 0304 	and.w	r3, r3, #4
 8007762:	2b00      	cmp	r3, #0
 8007764:	d004      	beq.n	8007770 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2204      	movs	r2, #4
 800776a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800776c:	2304      	movs	r3, #4
 800776e:	e004      	b.n	800777a <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007776:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3708      	adds	r7, #8
 800777e:	46bd      	mov	sp, r7
 8007780:	bc90      	pop	{r4, r7}
 8007782:	4770      	bx	lr
 8007784:	2000001c 	.word	0x2000001c
 8007788:	10624dd3 	.word	0x10624dd3

0800778c <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800778c:	b590      	push	{r4, r7, lr}
 800778e:	b087      	sub	sp, #28
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	460b      	mov	r3, r1
 8007796:	607a      	str	r2, [r7, #4]
 8007798:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800779a:	4b31      	ldr	r3, [pc, #196]	; (8007860 <SDMMC_GetCmdResp6+0xd4>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a31      	ldr	r2, [pc, #196]	; (8007864 <SDMMC_GetCmdResp6+0xd8>)
 80077a0:	fba2 2303 	umull	r2, r3, r2, r3
 80077a4:	0a5b      	lsrs	r3, r3, #9
 80077a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80077aa:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80077ae:	4623      	mov	r3, r4
 80077b0:	1e5c      	subs	r4, r3, #1
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d102      	bne.n	80077bc <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80077b6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80077ba:	e04c      	b.n	8007856 <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077c0:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d0f2      	beq.n	80077ae <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077cc:	f003 0304 	and.w	r3, r3, #4
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d004      	beq.n	80077de <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2204      	movs	r2, #4
 80077d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80077da:	2304      	movs	r3, #4
 80077dc:	e03b      	b.n	8007856 <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d004      	beq.n	80077f4 <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2201      	movs	r2, #1
 80077ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e030      	b.n	8007856 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f7ff fba0 	bl	8006f3a <SDIO_GetCommandResponse>
 80077fa:	4603      	mov	r3, r0
 80077fc:	461a      	mov	r2, r3
 80077fe:	7afb      	ldrb	r3, [r7, #11]
 8007800:	4293      	cmp	r3, r2
 8007802:	d001      	beq.n	8007808 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007804:	2301      	movs	r3, #1
 8007806:	e026      	b.n	8007856 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800780e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007810:	2100      	movs	r1, #0
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f7ff fb9e 	bl	8006f54 <SDIO_GetResponse>
 8007818:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007820:	2b00      	cmp	r3, #0
 8007822:	d106      	bne.n	8007832 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	0c1b      	lsrs	r3, r3, #16
 8007828:	b29a      	uxth	r2, r3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800782e:	2300      	movs	r3, #0
 8007830:	e011      	b.n	8007856 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800783c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007840:	e009      	b.n	8007856 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007848:	2b00      	cmp	r3, #0
 800784a:	d002      	beq.n	8007852 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800784c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007850:	e001      	b.n	8007856 <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007852:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007856:	4618      	mov	r0, r3
 8007858:	371c      	adds	r7, #28
 800785a:	46bd      	mov	sp, r7
 800785c:	bd90      	pop	{r4, r7, pc}
 800785e:	bf00      	nop
 8007860:	2000001c 	.word	0x2000001c
 8007864:	10624dd3 	.word	0x10624dd3

08007868 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007868:	b490      	push	{r4, r7}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007870:	4b18      	ldr	r3, [pc, #96]	; (80078d4 <SDMMC_GetCmdResp7+0x6c>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a18      	ldr	r2, [pc, #96]	; (80078d8 <SDMMC_GetCmdResp7+0x70>)
 8007876:	fba2 2303 	umull	r2, r3, r2, r3
 800787a:	0a5b      	lsrs	r3, r3, #9
 800787c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007880:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007884:	4623      	mov	r3, r4
 8007886:	1e5c      	subs	r4, r3, #1
 8007888:	2b00      	cmp	r3, #0
 800788a:	d102      	bne.n	8007892 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800788c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007890:	e01a      	b.n	80078c8 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007896:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800789a:	2b00      	cmp	r3, #0
 800789c:	d0f2      	beq.n	8007884 <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078a2:	f003 0304 	and.w	r3, r3, #4
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d004      	beq.n	80078b4 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2240      	movs	r2, #64	; 0x40
 80078ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80078b0:	2304      	movs	r3, #4
 80078b2:	e009      	b.n	80078c8 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d002      	beq.n	80078c6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2240      	movs	r2, #64	; 0x40
 80078c4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80078c6:	2300      	movs	r3, #0
  
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3708      	adds	r7, #8
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bc90      	pop	{r4, r7}
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	2000001c 	.word	0x2000001c
 80078d8:	10624dd3 	.word	0x10624dd3

080078dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	4603      	mov	r3, r0
 80078e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	4a08      	ldr	r2, [pc, #32]	; (800790c <disk_status+0x30>)
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4413      	add	r3, r2
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	79fa      	ldrb	r2, [r7, #7]
 80078f4:	4905      	ldr	r1, [pc, #20]	; (800790c <disk_status+0x30>)
 80078f6:	440a      	add	r2, r1
 80078f8:	7a12      	ldrb	r2, [r2, #8]
 80078fa:	4610      	mov	r0, r2
 80078fc:	4798      	blx	r3
 80078fe:	4603      	mov	r3, r0
 8007900:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007902:	7bfb      	ldrb	r3, [r7, #15]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	2000023c 	.word	0x2000023c

08007910 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	4603      	mov	r3, r0
 8007918:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800791a:	2300      	movs	r3, #0
 800791c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800791e:	79fb      	ldrb	r3, [r7, #7]
 8007920:	4a0d      	ldr	r2, [pc, #52]	; (8007958 <disk_initialize+0x48>)
 8007922:	5cd3      	ldrb	r3, [r2, r3]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d111      	bne.n	800794c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007928:	79fb      	ldrb	r3, [r7, #7]
 800792a:	4a0b      	ldr	r2, [pc, #44]	; (8007958 <disk_initialize+0x48>)
 800792c:	2101      	movs	r1, #1
 800792e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007930:	79fb      	ldrb	r3, [r7, #7]
 8007932:	4a09      	ldr	r2, [pc, #36]	; (8007958 <disk_initialize+0x48>)
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	4413      	add	r3, r2
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	79fa      	ldrb	r2, [r7, #7]
 800793e:	4906      	ldr	r1, [pc, #24]	; (8007958 <disk_initialize+0x48>)
 8007940:	440a      	add	r2, r1
 8007942:	7a12      	ldrb	r2, [r2, #8]
 8007944:	4610      	mov	r0, r2
 8007946:	4798      	blx	r3
 8007948:	4603      	mov	r3, r0
 800794a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	2000023c 	.word	0x2000023c

0800795c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800795c:	b590      	push	{r4, r7, lr}
 800795e:	b087      	sub	sp, #28
 8007960:	af00      	add	r7, sp, #0
 8007962:	60b9      	str	r1, [r7, #8]
 8007964:	607a      	str	r2, [r7, #4]
 8007966:	603b      	str	r3, [r7, #0]
 8007968:	4603      	mov	r3, r0
 800796a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800796c:	7bfb      	ldrb	r3, [r7, #15]
 800796e:	4a0a      	ldr	r2, [pc, #40]	; (8007998 <disk_read+0x3c>)
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	689c      	ldr	r4, [r3, #8]
 8007978:	7bfb      	ldrb	r3, [r7, #15]
 800797a:	4a07      	ldr	r2, [pc, #28]	; (8007998 <disk_read+0x3c>)
 800797c:	4413      	add	r3, r2
 800797e:	7a18      	ldrb	r0, [r3, #8]
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	68b9      	ldr	r1, [r7, #8]
 8007986:	47a0      	blx	r4
 8007988:	4603      	mov	r3, r0
 800798a:	75fb      	strb	r3, [r7, #23]
  return res;
 800798c:	7dfb      	ldrb	r3, [r7, #23]
}
 800798e:	4618      	mov	r0, r3
 8007990:	371c      	adds	r7, #28
 8007992:	46bd      	mov	sp, r7
 8007994:	bd90      	pop	{r4, r7, pc}
 8007996:	bf00      	nop
 8007998:	2000023c 	.word	0x2000023c

0800799c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800799c:	b590      	push	{r4, r7, lr}
 800799e:	b087      	sub	sp, #28
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	60b9      	str	r1, [r7, #8]
 80079a4:	607a      	str	r2, [r7, #4]
 80079a6:	603b      	str	r3, [r7, #0]
 80079a8:	4603      	mov	r3, r0
 80079aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80079ac:	7bfb      	ldrb	r3, [r7, #15]
 80079ae:	4a0a      	ldr	r2, [pc, #40]	; (80079d8 <disk_write+0x3c>)
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4413      	add	r3, r2
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	68dc      	ldr	r4, [r3, #12]
 80079b8:	7bfb      	ldrb	r3, [r7, #15]
 80079ba:	4a07      	ldr	r2, [pc, #28]	; (80079d8 <disk_write+0x3c>)
 80079bc:	4413      	add	r3, r2
 80079be:	7a18      	ldrb	r0, [r3, #8]
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	68b9      	ldr	r1, [r7, #8]
 80079c6:	47a0      	blx	r4
 80079c8:	4603      	mov	r3, r0
 80079ca:	75fb      	strb	r3, [r7, #23]
  return res;
 80079cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	371c      	adds	r7, #28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd90      	pop	{r4, r7, pc}
 80079d6:	bf00      	nop
 80079d8:	2000023c 	.word	0x2000023c

080079dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	4603      	mov	r3, r0
 80079e4:	603a      	str	r2, [r7, #0]
 80079e6:	71fb      	strb	r3, [r7, #7]
 80079e8:	460b      	mov	r3, r1
 80079ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80079ec:	79fb      	ldrb	r3, [r7, #7]
 80079ee:	4a09      	ldr	r2, [pc, #36]	; (8007a14 <disk_ioctl+0x38>)
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	4413      	add	r3, r2
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	79fa      	ldrb	r2, [r7, #7]
 80079fa:	4906      	ldr	r1, [pc, #24]	; (8007a14 <disk_ioctl+0x38>)
 80079fc:	440a      	add	r2, r1
 80079fe:	7a10      	ldrb	r0, [r2, #8]
 8007a00:	79b9      	ldrb	r1, [r7, #6]
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	4798      	blx	r3
 8007a06:	4603      	mov	r3, r0
 8007a08:	73fb      	strb	r3, [r7, #15]
  return res;
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3710      	adds	r7, #16
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	2000023c 	.word	0x2000023c

08007a18 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	3301      	adds	r3, #1
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007a28:	89fb      	ldrh	r3, [r7, #14]
 8007a2a:	021b      	lsls	r3, r3, #8
 8007a2c:	b21a      	sxth	r2, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	781b      	ldrb	r3, [r3, #0]
 8007a32:	b21b      	sxth	r3, r3
 8007a34:	4313      	orrs	r3, r2
 8007a36:	b21b      	sxth	r3, r3
 8007a38:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007a3a:	89fb      	ldrh	r3, [r7, #14]
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3714      	adds	r7, #20
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b085      	sub	sp, #20
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	3303      	adds	r3, #3
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	021b      	lsls	r3, r3, #8
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	3202      	adds	r2, #2
 8007a60:	7812      	ldrb	r2, [r2, #0]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	021b      	lsls	r3, r3, #8
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	3201      	adds	r2, #1
 8007a6e:	7812      	ldrb	r2, [r2, #0]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	021b      	lsls	r3, r3, #8
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	7812      	ldrb	r2, [r2, #0]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]
	return rv;
 8007a80:	68fb      	ldr	r3, [r7, #12]
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3714      	adds	r7, #20
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b083      	sub	sp, #12
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	460b      	mov	r3, r1
 8007a98:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	1c5a      	adds	r2, r3, #1
 8007a9e:	607a      	str	r2, [r7, #4]
 8007aa0:	887a      	ldrh	r2, [r7, #2]
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	887b      	ldrh	r3, [r7, #2]
 8007aa8:	0a1b      	lsrs	r3, r3, #8
 8007aaa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	1c5a      	adds	r2, r3, #1
 8007ab0:	607a      	str	r2, [r7, #4]
 8007ab2:	887a      	ldrh	r2, [r7, #2]
 8007ab4:	b2d2      	uxtb	r2, r2
 8007ab6:	701a      	strb	r2, [r3, #0]
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	1c5a      	adds	r2, r3, #1
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	683a      	ldr	r2, [r7, #0]
 8007ad6:	b2d2      	uxtb	r2, r2
 8007ad8:	701a      	strb	r2, [r3, #0]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	0a1b      	lsrs	r3, r3, #8
 8007ade:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	1c5a      	adds	r2, r3, #1
 8007ae4:	607a      	str	r2, [r7, #4]
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	b2d2      	uxtb	r2, r2
 8007aea:	701a      	strb	r2, [r3, #0]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	0a1b      	lsrs	r3, r3, #8
 8007af0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	1c5a      	adds	r2, r3, #1
 8007af6:	607a      	str	r2, [r7, #4]
 8007af8:	683a      	ldr	r2, [r7, #0]
 8007afa:	b2d2      	uxtb	r2, r2
 8007afc:	701a      	strb	r2, [r3, #0]
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	0a1b      	lsrs	r3, r3, #8
 8007b02:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	1c5a      	adds	r2, r3, #1
 8007b08:	607a      	str	r2, [r7, #4]
 8007b0a:	683a      	ldr	r2, [r7, #0]
 8007b0c:	b2d2      	uxtb	r2, r2
 8007b0e:	701a      	strb	r2, [r3, #0]
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007b1c:	b480      	push	{r7}
 8007b1e:	b087      	sub	sp, #28
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d00d      	beq.n	8007b52 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	1c5a      	adds	r2, r3, #1
 8007b3a:	617a      	str	r2, [r7, #20]
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	1c51      	adds	r1, r2, #1
 8007b40:	6139      	str	r1, [r7, #16]
 8007b42:	7812      	ldrb	r2, [r2, #0]
 8007b44:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	607b      	str	r3, [r7, #4]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1f1      	bne.n	8007b36 <mem_cpy+0x1a>
	}
}
 8007b52:	bf00      	nop
 8007b54:	371c      	adds	r7, #28
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr

08007b5e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007b5e:	b480      	push	{r7}
 8007b60:	b087      	sub	sp, #28
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	60f8      	str	r0, [r7, #12]
 8007b66:	60b9      	str	r1, [r7, #8]
 8007b68:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	1c5a      	adds	r2, r3, #1
 8007b72:	617a      	str	r2, [r7, #20]
 8007b74:	68ba      	ldr	r2, [r7, #8]
 8007b76:	b2d2      	uxtb	r2, r2
 8007b78:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	607b      	str	r3, [r7, #4]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1f3      	bne.n	8007b6e <mem_set+0x10>
}
 8007b86:	bf00      	nop
 8007b88:	371c      	adds	r7, #28
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr

08007b92 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007b92:	b480      	push	{r7}
 8007b94:	b089      	sub	sp, #36	; 0x24
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	60f8      	str	r0, [r7, #12]
 8007b9a:	60b9      	str	r1, [r7, #8]
 8007b9c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	61fb      	str	r3, [r7, #28]
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	1c5a      	adds	r2, r3, #1
 8007bae:	61fa      	str	r2, [r7, #28]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	1c5a      	adds	r2, r3, #1
 8007bb8:	61ba      	str	r2, [r7, #24]
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	1acb      	subs	r3, r1, r3
 8007bbe:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	3b01      	subs	r3, #1
 8007bc4:	607b      	str	r3, [r7, #4]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d002      	beq.n	8007bd2 <mem_cmp+0x40>
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d0eb      	beq.n	8007baa <mem_cmp+0x18>

	return r;
 8007bd2:	697b      	ldr	r3, [r7, #20]
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3724      	adds	r7, #36	; 0x24
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007bea:	e002      	b.n	8007bf2 <chk_chr+0x12>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	607b      	str	r3, [r7, #4]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d005      	beq.n	8007c06 <chk_chr+0x26>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	461a      	mov	r2, r3
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d1f2      	bne.n	8007bec <chk_chr+0xc>
	return *str;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	781b      	ldrb	r3, [r3, #0]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr
	...

08007c18 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007c22:	2300      	movs	r3, #0
 8007c24:	60bb      	str	r3, [r7, #8]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	60fb      	str	r3, [r7, #12]
 8007c2a:	e029      	b.n	8007c80 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007c2c:	4a27      	ldr	r2, [pc, #156]	; (8007ccc <chk_lock+0xb4>)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	011b      	lsls	r3, r3, #4
 8007c32:	4413      	add	r3, r2
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d01d      	beq.n	8007c76 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007c3a:	4a24      	ldr	r2, [pc, #144]	; (8007ccc <chk_lock+0xb4>)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	011b      	lsls	r3, r3, #4
 8007c40:	4413      	add	r3, r2
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d116      	bne.n	8007c7a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007c4c:	4a1f      	ldr	r2, [pc, #124]	; (8007ccc <chk_lock+0xb4>)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	011b      	lsls	r3, r3, #4
 8007c52:	4413      	add	r3, r2
 8007c54:	3304      	adds	r3, #4
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d10c      	bne.n	8007c7a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007c60:	4a1a      	ldr	r2, [pc, #104]	; (8007ccc <chk_lock+0xb4>)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	011b      	lsls	r3, r3, #4
 8007c66:	4413      	add	r3, r2
 8007c68:	3308      	adds	r3, #8
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d102      	bne.n	8007c7a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007c74:	e007      	b.n	8007c86 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007c76:	2301      	movs	r3, #1
 8007c78:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	60fb      	str	r3, [r7, #12]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d9d2      	bls.n	8007c2c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d109      	bne.n	8007ca0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d102      	bne.n	8007c98 <chk_lock+0x80>
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	2b02      	cmp	r3, #2
 8007c96:	d101      	bne.n	8007c9c <chk_lock+0x84>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	e010      	b.n	8007cbe <chk_lock+0xa6>
 8007c9c:	2312      	movs	r3, #18
 8007c9e:	e00e      	b.n	8007cbe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d108      	bne.n	8007cb8 <chk_lock+0xa0>
 8007ca6:	4a09      	ldr	r2, [pc, #36]	; (8007ccc <chk_lock+0xb4>)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	011b      	lsls	r3, r3, #4
 8007cac:	4413      	add	r3, r2
 8007cae:	330c      	adds	r3, #12
 8007cb0:	881b      	ldrh	r3, [r3, #0]
 8007cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007cb6:	d101      	bne.n	8007cbc <chk_lock+0xa4>
 8007cb8:	2310      	movs	r3, #16
 8007cba:	e000      	b.n	8007cbe <chk_lock+0xa6>
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3714      	adds	r7, #20
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	2000021c 	.word	0x2000021c

08007cd0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	607b      	str	r3, [r7, #4]
 8007cda:	e002      	b.n	8007ce2 <enq_lock+0x12>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	3301      	adds	r3, #1
 8007ce0:	607b      	str	r3, [r7, #4]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d806      	bhi.n	8007cf6 <enq_lock+0x26>
 8007ce8:	4a09      	ldr	r2, [pc, #36]	; (8007d10 <enq_lock+0x40>)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	011b      	lsls	r3, r3, #4
 8007cee:	4413      	add	r3, r2
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1f2      	bne.n	8007cdc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	bf14      	ite	ne
 8007cfc:	2301      	movne	r3, #1
 8007cfe:	2300      	moveq	r3, #0
 8007d00:	b2db      	uxtb	r3, r3
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	370c      	adds	r7, #12
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	2000021c 	.word	0x2000021c

08007d14 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60fb      	str	r3, [r7, #12]
 8007d22:	e01f      	b.n	8007d64 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007d24:	4a41      	ldr	r2, [pc, #260]	; (8007e2c <inc_lock+0x118>)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	011b      	lsls	r3, r3, #4
 8007d2a:	4413      	add	r3, r2
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d113      	bne.n	8007d5e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007d36:	4a3d      	ldr	r2, [pc, #244]	; (8007e2c <inc_lock+0x118>)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	011b      	lsls	r3, r3, #4
 8007d3c:	4413      	add	r3, r2
 8007d3e:	3304      	adds	r3, #4
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d109      	bne.n	8007d5e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007d4a:	4a38      	ldr	r2, [pc, #224]	; (8007e2c <inc_lock+0x118>)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	011b      	lsls	r3, r3, #4
 8007d50:	4413      	add	r3, r2
 8007d52:	3308      	adds	r3, #8
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d006      	beq.n	8007d6c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	3301      	adds	r3, #1
 8007d62:	60fb      	str	r3, [r7, #12]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d9dc      	bls.n	8007d24 <inc_lock+0x10>
 8007d6a:	e000      	b.n	8007d6e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007d6c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d132      	bne.n	8007dda <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007d74:	2300      	movs	r3, #0
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	e002      	b.n	8007d80 <inc_lock+0x6c>
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	60fb      	str	r3, [r7, #12]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d806      	bhi.n	8007d94 <inc_lock+0x80>
 8007d86:	4a29      	ldr	r2, [pc, #164]	; (8007e2c <inc_lock+0x118>)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	011b      	lsls	r3, r3, #4
 8007d8c:	4413      	add	r3, r2
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1f2      	bne.n	8007d7a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d101      	bne.n	8007d9e <inc_lock+0x8a>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	e040      	b.n	8007e20 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	4922      	ldr	r1, [pc, #136]	; (8007e2c <inc_lock+0x118>)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	011b      	lsls	r3, r3, #4
 8007da8:	440b      	add	r3, r1
 8007daa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	689a      	ldr	r2, [r3, #8]
 8007db0:	491e      	ldr	r1, [pc, #120]	; (8007e2c <inc_lock+0x118>)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	011b      	lsls	r3, r3, #4
 8007db6:	440b      	add	r3, r1
 8007db8:	3304      	adds	r3, #4
 8007dba:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	695a      	ldr	r2, [r3, #20]
 8007dc0:	491a      	ldr	r1, [pc, #104]	; (8007e2c <inc_lock+0x118>)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	011b      	lsls	r3, r3, #4
 8007dc6:	440b      	add	r3, r1
 8007dc8:	3308      	adds	r3, #8
 8007dca:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007dcc:	4a17      	ldr	r2, [pc, #92]	; (8007e2c <inc_lock+0x118>)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	011b      	lsls	r3, r3, #4
 8007dd2:	4413      	add	r3, r2
 8007dd4:	330c      	adds	r3, #12
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d009      	beq.n	8007df4 <inc_lock+0xe0>
 8007de0:	4a12      	ldr	r2, [pc, #72]	; (8007e2c <inc_lock+0x118>)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	011b      	lsls	r3, r3, #4
 8007de6:	4413      	add	r3, r2
 8007de8:	330c      	adds	r3, #12
 8007dea:	881b      	ldrh	r3, [r3, #0]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d001      	beq.n	8007df4 <inc_lock+0xe0>
 8007df0:	2300      	movs	r3, #0
 8007df2:	e015      	b.n	8007e20 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d108      	bne.n	8007e0c <inc_lock+0xf8>
 8007dfa:	4a0c      	ldr	r2, [pc, #48]	; (8007e2c <inc_lock+0x118>)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	011b      	lsls	r3, r3, #4
 8007e00:	4413      	add	r3, r2
 8007e02:	330c      	adds	r3, #12
 8007e04:	881b      	ldrh	r3, [r3, #0]
 8007e06:	3301      	adds	r3, #1
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	e001      	b.n	8007e10 <inc_lock+0xfc>
 8007e0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e10:	4906      	ldr	r1, [pc, #24]	; (8007e2c <inc_lock+0x118>)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	011b      	lsls	r3, r3, #4
 8007e16:	440b      	add	r3, r1
 8007e18:	330c      	adds	r3, #12
 8007e1a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	3301      	adds	r3, #1
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3714      	adds	r7, #20
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr
 8007e2c:	2000021c 	.word	0x2000021c

08007e30 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007e38:	2300      	movs	r3, #0
 8007e3a:	60fb      	str	r3, [r7, #12]
 8007e3c:	e010      	b.n	8007e60 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007e3e:	4a0d      	ldr	r2, [pc, #52]	; (8007e74 <clear_lock+0x44>)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	011b      	lsls	r3, r3, #4
 8007e44:	4413      	add	r3, r2
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d105      	bne.n	8007e5a <clear_lock+0x2a>
 8007e4e:	4a09      	ldr	r2, [pc, #36]	; (8007e74 <clear_lock+0x44>)
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	011b      	lsls	r3, r3, #4
 8007e54:	4413      	add	r3, r2
 8007e56:	2200      	movs	r2, #0
 8007e58:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	60fb      	str	r3, [r7, #12]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d9eb      	bls.n	8007e3e <clear_lock+0xe>
	}
}
 8007e66:	bf00      	nop
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	2000021c 	.word	0x2000021c

08007e78 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	78db      	ldrb	r3, [r3, #3]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d034      	beq.n	8007ef6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e90:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	7858      	ldrb	r0, [r3, #1]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	f7ff fd7c 	bl	800799c <disk_write>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d002      	beq.n	8007eb0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	73fb      	strb	r3, [r7, #15]
 8007eae:	e022      	b.n	8007ef6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eba:	697a      	ldr	r2, [r7, #20]
 8007ebc:	1ad2      	subs	r2, r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	69db      	ldr	r3, [r3, #28]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d217      	bcs.n	8007ef6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	789b      	ldrb	r3, [r3, #2]
 8007eca:	613b      	str	r3, [r7, #16]
 8007ecc:	e010      	b.n	8007ef0 <sync_window+0x78>
					wsect += fs->fsize;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	69db      	ldr	r3, [r3, #28]
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	7858      	ldrb	r0, [r3, #1]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	697a      	ldr	r2, [r7, #20]
 8007ee6:	f7ff fd59 	bl	800799c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	613b      	str	r3, [r7, #16]
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d8eb      	bhi.n	8007ece <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3718      	adds	r7, #24
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b084      	sub	sp, #16
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d01b      	beq.n	8007f50 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f7ff ffad 	bl	8007e78 <sync_window>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007f22:	7bfb      	ldrb	r3, [r7, #15]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d113      	bne.n	8007f50 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	7858      	ldrb	r0, [r3, #1]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007f32:	2301      	movs	r3, #1
 8007f34:	683a      	ldr	r2, [r7, #0]
 8007f36:	f7ff fd11 	bl	800795c <disk_read>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d004      	beq.n	8007f4a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007f40:	f04f 33ff 	mov.w	r3, #4294967295
 8007f44:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	683a      	ldr	r2, [r7, #0]
 8007f4e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8007f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
	...

08007f5c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f7ff ff87 	bl	8007e78 <sync_window>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007f6e:	7bfb      	ldrb	r3, [r7, #15]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d159      	bne.n	8008028 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	781b      	ldrb	r3, [r3, #0]
 8007f78:	2b03      	cmp	r3, #3
 8007f7a:	d149      	bne.n	8008010 <sync_fs+0xb4>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	791b      	ldrb	r3, [r3, #4]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d145      	bne.n	8008010 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	899b      	ldrh	r3, [r3, #12]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	2100      	movs	r1, #0
 8007f92:	f7ff fde4 	bl	8007b5e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	3334      	adds	r3, #52	; 0x34
 8007f9a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007f9e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f7ff fd73 	bl	8007a8e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	3334      	adds	r3, #52	; 0x34
 8007fac:	4921      	ldr	r1, [pc, #132]	; (8008034 <sync_fs+0xd8>)
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f7ff fd88 	bl	8007ac4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	3334      	adds	r3, #52	; 0x34
 8007fb8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007fbc:	491e      	ldr	r1, [pc, #120]	; (8008038 <sync_fs+0xdc>)
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7ff fd80 	bl	8007ac4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	3334      	adds	r3, #52	; 0x34
 8007fc8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	4610      	mov	r0, r2
 8007fd4:	f7ff fd76 	bl	8007ac4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	3334      	adds	r3, #52	; 0x34
 8007fdc:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	4610      	mov	r0, r2
 8007fe8:	f7ff fd6c 	bl	8007ac4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a1b      	ldr	r3, [r3, #32]
 8007ff0:	1c5a      	adds	r2, r3, #1
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	7858      	ldrb	r0, [r3, #1]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008004:	2301      	movs	r3, #1
 8008006:	f7ff fcc9 	bl	800799c <disk_write>
			fs->fsi_flag = 0;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2200      	movs	r2, #0
 800800e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	785b      	ldrb	r3, [r3, #1]
 8008014:	2200      	movs	r2, #0
 8008016:	2100      	movs	r1, #0
 8008018:	4618      	mov	r0, r3
 800801a:	f7ff fcdf 	bl	80079dc <disk_ioctl>
 800801e:	4603      	mov	r3, r0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d001      	beq.n	8008028 <sync_fs+0xcc>
 8008024:	2301      	movs	r3, #1
 8008026:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008028:	7bfb      	ldrb	r3, [r7, #15]
}
 800802a:	4618      	mov	r0, r3
 800802c:	3710      	adds	r7, #16
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	41615252 	.word	0x41615252
 8008038:	61417272 	.word	0x61417272

0800803c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	3b02      	subs	r3, #2
 800804a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	699b      	ldr	r3, [r3, #24]
 8008050:	1e9a      	subs	r2, r3, #2
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	429a      	cmp	r2, r3
 8008056:	d801      	bhi.n	800805c <clust2sect+0x20>
 8008058:	2300      	movs	r3, #0
 800805a:	e008      	b.n	800806e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	895b      	ldrh	r3, [r3, #10]
 8008060:	461a      	mov	r2, r3
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	fb03 f202 	mul.w	r2, r3, r2
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800806c:	4413      	add	r3, r2
}
 800806e:	4618      	mov	r0, r3
 8008070:	370c      	adds	r7, #12
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr

0800807a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800807a:	b580      	push	{r7, lr}
 800807c:	b086      	sub	sp, #24
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d904      	bls.n	800809a <get_fat+0x20>
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	699a      	ldr	r2, [r3, #24]
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	d802      	bhi.n	80080a0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800809a:	2301      	movs	r3, #1
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	e0b7      	b.n	8008210 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80080a0:	f04f 33ff 	mov.w	r3, #4294967295
 80080a4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d05a      	beq.n	8008164 <get_fat+0xea>
 80080ae:	2b03      	cmp	r3, #3
 80080b0:	d07d      	beq.n	80081ae <get_fat+0x134>
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	f040 80a2 	bne.w	80081fc <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	085b      	lsrs	r3, r3, #1
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	4413      	add	r3, r2
 80080c4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	899b      	ldrh	r3, [r3, #12]
 80080ce:	4619      	mov	r1, r3
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80080d6:	4413      	add	r3, r2
 80080d8:	4619      	mov	r1, r3
 80080da:	6938      	ldr	r0, [r7, #16]
 80080dc:	f7ff ff10 	bl	8007f00 <move_window>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f040 808d 	bne.w	8008202 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	1c5a      	adds	r2, r3, #1
 80080ec:	60fa      	str	r2, [r7, #12]
 80080ee:	693a      	ldr	r2, [r7, #16]
 80080f0:	8992      	ldrh	r2, [r2, #12]
 80080f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80080f6:	fb02 f201 	mul.w	r2, r2, r1
 80080fa:	1a9b      	subs	r3, r3, r2
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	4413      	add	r3, r2
 8008100:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008104:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	899b      	ldrh	r3, [r3, #12]
 800810e:	4619      	mov	r1, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	fbb3 f3f1 	udiv	r3, r3, r1
 8008116:	4413      	add	r3, r2
 8008118:	4619      	mov	r1, r3
 800811a:	6938      	ldr	r0, [r7, #16]
 800811c:	f7ff fef0 	bl	8007f00 <move_window>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d16f      	bne.n	8008206 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	899b      	ldrh	r3, [r3, #12]
 800812a:	461a      	mov	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008132:	fb02 f201 	mul.w	r2, r2, r1
 8008136:	1a9b      	subs	r3, r3, r2
 8008138:	693a      	ldr	r2, [r7, #16]
 800813a:	4413      	add	r3, r2
 800813c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008140:	021b      	lsls	r3, r3, #8
 8008142:	461a      	mov	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	4313      	orrs	r3, r2
 8008148:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	2b00      	cmp	r3, #0
 8008152:	d002      	beq.n	800815a <get_fat+0xe0>
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	091b      	lsrs	r3, r3, #4
 8008158:	e002      	b.n	8008160 <get_fat+0xe6>
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008160:	617b      	str	r3, [r7, #20]
			break;
 8008162:	e055      	b.n	8008210 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	899b      	ldrh	r3, [r3, #12]
 800816c:	085b      	lsrs	r3, r3, #1
 800816e:	b29b      	uxth	r3, r3
 8008170:	4619      	mov	r1, r3
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	fbb3 f3f1 	udiv	r3, r3, r1
 8008178:	4413      	add	r3, r2
 800817a:	4619      	mov	r1, r3
 800817c:	6938      	ldr	r0, [r7, #16]
 800817e:	f7ff febf 	bl	8007f00 <move_window>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d140      	bne.n	800820a <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	005b      	lsls	r3, r3, #1
 8008192:	693a      	ldr	r2, [r7, #16]
 8008194:	8992      	ldrh	r2, [r2, #12]
 8008196:	fbb3 f0f2 	udiv	r0, r3, r2
 800819a:	fb02 f200 	mul.w	r2, r2, r0
 800819e:	1a9b      	subs	r3, r3, r2
 80081a0:	440b      	add	r3, r1
 80081a2:	4618      	mov	r0, r3
 80081a4:	f7ff fc38 	bl	8007a18 <ld_word>
 80081a8:	4603      	mov	r3, r0
 80081aa:	617b      	str	r3, [r7, #20]
			break;
 80081ac:	e030      	b.n	8008210 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	899b      	ldrh	r3, [r3, #12]
 80081b6:	089b      	lsrs	r3, r3, #2
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	4619      	mov	r1, r3
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	fbb3 f3f1 	udiv	r3, r3, r1
 80081c2:	4413      	add	r3, r2
 80081c4:	4619      	mov	r1, r3
 80081c6:	6938      	ldr	r0, [r7, #16]
 80081c8:	f7ff fe9a 	bl	8007f00 <move_window>
 80081cc:	4603      	mov	r3, r0
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d11d      	bne.n	800820e <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	693a      	ldr	r2, [r7, #16]
 80081de:	8992      	ldrh	r2, [r2, #12]
 80081e0:	fbb3 f0f2 	udiv	r0, r3, r2
 80081e4:	fb02 f200 	mul.w	r2, r2, r0
 80081e8:	1a9b      	subs	r3, r3, r2
 80081ea:	440b      	add	r3, r1
 80081ec:	4618      	mov	r0, r3
 80081ee:	f7ff fc2b 	bl	8007a48 <ld_dword>
 80081f2:	4603      	mov	r3, r0
 80081f4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80081f8:	617b      	str	r3, [r7, #20]
			break;
 80081fa:	e009      	b.n	8008210 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80081fc:	2301      	movs	r3, #1
 80081fe:	617b      	str	r3, [r7, #20]
 8008200:	e006      	b.n	8008210 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008202:	bf00      	nop
 8008204:	e004      	b.n	8008210 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008206:	bf00      	nop
 8008208:	e002      	b.n	8008210 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800820a:	bf00      	nop
 800820c:	e000      	b.n	8008210 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800820e:	bf00      	nop
		}
	}

	return val;
 8008210:	697b      	ldr	r3, [r7, #20]
}
 8008212:	4618      	mov	r0, r3
 8008214:	3718      	adds	r7, #24
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}

0800821a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800821a:	b590      	push	{r4, r7, lr}
 800821c:	b089      	sub	sp, #36	; 0x24
 800821e:	af00      	add	r7, sp, #0
 8008220:	60f8      	str	r0, [r7, #12]
 8008222:	60b9      	str	r1, [r7, #8]
 8008224:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008226:	2302      	movs	r3, #2
 8008228:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	2b01      	cmp	r3, #1
 800822e:	f240 8106 	bls.w	800843e <put_fat+0x224>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	699a      	ldr	r2, [r3, #24]
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	429a      	cmp	r2, r3
 800823a:	f240 8100 	bls.w	800843e <put_fat+0x224>
		switch (fs->fs_type) {
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	2b02      	cmp	r3, #2
 8008244:	f000 8088 	beq.w	8008358 <put_fat+0x13e>
 8008248:	2b03      	cmp	r3, #3
 800824a:	f000 80b0 	beq.w	80083ae <put_fat+0x194>
 800824e:	2b01      	cmp	r3, #1
 8008250:	f040 80f5 	bne.w	800843e <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	61bb      	str	r3, [r7, #24]
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	085b      	lsrs	r3, r3, #1
 800825c:	69ba      	ldr	r2, [r7, #24]
 800825e:	4413      	add	r3, r2
 8008260:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	899b      	ldrh	r3, [r3, #12]
 800826a:	4619      	mov	r1, r3
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008272:	4413      	add	r3, r2
 8008274:	4619      	mov	r1, r3
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	f7ff fe42 	bl	8007f00 <move_window>
 800827c:	4603      	mov	r3, r0
 800827e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008280:	7ffb      	ldrb	r3, [r7, #31]
 8008282:	2b00      	cmp	r3, #0
 8008284:	f040 80d4 	bne.w	8008430 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	1c5a      	adds	r2, r3, #1
 8008292:	61ba      	str	r2, [r7, #24]
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	8992      	ldrh	r2, [r2, #12]
 8008298:	fbb3 f0f2 	udiv	r0, r3, r2
 800829c:	fb02 f200 	mul.w	r2, r2, r0
 80082a0:	1a9b      	subs	r3, r3, r2
 80082a2:	440b      	add	r3, r1
 80082a4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	f003 0301 	and.w	r3, r3, #1
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d00d      	beq.n	80082cc <put_fat+0xb2>
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	b25b      	sxtb	r3, r3
 80082b6:	f003 030f 	and.w	r3, r3, #15
 80082ba:	b25a      	sxtb	r2, r3
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	011b      	lsls	r3, r3, #4
 80082c2:	b25b      	sxtb	r3, r3
 80082c4:	4313      	orrs	r3, r2
 80082c6:	b25b      	sxtb	r3, r3
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	e001      	b.n	80082d0 <put_fat+0xb6>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2201      	movs	r2, #1
 80082d8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	899b      	ldrh	r3, [r3, #12]
 80082e2:	4619      	mov	r1, r3
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80082ea:	4413      	add	r3, r2
 80082ec:	4619      	mov	r1, r3
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f7ff fe06 	bl	8007f00 <move_window>
 80082f4:	4603      	mov	r3, r0
 80082f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80082f8:	7ffb      	ldrb	r3, [r7, #31]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f040 809a 	bne.w	8008434 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	899b      	ldrh	r3, [r3, #12]
 800830a:	461a      	mov	r2, r3
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008312:	fb02 f200 	mul.w	r2, r2, r0
 8008316:	1a9b      	subs	r3, r3, r2
 8008318:	440b      	add	r3, r1
 800831a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b00      	cmp	r3, #0
 8008324:	d003      	beq.n	800832e <put_fat+0x114>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	091b      	lsrs	r3, r3, #4
 800832a:	b2db      	uxtb	r3, r3
 800832c:	e00e      	b.n	800834c <put_fat+0x132>
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	b25b      	sxtb	r3, r3
 8008334:	f023 030f 	bic.w	r3, r3, #15
 8008338:	b25a      	sxtb	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	0a1b      	lsrs	r3, r3, #8
 800833e:	b25b      	sxtb	r3, r3
 8008340:	f003 030f 	and.w	r3, r3, #15
 8008344:	b25b      	sxtb	r3, r3
 8008346:	4313      	orrs	r3, r2
 8008348:	b25b      	sxtb	r3, r3
 800834a:	b2db      	uxtb	r3, r3
 800834c:	697a      	ldr	r2, [r7, #20]
 800834e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2201      	movs	r2, #1
 8008354:	70da      	strb	r2, [r3, #3]
			break;
 8008356:	e072      	b.n	800843e <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	899b      	ldrh	r3, [r3, #12]
 8008360:	085b      	lsrs	r3, r3, #1
 8008362:	b29b      	uxth	r3, r3
 8008364:	4619      	mov	r1, r3
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	fbb3 f3f1 	udiv	r3, r3, r1
 800836c:	4413      	add	r3, r2
 800836e:	4619      	mov	r1, r3
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f7ff fdc5 	bl	8007f00 <move_window>
 8008376:	4603      	mov	r3, r0
 8008378:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800837a:	7ffb      	ldrb	r3, [r7, #31]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d15b      	bne.n	8008438 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	005b      	lsls	r3, r3, #1
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	8992      	ldrh	r2, [r2, #12]
 800838e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008392:	fb02 f200 	mul.w	r2, r2, r0
 8008396:	1a9b      	subs	r3, r3, r2
 8008398:	440b      	add	r3, r1
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	b292      	uxth	r2, r2
 800839e:	4611      	mov	r1, r2
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7ff fb74 	bl	8007a8e <st_word>
			fs->wflag = 1;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2201      	movs	r2, #1
 80083aa:	70da      	strb	r2, [r3, #3]
			break;
 80083ac:	e047      	b.n	800843e <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	899b      	ldrh	r3, [r3, #12]
 80083b6:	089b      	lsrs	r3, r3, #2
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	4619      	mov	r1, r3
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	fbb3 f3f1 	udiv	r3, r3, r1
 80083c2:	4413      	add	r3, r2
 80083c4:	4619      	mov	r1, r3
 80083c6:	68f8      	ldr	r0, [r7, #12]
 80083c8:	f7ff fd9a 	bl	8007f00 <move_window>
 80083cc:	4603      	mov	r3, r0
 80083ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80083d0:	7ffb      	ldrb	r3, [r7, #31]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d132      	bne.n	800843c <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	68fa      	ldr	r2, [r7, #12]
 80083e8:	8992      	ldrh	r2, [r2, #12]
 80083ea:	fbb3 f0f2 	udiv	r0, r3, r2
 80083ee:	fb02 f200 	mul.w	r2, r2, r0
 80083f2:	1a9b      	subs	r3, r3, r2
 80083f4:	440b      	add	r3, r1
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7ff fb26 	bl	8007a48 <ld_dword>
 80083fc:	4603      	mov	r3, r0
 80083fe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008402:	4323      	orrs	r3, r4
 8008404:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	68fa      	ldr	r2, [r7, #12]
 8008412:	8992      	ldrh	r2, [r2, #12]
 8008414:	fbb3 f0f2 	udiv	r0, r3, r2
 8008418:	fb02 f200 	mul.w	r2, r2, r0
 800841c:	1a9b      	subs	r3, r3, r2
 800841e:	440b      	add	r3, r1
 8008420:	6879      	ldr	r1, [r7, #4]
 8008422:	4618      	mov	r0, r3
 8008424:	f7ff fb4e 	bl	8007ac4 <st_dword>
			fs->wflag = 1;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2201      	movs	r2, #1
 800842c:	70da      	strb	r2, [r3, #3]
			break;
 800842e:	e006      	b.n	800843e <put_fat+0x224>
			if (res != FR_OK) break;
 8008430:	bf00      	nop
 8008432:	e004      	b.n	800843e <put_fat+0x224>
			if (res != FR_OK) break;
 8008434:	bf00      	nop
 8008436:	e002      	b.n	800843e <put_fat+0x224>
			if (res != FR_OK) break;
 8008438:	bf00      	nop
 800843a:	e000      	b.n	800843e <put_fat+0x224>
			if (res != FR_OK) break;
 800843c:	bf00      	nop
		}
	}
	return res;
 800843e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008440:	4618      	mov	r0, r3
 8008442:	3724      	adds	r7, #36	; 0x24
 8008444:	46bd      	mov	sp, r7
 8008446:	bd90      	pop	{r4, r7, pc}

08008448 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b088      	sub	sp, #32
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008454:	2300      	movs	r3, #0
 8008456:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	2b01      	cmp	r3, #1
 8008462:	d904      	bls.n	800846e <remove_chain+0x26>
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	699a      	ldr	r2, [r3, #24]
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	429a      	cmp	r2, r3
 800846c:	d801      	bhi.n	8008472 <remove_chain+0x2a>
 800846e:	2302      	movs	r3, #2
 8008470:	e04b      	b.n	800850a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00c      	beq.n	8008492 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008478:	f04f 32ff 	mov.w	r2, #4294967295
 800847c:	6879      	ldr	r1, [r7, #4]
 800847e:	69b8      	ldr	r0, [r7, #24]
 8008480:	f7ff fecb 	bl	800821a <put_fat>
 8008484:	4603      	mov	r3, r0
 8008486:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008488:	7ffb      	ldrb	r3, [r7, #31]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d001      	beq.n	8008492 <remove_chain+0x4a>
 800848e:	7ffb      	ldrb	r3, [r7, #31]
 8008490:	e03b      	b.n	800850a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008492:	68b9      	ldr	r1, [r7, #8]
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f7ff fdf0 	bl	800807a <get_fat>
 800849a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d031      	beq.n	8008506 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d101      	bne.n	80084ac <remove_chain+0x64>
 80084a8:	2302      	movs	r3, #2
 80084aa:	e02e      	b.n	800850a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b2:	d101      	bne.n	80084b8 <remove_chain+0x70>
 80084b4:	2301      	movs	r3, #1
 80084b6:	e028      	b.n	800850a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80084b8:	2200      	movs	r2, #0
 80084ba:	68b9      	ldr	r1, [r7, #8]
 80084bc:	69b8      	ldr	r0, [r7, #24]
 80084be:	f7ff feac 	bl	800821a <put_fat>
 80084c2:	4603      	mov	r3, r0
 80084c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80084c6:	7ffb      	ldrb	r3, [r7, #31]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d001      	beq.n	80084d0 <remove_chain+0x88>
 80084cc:	7ffb      	ldrb	r3, [r7, #31]
 80084ce:	e01c      	b.n	800850a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	695a      	ldr	r2, [r3, #20]
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	699b      	ldr	r3, [r3, #24]
 80084d8:	3b02      	subs	r3, #2
 80084da:	429a      	cmp	r2, r3
 80084dc:	d20b      	bcs.n	80084f6 <remove_chain+0xae>
			fs->free_clst++;
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	1c5a      	adds	r2, r3, #1
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80084e8:	69bb      	ldr	r3, [r7, #24]
 80084ea:	791b      	ldrb	r3, [r3, #4]
 80084ec:	f043 0301 	orr.w	r3, r3, #1
 80084f0:	b2da      	uxtb	r2, r3
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80084fa:	69bb      	ldr	r3, [r7, #24]
 80084fc:	699a      	ldr	r2, [r3, #24]
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	429a      	cmp	r2, r3
 8008502:	d8c6      	bhi.n	8008492 <remove_chain+0x4a>
 8008504:	e000      	b.n	8008508 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008506:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008508:	2300      	movs	r3, #0
}
 800850a:	4618      	mov	r0, r3
 800850c:	3720      	adds	r7, #32
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008512:	b580      	push	{r7, lr}
 8008514:	b088      	sub	sp, #32
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
 800851a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10d      	bne.n	8008544 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	691b      	ldr	r3, [r3, #16]
 800852c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d004      	beq.n	800853e <create_chain+0x2c>
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	699a      	ldr	r2, [r3, #24]
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	429a      	cmp	r2, r3
 800853c:	d81b      	bhi.n	8008576 <create_chain+0x64>
 800853e:	2301      	movs	r3, #1
 8008540:	61bb      	str	r3, [r7, #24]
 8008542:	e018      	b.n	8008576 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008544:	6839      	ldr	r1, [r7, #0]
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f7ff fd97 	bl	800807a <get_fat>
 800854c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d801      	bhi.n	8008558 <create_chain+0x46>
 8008554:	2301      	movs	r3, #1
 8008556:	e070      	b.n	800863a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800855e:	d101      	bne.n	8008564 <create_chain+0x52>
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	e06a      	b.n	800863a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	699a      	ldr	r2, [r3, #24]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	429a      	cmp	r2, r3
 800856c:	d901      	bls.n	8008572 <create_chain+0x60>
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	e063      	b.n	800863a <create_chain+0x128>
		scl = clst;
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	3301      	adds	r3, #1
 800857e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	699a      	ldr	r2, [r3, #24]
 8008584:	69fb      	ldr	r3, [r7, #28]
 8008586:	429a      	cmp	r2, r3
 8008588:	d807      	bhi.n	800859a <create_chain+0x88>
				ncl = 2;
 800858a:	2302      	movs	r3, #2
 800858c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800858e:	69fa      	ldr	r2, [r7, #28]
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	429a      	cmp	r2, r3
 8008594:	d901      	bls.n	800859a <create_chain+0x88>
 8008596:	2300      	movs	r3, #0
 8008598:	e04f      	b.n	800863a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800859a:	69f9      	ldr	r1, [r7, #28]
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7ff fd6c 	bl	800807a <get_fat>
 80085a2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00e      	beq.n	80085c8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d003      	beq.n	80085b8 <create_chain+0xa6>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085b6:	d101      	bne.n	80085bc <create_chain+0xaa>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	e03e      	b.n	800863a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80085bc:	69fa      	ldr	r2, [r7, #28]
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d1da      	bne.n	800857a <create_chain+0x68>
 80085c4:	2300      	movs	r3, #0
 80085c6:	e038      	b.n	800863a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80085c8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	69f9      	ldr	r1, [r7, #28]
 80085d0:	6938      	ldr	r0, [r7, #16]
 80085d2:	f7ff fe22 	bl	800821a <put_fat>
 80085d6:	4603      	mov	r3, r0
 80085d8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80085da:	7dfb      	ldrb	r3, [r7, #23]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d109      	bne.n	80085f4 <create_chain+0xe2>
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d006      	beq.n	80085f4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80085e6:	69fa      	ldr	r2, [r7, #28]
 80085e8:	6839      	ldr	r1, [r7, #0]
 80085ea:	6938      	ldr	r0, [r7, #16]
 80085ec:	f7ff fe15 	bl	800821a <put_fat>
 80085f0:	4603      	mov	r3, r0
 80085f2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80085f4:	7dfb      	ldrb	r3, [r7, #23]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d116      	bne.n	8008628 <create_chain+0x116>
		fs->last_clst = ncl;
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	69fa      	ldr	r2, [r7, #28]
 80085fe:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	695a      	ldr	r2, [r3, #20]
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	3b02      	subs	r3, #2
 800860a:	429a      	cmp	r2, r3
 800860c:	d804      	bhi.n	8008618 <create_chain+0x106>
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	1e5a      	subs	r2, r3, #1
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	791b      	ldrb	r3, [r3, #4]
 800861c:	f043 0301 	orr.w	r3, r3, #1
 8008620:	b2da      	uxtb	r2, r3
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	711a      	strb	r2, [r3, #4]
 8008626:	e007      	b.n	8008638 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008628:	7dfb      	ldrb	r3, [r7, #23]
 800862a:	2b01      	cmp	r3, #1
 800862c:	d102      	bne.n	8008634 <create_chain+0x122>
 800862e:	f04f 33ff 	mov.w	r3, #4294967295
 8008632:	e000      	b.n	8008636 <create_chain+0x124>
 8008634:	2301      	movs	r3, #1
 8008636:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008638:	69fb      	ldr	r3, [r7, #28]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3720      	adds	r7, #32
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008642:	b480      	push	{r7}
 8008644:	b087      	sub	sp, #28
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008656:	3304      	adds	r3, #4
 8008658:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	899b      	ldrh	r3, [r3, #12]
 800865e:	461a      	mov	r2, r3
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	fbb3 f3f2 	udiv	r3, r3, r2
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	8952      	ldrh	r2, [r2, #10]
 800866a:	fbb3 f3f2 	udiv	r3, r3, r2
 800866e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	1d1a      	adds	r2, r3, #4
 8008674:	613a      	str	r2, [r7, #16]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d101      	bne.n	8008684 <clmt_clust+0x42>
 8008680:	2300      	movs	r3, #0
 8008682:	e010      	b.n	80086a6 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008684:	697a      	ldr	r2, [r7, #20]
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	429a      	cmp	r2, r3
 800868a:	d307      	bcc.n	800869c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	1ad3      	subs	r3, r2, r3
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	3304      	adds	r3, #4
 8008698:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800869a:	e7e9      	b.n	8008670 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800869c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	4413      	add	r3, r2
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	371c      	adds	r7, #28
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr

080086b2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80086b2:	b580      	push	{r7, lr}
 80086b4:	b086      	sub	sp, #24
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	6078      	str	r0, [r7, #4]
 80086ba:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80086c8:	d204      	bcs.n	80086d4 <dir_sdi+0x22>
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	f003 031f 	and.w	r3, r3, #31
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d001      	beq.n	80086d8 <dir_sdi+0x26>
		return FR_INT_ERR;
 80086d4:	2302      	movs	r3, #2
 80086d6:	e071      	b.n	80087bc <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	683a      	ldr	r2, [r7, #0]
 80086dc:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d106      	bne.n	80086f8 <dir_sdi+0x46>
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	2b02      	cmp	r3, #2
 80086f0:	d902      	bls.n	80086f8 <dir_sdi+0x46>
		clst = fs->dirbase;
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10c      	bne.n	8008718 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	095b      	lsrs	r3, r3, #5
 8008702:	693a      	ldr	r2, [r7, #16]
 8008704:	8912      	ldrh	r2, [r2, #8]
 8008706:	4293      	cmp	r3, r2
 8008708:	d301      	bcc.n	800870e <dir_sdi+0x5c>
 800870a:	2302      	movs	r3, #2
 800870c:	e056      	b.n	80087bc <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	61da      	str	r2, [r3, #28]
 8008716:	e02d      	b.n	8008774 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	895b      	ldrh	r3, [r3, #10]
 800871c:	461a      	mov	r2, r3
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	899b      	ldrh	r3, [r3, #12]
 8008722:	fb03 f302 	mul.w	r3, r3, r2
 8008726:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008728:	e019      	b.n	800875e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6979      	ldr	r1, [r7, #20]
 800872e:	4618      	mov	r0, r3
 8008730:	f7ff fca3 	bl	800807a <get_fat>
 8008734:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800873c:	d101      	bne.n	8008742 <dir_sdi+0x90>
 800873e:	2301      	movs	r3, #1
 8008740:	e03c      	b.n	80087bc <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d904      	bls.n	8008752 <dir_sdi+0xa0>
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	699a      	ldr	r2, [r3, #24]
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	429a      	cmp	r2, r3
 8008750:	d801      	bhi.n	8008756 <dir_sdi+0xa4>
 8008752:	2302      	movs	r3, #2
 8008754:	e032      	b.n	80087bc <dir_sdi+0x10a>
			ofs -= csz;
 8008756:	683a      	ldr	r2, [r7, #0]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800875e:	683a      	ldr	r2, [r7, #0]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	429a      	cmp	r2, r3
 8008764:	d2e1      	bcs.n	800872a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008766:	6979      	ldr	r1, [r7, #20]
 8008768:	6938      	ldr	r0, [r7, #16]
 800876a:	f7ff fc67 	bl	800803c <clust2sect>
 800876e:	4602      	mov	r2, r0
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	697a      	ldr	r2, [r7, #20]
 8008778:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	69db      	ldr	r3, [r3, #28]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d101      	bne.n	8008786 <dir_sdi+0xd4>
 8008782:	2302      	movs	r3, #2
 8008784:	e01a      	b.n	80087bc <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	69da      	ldr	r2, [r3, #28]
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	899b      	ldrh	r3, [r3, #12]
 800878e:	4619      	mov	r1, r3
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	fbb3 f3f1 	udiv	r3, r3, r1
 8008796:	441a      	add	r2, r3
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	899b      	ldrh	r3, [r3, #12]
 80087a6:	461a      	mov	r2, r3
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80087ae:	fb02 f200 	mul.w	r2, r2, r0
 80087b2:	1a9b      	subs	r3, r3, r2
 80087b4:	18ca      	adds	r2, r1, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3718      	adds	r7, #24
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	3320      	adds	r3, #32
 80087da:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	69db      	ldr	r3, [r3, #28]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d003      	beq.n	80087ec <dir_next+0x28>
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80087ea:	d301      	bcc.n	80087f0 <dir_next+0x2c>
 80087ec:	2304      	movs	r3, #4
 80087ee:	e0bb      	b.n	8008968 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	899b      	ldrh	r3, [r3, #12]
 80087f4:	461a      	mov	r2, r3
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80087fc:	fb02 f201 	mul.w	r2, r2, r1
 8008800:	1a9b      	subs	r3, r3, r2
 8008802:	2b00      	cmp	r3, #0
 8008804:	f040 809d 	bne.w	8008942 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	69db      	ldr	r3, [r3, #28]
 800880c:	1c5a      	adds	r2, r3, #1
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	699b      	ldr	r3, [r3, #24]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10b      	bne.n	8008832 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	095b      	lsrs	r3, r3, #5
 800881e:	68fa      	ldr	r2, [r7, #12]
 8008820:	8912      	ldrh	r2, [r2, #8]
 8008822:	4293      	cmp	r3, r2
 8008824:	f0c0 808d 	bcc.w	8008942 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	61da      	str	r2, [r3, #28]
 800882e:	2304      	movs	r3, #4
 8008830:	e09a      	b.n	8008968 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	899b      	ldrh	r3, [r3, #12]
 8008836:	461a      	mov	r2, r3
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	fbb3 f3f2 	udiv	r3, r3, r2
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	8952      	ldrh	r2, [r2, #10]
 8008842:	3a01      	subs	r2, #1
 8008844:	4013      	ands	r3, r2
 8008846:	2b00      	cmp	r3, #0
 8008848:	d17b      	bne.n	8008942 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	4619      	mov	r1, r3
 8008852:	4610      	mov	r0, r2
 8008854:	f7ff fc11 	bl	800807a <get_fat>
 8008858:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d801      	bhi.n	8008864 <dir_next+0xa0>
 8008860:	2302      	movs	r3, #2
 8008862:	e081      	b.n	8008968 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800886a:	d101      	bne.n	8008870 <dir_next+0xac>
 800886c:	2301      	movs	r3, #1
 800886e:	e07b      	b.n	8008968 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	699a      	ldr	r2, [r3, #24]
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	429a      	cmp	r2, r3
 8008878:	d859      	bhi.n	800892e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d104      	bne.n	800888a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	61da      	str	r2, [r3, #28]
 8008886:	2304      	movs	r3, #4
 8008888:	e06e      	b.n	8008968 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	699b      	ldr	r3, [r3, #24]
 8008890:	4619      	mov	r1, r3
 8008892:	4610      	mov	r0, r2
 8008894:	f7ff fe3d 	bl	8008512 <create_chain>
 8008898:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d101      	bne.n	80088a4 <dir_next+0xe0>
 80088a0:	2307      	movs	r3, #7
 80088a2:	e061      	b.n	8008968 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	d101      	bne.n	80088ae <dir_next+0xea>
 80088aa:	2302      	movs	r3, #2
 80088ac:	e05c      	b.n	8008968 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088b4:	d101      	bne.n	80088ba <dir_next+0xf6>
 80088b6:	2301      	movs	r3, #1
 80088b8:	e056      	b.n	8008968 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f7ff fadc 	bl	8007e78 <sync_window>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d001      	beq.n	80088ca <dir_next+0x106>
 80088c6:	2301      	movs	r3, #1
 80088c8:	e04e      	b.n	8008968 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	899b      	ldrh	r3, [r3, #12]
 80088d4:	461a      	mov	r2, r3
 80088d6:	2100      	movs	r1, #0
 80088d8:	f7ff f941 	bl	8007b5e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80088dc:	2300      	movs	r3, #0
 80088de:	613b      	str	r3, [r7, #16]
 80088e0:	6979      	ldr	r1, [r7, #20]
 80088e2:	68f8      	ldr	r0, [r7, #12]
 80088e4:	f7ff fbaa 	bl	800803c <clust2sect>
 80088e8:	4602      	mov	r2, r0
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	631a      	str	r2, [r3, #48]	; 0x30
 80088ee:	e012      	b.n	8008916 <dir_next+0x152>
						fs->wflag = 1;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2201      	movs	r2, #1
 80088f4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80088f6:	68f8      	ldr	r0, [r7, #12]
 80088f8:	f7ff fabe 	bl	8007e78 <sync_window>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d001      	beq.n	8008906 <dir_next+0x142>
 8008902:	2301      	movs	r3, #1
 8008904:	e030      	b.n	8008968 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	3301      	adds	r3, #1
 800890a:	613b      	str	r3, [r7, #16]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008910:	1c5a      	adds	r2, r3, #1
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	631a      	str	r2, [r3, #48]	; 0x30
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	895b      	ldrh	r3, [r3, #10]
 800891a:	461a      	mov	r2, r3
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	429a      	cmp	r2, r3
 8008920:	d8e6      	bhi.n	80088f0 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	1ad2      	subs	r2, r2, r3
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008934:	6979      	ldr	r1, [r7, #20]
 8008936:	68f8      	ldr	r0, [r7, #12]
 8008938:	f7ff fb80 	bl	800803c <clust2sect>
 800893c:	4602      	mov	r2, r0
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	68ba      	ldr	r2, [r7, #8]
 8008946:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	899b      	ldrh	r3, [r3, #12]
 8008952:	461a      	mov	r2, r3
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	fbb3 f0f2 	udiv	r0, r3, r2
 800895a:	fb02 f200 	mul.w	r2, r2, r0
 800895e:	1a9b      	subs	r3, r3, r2
 8008960:	18ca      	adds	r2, r1, r3
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3718      	adds	r7, #24
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008980:	2100      	movs	r1, #0
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f7ff fe95 	bl	80086b2 <dir_sdi>
 8008988:	4603      	mov	r3, r0
 800898a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800898c:	7dfb      	ldrb	r3, [r7, #23]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d12b      	bne.n	80089ea <dir_alloc+0x7a>
		n = 0;
 8008992:	2300      	movs	r3, #0
 8008994:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	69db      	ldr	r3, [r3, #28]
 800899a:	4619      	mov	r1, r3
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f7ff faaf 	bl	8007f00 <move_window>
 80089a2:	4603      	mov	r3, r0
 80089a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80089a6:	7dfb      	ldrb	r3, [r7, #23]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d11d      	bne.n	80089e8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a1b      	ldr	r3, [r3, #32]
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	2be5      	cmp	r3, #229	; 0xe5
 80089b4:	d004      	beq.n	80089c0 <dir_alloc+0x50>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a1b      	ldr	r3, [r3, #32]
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d107      	bne.n	80089d0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	3301      	adds	r3, #1
 80089c4:	613b      	str	r3, [r7, #16]
 80089c6:	693a      	ldr	r2, [r7, #16]
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d102      	bne.n	80089d4 <dir_alloc+0x64>
 80089ce:	e00c      	b.n	80089ea <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80089d0:	2300      	movs	r3, #0
 80089d2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80089d4:	2101      	movs	r1, #1
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f7ff fef4 	bl	80087c4 <dir_next>
 80089dc:	4603      	mov	r3, r0
 80089de:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80089e0:	7dfb      	ldrb	r3, [r7, #23]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d0d7      	beq.n	8008996 <dir_alloc+0x26>
 80089e6:	e000      	b.n	80089ea <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80089e8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80089ea:	7dfb      	ldrb	r3, [r7, #23]
 80089ec:	2b04      	cmp	r3, #4
 80089ee:	d101      	bne.n	80089f4 <dir_alloc+0x84>
 80089f0:	2307      	movs	r3, #7
 80089f2:	75fb      	strb	r3, [r7, #23]
	return res;
 80089f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3718      	adds	r7, #24
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}

080089fe <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80089fe:	b580      	push	{r7, lr}
 8008a00:	b084      	sub	sp, #16
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
 8008a06:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	331a      	adds	r3, #26
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f7ff f803 	bl	8007a18 <ld_word>
 8008a12:	4603      	mov	r3, r0
 8008a14:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	2b03      	cmp	r3, #3
 8008a1c:	d109      	bne.n	8008a32 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	3314      	adds	r3, #20
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7fe fff8 	bl	8007a18 <ld_word>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	041b      	lsls	r3, r3, #16
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008a32:	68fb      	ldr	r3, [r7, #12]
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	3710      	adds	r7, #16
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	60f8      	str	r0, [r7, #12]
 8008a44:	60b9      	str	r1, [r7, #8]
 8008a46:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	331a      	adds	r3, #26
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	b292      	uxth	r2, r2
 8008a50:	4611      	mov	r1, r2
 8008a52:	4618      	mov	r0, r3
 8008a54:	f7ff f81b 	bl	8007a8e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	2b03      	cmp	r3, #3
 8008a5e:	d109      	bne.n	8008a74 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	f103 0214 	add.w	r2, r3, #20
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	0c1b      	lsrs	r3, r3, #16
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	4610      	mov	r0, r2
 8008a70:	f7ff f80d 	bl	8007a8e <st_word>
	}
}
 8008a74:	bf00      	nop
 8008a76:	3710      	adds	r7, #16
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b086      	sub	sp, #24
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008a8a:	2100      	movs	r1, #0
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f7ff fe10 	bl	80086b2 <dir_sdi>
 8008a92:	4603      	mov	r3, r0
 8008a94:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008a96:	7dfb      	ldrb	r3, [r7, #23]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d001      	beq.n	8008aa0 <dir_find+0x24>
 8008a9c:	7dfb      	ldrb	r3, [r7, #23]
 8008a9e:	e03e      	b.n	8008b1e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	6938      	ldr	r0, [r7, #16]
 8008aa8:	f7ff fa2a 	bl	8007f00 <move_window>
 8008aac:	4603      	mov	r3, r0
 8008aae:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008ab0:	7dfb      	ldrb	r3, [r7, #23]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d12f      	bne.n	8008b16 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a1b      	ldr	r3, [r3, #32]
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008abe:	7bfb      	ldrb	r3, [r7, #15]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d102      	bne.n	8008aca <dir_find+0x4e>
 8008ac4:	2304      	movs	r3, #4
 8008ac6:	75fb      	strb	r3, [r7, #23]
 8008ac8:	e028      	b.n	8008b1c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	330b      	adds	r3, #11
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ad6:	b2da      	uxtb	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a1b      	ldr	r3, [r3, #32]
 8008ae0:	330b      	adds	r3, #11
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	f003 0308 	and.w	r3, r3, #8
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d10a      	bne.n	8008b02 <dir_find+0x86>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a18      	ldr	r0, [r3, #32]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	3324      	adds	r3, #36	; 0x24
 8008af4:	220b      	movs	r2, #11
 8008af6:	4619      	mov	r1, r3
 8008af8:	f7ff f84b 	bl	8007b92 <mem_cmp>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00b      	beq.n	8008b1a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008b02:	2100      	movs	r1, #0
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7ff fe5d 	bl	80087c4 <dir_next>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008b0e:	7dfb      	ldrb	r3, [r7, #23]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d0c5      	beq.n	8008aa0 <dir_find+0x24>
 8008b14:	e002      	b.n	8008b1c <dir_find+0xa0>
		if (res != FR_OK) break;
 8008b16:	bf00      	nop
 8008b18:	e000      	b.n	8008b1c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008b1a:	bf00      	nop

	return res;
 8008b1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3718      	adds	r7, #24
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}

08008b26 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b084      	sub	sp, #16
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008b34:	2101      	movs	r1, #1
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f7ff ff1a 	bl	8008970 <dir_alloc>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d11c      	bne.n	8008b80 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	69db      	ldr	r3, [r3, #28]
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	68b8      	ldr	r0, [r7, #8]
 8008b4e:	f7ff f9d7 	bl	8007f00 <move_window>
 8008b52:	4603      	mov	r3, r0
 8008b54:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d111      	bne.n	8008b80 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	2220      	movs	r2, #32
 8008b62:	2100      	movs	r1, #0
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7fe fffa 	bl	8007b5e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6a18      	ldr	r0, [r3, #32]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3324      	adds	r3, #36	; 0x24
 8008b72:	220b      	movs	r2, #11
 8008b74:	4619      	mov	r1, r3
 8008b76:	f7fe ffd1 	bl	8007b1c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
	...

08008b8c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b088      	sub	sp, #32
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	60fb      	str	r3, [r7, #12]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	3324      	adds	r3, #36	; 0x24
 8008ba0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008ba2:	220b      	movs	r2, #11
 8008ba4:	2120      	movs	r1, #32
 8008ba6:	68b8      	ldr	r0, [r7, #8]
 8008ba8:	f7fe ffd9 	bl	8007b5e <mem_set>
	si = i = 0; ni = 8;
 8008bac:	2300      	movs	r3, #0
 8008bae:	613b      	str	r3, [r7, #16]
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	2308      	movs	r3, #8
 8008bb6:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	1c5a      	adds	r2, r3, #1
 8008bbc:	617a      	str	r2, [r7, #20]
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008bc6:	7ffb      	ldrb	r3, [r7, #31]
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	d94e      	bls.n	8008c6a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008bcc:	7ffb      	ldrb	r3, [r7, #31]
 8008bce:	2b2f      	cmp	r3, #47	; 0x2f
 8008bd0:	d006      	beq.n	8008be0 <create_name+0x54>
 8008bd2:	7ffb      	ldrb	r3, [r7, #31]
 8008bd4:	2b5c      	cmp	r3, #92	; 0x5c
 8008bd6:	d110      	bne.n	8008bfa <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008bd8:	e002      	b.n	8008be0 <create_name+0x54>
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	617b      	str	r3, [r7, #20]
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	4413      	add	r3, r2
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	2b2f      	cmp	r3, #47	; 0x2f
 8008bea:	d0f6      	beq.n	8008bda <create_name+0x4e>
 8008bec:	68fa      	ldr	r2, [r7, #12]
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	2b5c      	cmp	r3, #92	; 0x5c
 8008bf6:	d0f0      	beq.n	8008bda <create_name+0x4e>
			break;
 8008bf8:	e038      	b.n	8008c6c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008bfa:	7ffb      	ldrb	r3, [r7, #31]
 8008bfc:	2b2e      	cmp	r3, #46	; 0x2e
 8008bfe:	d003      	beq.n	8008c08 <create_name+0x7c>
 8008c00:	693a      	ldr	r2, [r7, #16]
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d30c      	bcc.n	8008c22 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	2b0b      	cmp	r3, #11
 8008c0c:	d002      	beq.n	8008c14 <create_name+0x88>
 8008c0e:	7ffb      	ldrb	r3, [r7, #31]
 8008c10:	2b2e      	cmp	r3, #46	; 0x2e
 8008c12:	d001      	beq.n	8008c18 <create_name+0x8c>
 8008c14:	2306      	movs	r3, #6
 8008c16:	e044      	b.n	8008ca2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008c18:	2308      	movs	r3, #8
 8008c1a:	613b      	str	r3, [r7, #16]
 8008c1c:	230b      	movs	r3, #11
 8008c1e:	61bb      	str	r3, [r7, #24]
			continue;
 8008c20:	e022      	b.n	8008c68 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008c22:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	da04      	bge.n	8008c34 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008c2a:	7ffb      	ldrb	r3, [r7, #31]
 8008c2c:	3b80      	subs	r3, #128	; 0x80
 8008c2e:	4a1f      	ldr	r2, [pc, #124]	; (8008cac <create_name+0x120>)
 8008c30:	5cd3      	ldrb	r3, [r2, r3]
 8008c32:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008c34:	7ffb      	ldrb	r3, [r7, #31]
 8008c36:	4619      	mov	r1, r3
 8008c38:	481d      	ldr	r0, [pc, #116]	; (8008cb0 <create_name+0x124>)
 8008c3a:	f7fe ffd1 	bl	8007be0 <chk_chr>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <create_name+0xbc>
 8008c44:	2306      	movs	r3, #6
 8008c46:	e02c      	b.n	8008ca2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008c48:	7ffb      	ldrb	r3, [r7, #31]
 8008c4a:	2b60      	cmp	r3, #96	; 0x60
 8008c4c:	d905      	bls.n	8008c5a <create_name+0xce>
 8008c4e:	7ffb      	ldrb	r3, [r7, #31]
 8008c50:	2b7a      	cmp	r3, #122	; 0x7a
 8008c52:	d802      	bhi.n	8008c5a <create_name+0xce>
 8008c54:	7ffb      	ldrb	r3, [r7, #31]
 8008c56:	3b20      	subs	r3, #32
 8008c58:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	1c5a      	adds	r2, r3, #1
 8008c5e:	613a      	str	r2, [r7, #16]
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	4413      	add	r3, r2
 8008c64:	7ffa      	ldrb	r2, [r7, #31]
 8008c66:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008c68:	e7a6      	b.n	8008bb8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008c6a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	441a      	add	r2, r3
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d101      	bne.n	8008c80 <create_name+0xf4>
 8008c7c:	2306      	movs	r3, #6
 8008c7e:	e010      	b.n	8008ca2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	2be5      	cmp	r3, #229	; 0xe5
 8008c86:	d102      	bne.n	8008c8e <create_name+0x102>
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	2205      	movs	r2, #5
 8008c8c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	330b      	adds	r3, #11
 8008c92:	7ffa      	ldrb	r2, [r7, #31]
 8008c94:	2a20      	cmp	r2, #32
 8008c96:	d801      	bhi.n	8008c9c <create_name+0x110>
 8008c98:	2204      	movs	r2, #4
 8008c9a:	e000      	b.n	8008c9e <create_name+0x112>
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008ca0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3720      	adds	r7, #32
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	bf00      	nop
 8008cac:	08010a3c 	.word	0x08010a3c
 8008cb0:	08010628 	.word	0x08010628

08008cb4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b086      	sub	sp, #24
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008cc8:	e002      	b.n	8008cd0 <follow_path+0x1c>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	3301      	adds	r3, #1
 8008cce:	603b      	str	r3, [r7, #0]
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	2b2f      	cmp	r3, #47	; 0x2f
 8008cd6:	d0f8      	beq.n	8008cca <follow_path+0x16>
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	2b5c      	cmp	r3, #92	; 0x5c
 8008cde:	d0f4      	beq.n	8008cca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	2b1f      	cmp	r3, #31
 8008cec:	d80a      	bhi.n	8008d04 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2280      	movs	r2, #128	; 0x80
 8008cf2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f7ff fcda 	bl	80086b2 <dir_sdi>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	75fb      	strb	r3, [r7, #23]
 8008d02:	e048      	b.n	8008d96 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008d04:	463b      	mov	r3, r7
 8008d06:	4619      	mov	r1, r3
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f7ff ff3f 	bl	8008b8c <create_name>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008d12:	7dfb      	ldrb	r3, [r7, #23]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d139      	bne.n	8008d8c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f7ff feaf 	bl	8008a7c <dir_find>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008d28:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008d2a:	7dfb      	ldrb	r3, [r7, #23]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d00a      	beq.n	8008d46 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008d30:	7dfb      	ldrb	r3, [r7, #23]
 8008d32:	2b04      	cmp	r3, #4
 8008d34:	d12c      	bne.n	8008d90 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008d36:	7afb      	ldrb	r3, [r7, #11]
 8008d38:	f003 0304 	and.w	r3, r3, #4
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d127      	bne.n	8008d90 <follow_path+0xdc>
 8008d40:	2305      	movs	r3, #5
 8008d42:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008d44:	e024      	b.n	8008d90 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008d46:	7afb      	ldrb	r3, [r7, #11]
 8008d48:	f003 0304 	and.w	r3, r3, #4
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d121      	bne.n	8008d94 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	799b      	ldrb	r3, [r3, #6]
 8008d54:	f003 0310 	and.w	r3, r3, #16
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d102      	bne.n	8008d62 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008d5c:	2305      	movs	r3, #5
 8008d5e:	75fb      	strb	r3, [r7, #23]
 8008d60:	e019      	b.n	8008d96 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	695b      	ldr	r3, [r3, #20]
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	8992      	ldrh	r2, [r2, #12]
 8008d70:	fbb3 f0f2 	udiv	r0, r3, r2
 8008d74:	fb02 f200 	mul.w	r2, r2, r0
 8008d78:	1a9b      	subs	r3, r3, r2
 8008d7a:	440b      	add	r3, r1
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f7ff fe3d 	bl	80089fe <ld_clust>
 8008d84:	4602      	mov	r2, r0
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008d8a:	e7bb      	b.n	8008d04 <follow_path+0x50>
			if (res != FR_OK) break;
 8008d8c:	bf00      	nop
 8008d8e:	e002      	b.n	8008d96 <follow_path+0xe2>
				break;
 8008d90:	bf00      	nop
 8008d92:	e000      	b.n	8008d96 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008d94:	bf00      	nop
			}
		}
	}

	return res;
 8008d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3718      	adds	r7, #24
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b087      	sub	sp, #28
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008da8:	f04f 33ff 	mov.w	r3, #4294967295
 8008dac:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d031      	beq.n	8008e1a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	617b      	str	r3, [r7, #20]
 8008dbc:	e002      	b.n	8008dc4 <get_ldnumber+0x24>
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	617b      	str	r3, [r7, #20]
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	2b20      	cmp	r3, #32
 8008dca:	d903      	bls.n	8008dd4 <get_ldnumber+0x34>
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	2b3a      	cmp	r3, #58	; 0x3a
 8008dd2:	d1f4      	bne.n	8008dbe <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	2b3a      	cmp	r3, #58	; 0x3a
 8008dda:	d11c      	bne.n	8008e16 <get_ldnumber+0x76>
			tp = *path;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	1c5a      	adds	r2, r3, #1
 8008de6:	60fa      	str	r2, [r7, #12]
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	3b30      	subs	r3, #48	; 0x30
 8008dec:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	2b09      	cmp	r3, #9
 8008df2:	d80e      	bhi.n	8008e12 <get_ldnumber+0x72>
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d10a      	bne.n	8008e12 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d107      	bne.n	8008e12 <get_ldnumber+0x72>
					vol = (int)i;
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	617b      	str	r3, [r7, #20]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	697a      	ldr	r2, [r7, #20]
 8008e10:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	e002      	b.n	8008e1c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008e16:	2300      	movs	r3, #0
 8008e18:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008e1a:	693b      	ldr	r3, [r7, #16]
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	371c      	adds	r7, #28
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b082      	sub	sp, #8
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	70da      	strb	r2, [r3, #3]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e3e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008e40:	6839      	ldr	r1, [r7, #0]
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f7ff f85c 	bl	8007f00 <move_window>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d001      	beq.n	8008e52 <check_fs+0x2a>
 8008e4e:	2304      	movs	r3, #4
 8008e50:	e038      	b.n	8008ec4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	3334      	adds	r3, #52	; 0x34
 8008e56:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7fe fddc 	bl	8007a18 <ld_word>
 8008e60:	4603      	mov	r3, r0
 8008e62:	461a      	mov	r2, r3
 8008e64:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d001      	beq.n	8008e70 <check_fs+0x48>
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	e029      	b.n	8008ec4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008e76:	2be9      	cmp	r3, #233	; 0xe9
 8008e78:	d009      	beq.n	8008e8e <check_fs+0x66>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008e80:	2beb      	cmp	r3, #235	; 0xeb
 8008e82:	d11e      	bne.n	8008ec2 <check_fs+0x9a>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008e8a:	2b90      	cmp	r3, #144	; 0x90
 8008e8c:	d119      	bne.n	8008ec2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	3334      	adds	r3, #52	; 0x34
 8008e92:	3336      	adds	r3, #54	; 0x36
 8008e94:	4618      	mov	r0, r3
 8008e96:	f7fe fdd7 	bl	8007a48 <ld_dword>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008ea0:	4a0a      	ldr	r2, [pc, #40]	; (8008ecc <check_fs+0xa4>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d101      	bne.n	8008eaa <check_fs+0x82>
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	e00c      	b.n	8008ec4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	3334      	adds	r3, #52	; 0x34
 8008eae:	3352      	adds	r3, #82	; 0x52
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f7fe fdc9 	bl	8007a48 <ld_dword>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	4b05      	ldr	r3, [pc, #20]	; (8008ed0 <check_fs+0xa8>)
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d101      	bne.n	8008ec2 <check_fs+0x9a>
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	e000      	b.n	8008ec4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008ec2:	2302      	movs	r3, #2
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3708      	adds	r7, #8
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}
 8008ecc:	00544146 	.word	0x00544146
 8008ed0:	33544146 	.word	0x33544146

08008ed4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b096      	sub	sp, #88	; 0x58
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	4613      	mov	r3, r2
 8008ee0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008ee8:	68f8      	ldr	r0, [r7, #12]
 8008eea:	f7ff ff59 	bl	8008da0 <get_ldnumber>
 8008eee:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	da01      	bge.n	8008efa <find_volume+0x26>
 8008ef6:	230b      	movs	r3, #11
 8008ef8:	e265      	b.n	80093c6 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008efa:	4ab0      	ldr	r2, [pc, #704]	; (80091bc <find_volume+0x2e8>)
 8008efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f02:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d101      	bne.n	8008f0e <find_volume+0x3a>
 8008f0a:	230c      	movs	r3, #12
 8008f0c:	e25b      	b.n	80093c6 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f12:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008f14:	79fb      	ldrb	r3, [r7, #7]
 8008f16:	f023 0301 	bic.w	r3, r3, #1
 8008f1a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d01a      	beq.n	8008f5a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f26:	785b      	ldrb	r3, [r3, #1]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f7fe fcd7 	bl	80078dc <disk_status>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008f34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008f38:	f003 0301 	and.w	r3, r3, #1
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d10c      	bne.n	8008f5a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008f40:	79fb      	ldrb	r3, [r7, #7]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d007      	beq.n	8008f56 <find_volume+0x82>
 8008f46:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008f4a:	f003 0304 	and.w	r3, r3, #4
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d001      	beq.n	8008f56 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008f52:	230a      	movs	r3, #10
 8008f54:	e237      	b.n	80093c6 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8008f56:	2300      	movs	r3, #0
 8008f58:	e235      	b.n	80093c6 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f62:	b2da      	uxtb	r2, r3
 8008f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f66:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f6a:	785b      	ldrb	r3, [r3, #1]
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7fe fccf 	bl	8007910 <disk_initialize>
 8008f72:	4603      	mov	r3, r0
 8008f74:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008f78:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008f7c:	f003 0301 	and.w	r3, r3, #1
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d001      	beq.n	8008f88 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008f84:	2303      	movs	r3, #3
 8008f86:	e21e      	b.n	80093c6 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008f88:	79fb      	ldrb	r3, [r7, #7]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d007      	beq.n	8008f9e <find_volume+0xca>
 8008f8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008f92:	f003 0304 	and.w	r3, r3, #4
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d001      	beq.n	8008f9e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008f9a:	230a      	movs	r3, #10
 8008f9c:	e213      	b.n	80093c6 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa0:	7858      	ldrb	r0, [r3, #1]
 8008fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa4:	330c      	adds	r3, #12
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	2102      	movs	r1, #2
 8008faa:	f7fe fd17 	bl	80079dc <disk_ioctl>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d001      	beq.n	8008fb8 <find_volume+0xe4>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e206      	b.n	80093c6 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8008fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fba:	899b      	ldrh	r3, [r3, #12]
 8008fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fc0:	d80d      	bhi.n	8008fde <find_volume+0x10a>
 8008fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc4:	899b      	ldrh	r3, [r3, #12]
 8008fc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fca:	d308      	bcc.n	8008fde <find_volume+0x10a>
 8008fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fce:	899b      	ldrh	r3, [r3, #12]
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd4:	899b      	ldrh	r3, [r3, #12]
 8008fd6:	3b01      	subs	r3, #1
 8008fd8:	4013      	ands	r3, r2
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d001      	beq.n	8008fe2 <find_volume+0x10e>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e1f1      	b.n	80093c6 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008fe6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008fe8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008fea:	f7ff ff1d 	bl	8008e28 <check_fs>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008ff4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ff8:	2b02      	cmp	r3, #2
 8008ffa:	d14b      	bne.n	8009094 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	643b      	str	r3, [r7, #64]	; 0x40
 8009000:	e01f      	b.n	8009042 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009004:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009008:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800900a:	011b      	lsls	r3, r3, #4
 800900c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009010:	4413      	add	r3, r2
 8009012:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009016:	3304      	adds	r3, #4
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d006      	beq.n	800902c <find_volume+0x158>
 800901e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009020:	3308      	adds	r3, #8
 8009022:	4618      	mov	r0, r3
 8009024:	f7fe fd10 	bl	8007a48 <ld_dword>
 8009028:	4602      	mov	r2, r0
 800902a:	e000      	b.n	800902e <find_volume+0x15a>
 800902c:	2200      	movs	r2, #0
 800902e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8009036:	440b      	add	r3, r1
 8009038:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800903c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800903e:	3301      	adds	r3, #1
 8009040:	643b      	str	r3, [r7, #64]	; 0x40
 8009042:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009044:	2b03      	cmp	r3, #3
 8009046:	d9dc      	bls.n	8009002 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009048:	2300      	movs	r3, #0
 800904a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800904c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800904e:	2b00      	cmp	r3, #0
 8009050:	d002      	beq.n	8009058 <find_volume+0x184>
 8009052:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009054:	3b01      	subs	r3, #1
 8009056:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8009060:	4413      	add	r3, r2
 8009062:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009066:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009068:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800906a:	2b00      	cmp	r3, #0
 800906c:	d005      	beq.n	800907a <find_volume+0x1a6>
 800906e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009070:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009072:	f7ff fed9 	bl	8008e28 <check_fs>
 8009076:	4603      	mov	r3, r0
 8009078:	e000      	b.n	800907c <find_volume+0x1a8>
 800907a:	2303      	movs	r3, #3
 800907c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009080:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009084:	2b01      	cmp	r3, #1
 8009086:	d905      	bls.n	8009094 <find_volume+0x1c0>
 8009088:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800908a:	3301      	adds	r3, #1
 800908c:	643b      	str	r3, [r7, #64]	; 0x40
 800908e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009090:	2b03      	cmp	r3, #3
 8009092:	d9e1      	bls.n	8009058 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009094:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009098:	2b04      	cmp	r3, #4
 800909a:	d101      	bne.n	80090a0 <find_volume+0x1cc>
 800909c:	2301      	movs	r3, #1
 800909e:	e192      	b.n	80093c6 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80090a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d901      	bls.n	80090ac <find_volume+0x1d8>
 80090a8:	230d      	movs	r3, #13
 80090aa:	e18c      	b.n	80093c6 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80090ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ae:	3334      	adds	r3, #52	; 0x34
 80090b0:	330b      	adds	r3, #11
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7fe fcb0 	bl	8007a18 <ld_word>
 80090b8:	4603      	mov	r3, r0
 80090ba:	461a      	mov	r2, r3
 80090bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090be:	899b      	ldrh	r3, [r3, #12]
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d001      	beq.n	80090c8 <find_volume+0x1f4>
 80090c4:	230d      	movs	r3, #13
 80090c6:	e17e      	b.n	80093c6 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80090c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ca:	3334      	adds	r3, #52	; 0x34
 80090cc:	3316      	adds	r3, #22
 80090ce:	4618      	mov	r0, r3
 80090d0:	f7fe fca2 	bl	8007a18 <ld_word>
 80090d4:	4603      	mov	r3, r0
 80090d6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80090d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d106      	bne.n	80090ec <find_volume+0x218>
 80090de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090e0:	3334      	adds	r3, #52	; 0x34
 80090e2:	3324      	adds	r3, #36	; 0x24
 80090e4:	4618      	mov	r0, r3
 80090e6:	f7fe fcaf 	bl	8007a48 <ld_dword>
 80090ea:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80090ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090f0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80090f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f4:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80090f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80090fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fe:	789b      	ldrb	r3, [r3, #2]
 8009100:	2b01      	cmp	r3, #1
 8009102:	d005      	beq.n	8009110 <find_volume+0x23c>
 8009104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009106:	789b      	ldrb	r3, [r3, #2]
 8009108:	2b02      	cmp	r3, #2
 800910a:	d001      	beq.n	8009110 <find_volume+0x23c>
 800910c:	230d      	movs	r3, #13
 800910e:	e15a      	b.n	80093c6 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009112:	789b      	ldrb	r3, [r3, #2]
 8009114:	461a      	mov	r2, r3
 8009116:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009118:	fb02 f303 	mul.w	r3, r2, r3
 800911c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800911e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009120:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009124:	b29a      	uxth	r2, r3
 8009126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009128:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800912a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912c:	895b      	ldrh	r3, [r3, #10]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d008      	beq.n	8009144 <find_volume+0x270>
 8009132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009134:	895b      	ldrh	r3, [r3, #10]
 8009136:	461a      	mov	r2, r3
 8009138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800913a:	895b      	ldrh	r3, [r3, #10]
 800913c:	3b01      	subs	r3, #1
 800913e:	4013      	ands	r3, r2
 8009140:	2b00      	cmp	r3, #0
 8009142:	d001      	beq.n	8009148 <find_volume+0x274>
 8009144:	230d      	movs	r3, #13
 8009146:	e13e      	b.n	80093c6 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800914a:	3334      	adds	r3, #52	; 0x34
 800914c:	3311      	adds	r3, #17
 800914e:	4618      	mov	r0, r3
 8009150:	f7fe fc62 	bl	8007a18 <ld_word>
 8009154:	4603      	mov	r3, r0
 8009156:	461a      	mov	r2, r3
 8009158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800915c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915e:	891b      	ldrh	r3, [r3, #8]
 8009160:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009162:	8992      	ldrh	r2, [r2, #12]
 8009164:	0952      	lsrs	r2, r2, #5
 8009166:	b292      	uxth	r2, r2
 8009168:	fbb3 f1f2 	udiv	r1, r3, r2
 800916c:	fb02 f201 	mul.w	r2, r2, r1
 8009170:	1a9b      	subs	r3, r3, r2
 8009172:	b29b      	uxth	r3, r3
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <find_volume+0x2a8>
 8009178:	230d      	movs	r3, #13
 800917a:	e124      	b.n	80093c6 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800917c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800917e:	3334      	adds	r3, #52	; 0x34
 8009180:	3313      	adds	r3, #19
 8009182:	4618      	mov	r0, r3
 8009184:	f7fe fc48 	bl	8007a18 <ld_word>
 8009188:	4603      	mov	r3, r0
 800918a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800918c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800918e:	2b00      	cmp	r3, #0
 8009190:	d106      	bne.n	80091a0 <find_volume+0x2cc>
 8009192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009194:	3334      	adds	r3, #52	; 0x34
 8009196:	3320      	adds	r3, #32
 8009198:	4618      	mov	r0, r3
 800919a:	f7fe fc55 	bl	8007a48 <ld_dword>
 800919e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80091a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091a2:	3334      	adds	r3, #52	; 0x34
 80091a4:	330e      	adds	r3, #14
 80091a6:	4618      	mov	r0, r3
 80091a8:	f7fe fc36 	bl	8007a18 <ld_word>
 80091ac:	4603      	mov	r3, r0
 80091ae:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80091b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d104      	bne.n	80091c0 <find_volume+0x2ec>
 80091b6:	230d      	movs	r3, #13
 80091b8:	e105      	b.n	80093c6 <find_volume+0x4f2>
 80091ba:	bf00      	nop
 80091bc:	20000214 	.word	0x20000214

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80091c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80091c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091c4:	4413      	add	r3, r2
 80091c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80091c8:	8911      	ldrh	r1, [r2, #8]
 80091ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80091cc:	8992      	ldrh	r2, [r2, #12]
 80091ce:	0952      	lsrs	r2, r2, #5
 80091d0:	b292      	uxth	r2, r2
 80091d2:	fbb1 f2f2 	udiv	r2, r1, r2
 80091d6:	b292      	uxth	r2, r2
 80091d8:	4413      	add	r3, r2
 80091da:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80091dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d201      	bcs.n	80091e8 <find_volume+0x314>
 80091e4:	230d      	movs	r3, #13
 80091e6:	e0ee      	b.n	80093c6 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80091e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ec:	1ad3      	subs	r3, r2, r3
 80091ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80091f0:	8952      	ldrh	r2, [r2, #10]
 80091f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80091f6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80091f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d101      	bne.n	8009202 <find_volume+0x32e>
 80091fe:	230d      	movs	r3, #13
 8009200:	e0e1      	b.n	80093c6 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8009202:	2303      	movs	r3, #3
 8009204:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800920e:	4293      	cmp	r3, r2
 8009210:	d802      	bhi.n	8009218 <find_volume+0x344>
 8009212:	2302      	movs	r3, #2
 8009214:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800921a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800921e:	4293      	cmp	r3, r2
 8009220:	d802      	bhi.n	8009228 <find_volume+0x354>
 8009222:	2301      	movs	r3, #1
 8009224:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922a:	1c9a      	adds	r2, r3, #2
 800922c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800922e:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8009230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009232:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009234:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009236:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009238:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800923a:	441a      	add	r2, r3
 800923c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800923e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8009240:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009244:	441a      	add	r2, r3
 8009246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009248:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800924a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800924e:	2b03      	cmp	r3, #3
 8009250:	d11e      	bne.n	8009290 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009254:	3334      	adds	r3, #52	; 0x34
 8009256:	332a      	adds	r3, #42	; 0x2a
 8009258:	4618      	mov	r0, r3
 800925a:	f7fe fbdd 	bl	8007a18 <ld_word>
 800925e:	4603      	mov	r3, r0
 8009260:	2b00      	cmp	r3, #0
 8009262:	d001      	beq.n	8009268 <find_volume+0x394>
 8009264:	230d      	movs	r3, #13
 8009266:	e0ae      	b.n	80093c6 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800926a:	891b      	ldrh	r3, [r3, #8]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d001      	beq.n	8009274 <find_volume+0x3a0>
 8009270:	230d      	movs	r3, #13
 8009272:	e0a8      	b.n	80093c6 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009276:	3334      	adds	r3, #52	; 0x34
 8009278:	332c      	adds	r3, #44	; 0x2c
 800927a:	4618      	mov	r0, r3
 800927c:	f7fe fbe4 	bl	8007a48 <ld_dword>
 8009280:	4602      	mov	r2, r0
 8009282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009284:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	647b      	str	r3, [r7, #68]	; 0x44
 800928e:	e01f      	b.n	80092d0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009292:	891b      	ldrh	r3, [r3, #8]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d101      	bne.n	800929c <find_volume+0x3c8>
 8009298:	230d      	movs	r3, #13
 800929a:	e094      	b.n	80093c6 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800929c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800929e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092a2:	441a      	add	r2, r3
 80092a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a6:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80092a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092ac:	2b02      	cmp	r3, #2
 80092ae:	d103      	bne.n	80092b8 <find_volume+0x3e4>
 80092b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092b2:	699b      	ldr	r3, [r3, #24]
 80092b4:	005b      	lsls	r3, r3, #1
 80092b6:	e00a      	b.n	80092ce <find_volume+0x3fa>
 80092b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ba:	699a      	ldr	r2, [r3, #24]
 80092bc:	4613      	mov	r3, r2
 80092be:	005b      	lsls	r3, r3, #1
 80092c0:	4413      	add	r3, r2
 80092c2:	085a      	lsrs	r2, r3, #1
 80092c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092c6:	699b      	ldr	r3, [r3, #24]
 80092c8:	f003 0301 	and.w	r3, r3, #1
 80092cc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80092ce:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80092d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d2:	69da      	ldr	r2, [r3, #28]
 80092d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d6:	899b      	ldrh	r3, [r3, #12]
 80092d8:	4619      	mov	r1, r3
 80092da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092dc:	440b      	add	r3, r1
 80092de:	3b01      	subs	r3, #1
 80092e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80092e2:	8989      	ldrh	r1, [r1, #12]
 80092e4:	fbb3 f3f1 	udiv	r3, r3, r1
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d201      	bcs.n	80092f0 <find_volume+0x41c>
 80092ec:	230d      	movs	r3, #13
 80092ee:	e06a      	b.n	80093c6 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80092f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092f2:	f04f 32ff 	mov.w	r2, #4294967295
 80092f6:	615a      	str	r2, [r3, #20]
 80092f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092fa:	695a      	ldr	r2, [r3, #20]
 80092fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092fe:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8009300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009302:	2280      	movs	r2, #128	; 0x80
 8009304:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009306:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800930a:	2b03      	cmp	r3, #3
 800930c:	d149      	bne.n	80093a2 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800930e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009310:	3334      	adds	r3, #52	; 0x34
 8009312:	3330      	adds	r3, #48	; 0x30
 8009314:	4618      	mov	r0, r3
 8009316:	f7fe fb7f 	bl	8007a18 <ld_word>
 800931a:	4603      	mov	r3, r0
 800931c:	2b01      	cmp	r3, #1
 800931e:	d140      	bne.n	80093a2 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009320:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009322:	3301      	adds	r3, #1
 8009324:	4619      	mov	r1, r3
 8009326:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009328:	f7fe fdea 	bl	8007f00 <move_window>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d137      	bne.n	80093a2 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8009332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009334:	2200      	movs	r2, #0
 8009336:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800933a:	3334      	adds	r3, #52	; 0x34
 800933c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009340:	4618      	mov	r0, r3
 8009342:	f7fe fb69 	bl	8007a18 <ld_word>
 8009346:	4603      	mov	r3, r0
 8009348:	461a      	mov	r2, r3
 800934a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800934e:	429a      	cmp	r2, r3
 8009350:	d127      	bne.n	80093a2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009354:	3334      	adds	r3, #52	; 0x34
 8009356:	4618      	mov	r0, r3
 8009358:	f7fe fb76 	bl	8007a48 <ld_dword>
 800935c:	4602      	mov	r2, r0
 800935e:	4b1c      	ldr	r3, [pc, #112]	; (80093d0 <find_volume+0x4fc>)
 8009360:	429a      	cmp	r2, r3
 8009362:	d11e      	bne.n	80093a2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009366:	3334      	adds	r3, #52	; 0x34
 8009368:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800936c:	4618      	mov	r0, r3
 800936e:	f7fe fb6b 	bl	8007a48 <ld_dword>
 8009372:	4602      	mov	r2, r0
 8009374:	4b17      	ldr	r3, [pc, #92]	; (80093d4 <find_volume+0x500>)
 8009376:	429a      	cmp	r2, r3
 8009378:	d113      	bne.n	80093a2 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800937a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800937c:	3334      	adds	r3, #52	; 0x34
 800937e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009382:	4618      	mov	r0, r3
 8009384:	f7fe fb60 	bl	8007a48 <ld_dword>
 8009388:	4602      	mov	r2, r0
 800938a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800938c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800938e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009390:	3334      	adds	r3, #52	; 0x34
 8009392:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009396:	4618      	mov	r0, r3
 8009398:	f7fe fb56 	bl	8007a48 <ld_dword>
 800939c:	4602      	mov	r2, r0
 800939e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80093a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80093a8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80093aa:	4b0b      	ldr	r3, [pc, #44]	; (80093d8 <find_volume+0x504>)
 80093ac:	881b      	ldrh	r3, [r3, #0]
 80093ae:	3301      	adds	r3, #1
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	4b09      	ldr	r3, [pc, #36]	; (80093d8 <find_volume+0x504>)
 80093b4:	801a      	strh	r2, [r3, #0]
 80093b6:	4b08      	ldr	r3, [pc, #32]	; (80093d8 <find_volume+0x504>)
 80093b8:	881a      	ldrh	r2, [r3, #0]
 80093ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093bc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80093be:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80093c0:	f7fe fd36 	bl	8007e30 <clear_lock>
#endif
	return FR_OK;
 80093c4:	2300      	movs	r3, #0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3758      	adds	r7, #88	; 0x58
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}
 80093ce:	bf00      	nop
 80093d0:	41615252 	.word	0x41615252
 80093d4:	61417272 	.word	0x61417272
 80093d8:	20000218 	.word	0x20000218

080093dc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80093e6:	2309      	movs	r3, #9
 80093e8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d01c      	beq.n	800942a <validate+0x4e>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d018      	beq.n	800942a <validate+0x4e>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d013      	beq.n	800942a <validate+0x4e>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	889a      	ldrh	r2, [r3, #4]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	88db      	ldrh	r3, [r3, #6]
 800940c:	429a      	cmp	r2, r3
 800940e:	d10c      	bne.n	800942a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	785b      	ldrb	r3, [r3, #1]
 8009416:	4618      	mov	r0, r3
 8009418:	f7fe fa60 	bl	80078dc <disk_status>
 800941c:	4603      	mov	r3, r0
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	2b00      	cmp	r3, #0
 8009424:	d101      	bne.n	800942a <validate+0x4e>
			res = FR_OK;
 8009426:	2300      	movs	r3, #0
 8009428:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800942a:	7bfb      	ldrb	r3, [r7, #15]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d102      	bne.n	8009436 <validate+0x5a>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	e000      	b.n	8009438 <validate+0x5c>
 8009436:	2300      	movs	r3, #0
 8009438:	683a      	ldr	r2, [r7, #0]
 800943a:	6013      	str	r3, [r2, #0]
	return res;
 800943c:	7bfb      	ldrb	r3, [r7, #15]
}
 800943e:	4618      	mov	r0, r3
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
	...

08009448 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b088      	sub	sp, #32
 800944c:	af00      	add	r7, sp, #0
 800944e:	60f8      	str	r0, [r7, #12]
 8009450:	60b9      	str	r1, [r7, #8]
 8009452:	4613      	mov	r3, r2
 8009454:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800945a:	f107 0310 	add.w	r3, r7, #16
 800945e:	4618      	mov	r0, r3
 8009460:	f7ff fc9e 	bl	8008da0 <get_ldnumber>
 8009464:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009466:	69fb      	ldr	r3, [r7, #28]
 8009468:	2b00      	cmp	r3, #0
 800946a:	da01      	bge.n	8009470 <f_mount+0x28>
 800946c:	230b      	movs	r3, #11
 800946e:	e02b      	b.n	80094c8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009470:	4a17      	ldr	r2, [pc, #92]	; (80094d0 <f_mount+0x88>)
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009478:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d005      	beq.n	800948c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009480:	69b8      	ldr	r0, [r7, #24]
 8009482:	f7fe fcd5 	bl	8007e30 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	2200      	movs	r2, #0
 800948a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d002      	beq.n	8009498 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	490d      	ldr	r1, [pc, #52]	; (80094d0 <f_mount+0x88>)
 800949c:	69fb      	ldr	r3, [r7, #28]
 800949e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d002      	beq.n	80094ae <f_mount+0x66>
 80094a8:	79fb      	ldrb	r3, [r7, #7]
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d001      	beq.n	80094b2 <f_mount+0x6a>
 80094ae:	2300      	movs	r3, #0
 80094b0:	e00a      	b.n	80094c8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80094b2:	f107 010c 	add.w	r1, r7, #12
 80094b6:	f107 0308 	add.w	r3, r7, #8
 80094ba:	2200      	movs	r2, #0
 80094bc:	4618      	mov	r0, r3
 80094be:	f7ff fd09 	bl	8008ed4 <find_volume>
 80094c2:	4603      	mov	r3, r0
 80094c4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80094c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3720      	adds	r7, #32
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	20000214 	.word	0x20000214

080094d4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b098      	sub	sp, #96	; 0x60
 80094d8:	af00      	add	r7, sp, #0
 80094da:	60f8      	str	r0, [r7, #12]
 80094dc:	60b9      	str	r1, [r7, #8]
 80094de:	4613      	mov	r3, r2
 80094e0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d101      	bne.n	80094ec <f_open+0x18>
 80094e8:	2309      	movs	r3, #9
 80094ea:	e1bb      	b.n	8009864 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80094ec:	79fb      	ldrb	r3, [r7, #7]
 80094ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80094f2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80094f4:	79fa      	ldrb	r2, [r7, #7]
 80094f6:	f107 0110 	add.w	r1, r7, #16
 80094fa:	f107 0308 	add.w	r3, r7, #8
 80094fe:	4618      	mov	r0, r3
 8009500:	f7ff fce8 	bl	8008ed4 <find_volume>
 8009504:	4603      	mov	r3, r0
 8009506:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800950a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800950e:	2b00      	cmp	r3, #0
 8009510:	f040 819f 	bne.w	8009852 <f_open+0x37e>
		dj.obj.fs = fs;
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009518:	68ba      	ldr	r2, [r7, #8]
 800951a:	f107 0314 	add.w	r3, r7, #20
 800951e:	4611      	mov	r1, r2
 8009520:	4618      	mov	r0, r3
 8009522:	f7ff fbc7 	bl	8008cb4 <follow_path>
 8009526:	4603      	mov	r3, r0
 8009528:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800952c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009530:	2b00      	cmp	r3, #0
 8009532:	d11a      	bne.n	800956a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009534:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009538:	b25b      	sxtb	r3, r3
 800953a:	2b00      	cmp	r3, #0
 800953c:	da03      	bge.n	8009546 <f_open+0x72>
				res = FR_INVALID_NAME;
 800953e:	2306      	movs	r3, #6
 8009540:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009544:	e011      	b.n	800956a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009546:	79fb      	ldrb	r3, [r7, #7]
 8009548:	f023 0301 	bic.w	r3, r3, #1
 800954c:	2b00      	cmp	r3, #0
 800954e:	bf14      	ite	ne
 8009550:	2301      	movne	r3, #1
 8009552:	2300      	moveq	r3, #0
 8009554:	b2db      	uxtb	r3, r3
 8009556:	461a      	mov	r2, r3
 8009558:	f107 0314 	add.w	r3, r7, #20
 800955c:	4611      	mov	r1, r2
 800955e:	4618      	mov	r0, r3
 8009560:	f7fe fb5a 	bl	8007c18 <chk_lock>
 8009564:	4603      	mov	r3, r0
 8009566:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800956a:	79fb      	ldrb	r3, [r7, #7]
 800956c:	f003 031c 	and.w	r3, r3, #28
 8009570:	2b00      	cmp	r3, #0
 8009572:	d07f      	beq.n	8009674 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009574:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009578:	2b00      	cmp	r3, #0
 800957a:	d017      	beq.n	80095ac <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800957c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009580:	2b04      	cmp	r3, #4
 8009582:	d10e      	bne.n	80095a2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009584:	f7fe fba4 	bl	8007cd0 <enq_lock>
 8009588:	4603      	mov	r3, r0
 800958a:	2b00      	cmp	r3, #0
 800958c:	d006      	beq.n	800959c <f_open+0xc8>
 800958e:	f107 0314 	add.w	r3, r7, #20
 8009592:	4618      	mov	r0, r3
 8009594:	f7ff fac7 	bl	8008b26 <dir_register>
 8009598:	4603      	mov	r3, r0
 800959a:	e000      	b.n	800959e <f_open+0xca>
 800959c:	2312      	movs	r3, #18
 800959e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80095a2:	79fb      	ldrb	r3, [r7, #7]
 80095a4:	f043 0308 	orr.w	r3, r3, #8
 80095a8:	71fb      	strb	r3, [r7, #7]
 80095aa:	e010      	b.n	80095ce <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80095ac:	7ebb      	ldrb	r3, [r7, #26]
 80095ae:	f003 0311 	and.w	r3, r3, #17
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d003      	beq.n	80095be <f_open+0xea>
					res = FR_DENIED;
 80095b6:	2307      	movs	r3, #7
 80095b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80095bc:	e007      	b.n	80095ce <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80095be:	79fb      	ldrb	r3, [r7, #7]
 80095c0:	f003 0304 	and.w	r3, r3, #4
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d002      	beq.n	80095ce <f_open+0xfa>
 80095c8:	2308      	movs	r3, #8
 80095ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80095ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d168      	bne.n	80096a8 <f_open+0x1d4>
 80095d6:	79fb      	ldrb	r3, [r7, #7]
 80095d8:	f003 0308 	and.w	r3, r3, #8
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d063      	beq.n	80096a8 <f_open+0x1d4>
				dw = GET_FATTIME();
 80095e0:	f002 fa6c 	bl	800babc <get_fattime>
 80095e4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80095e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095e8:	330e      	adds	r3, #14
 80095ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80095ec:	4618      	mov	r0, r3
 80095ee:	f7fe fa69 	bl	8007ac4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80095f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095f4:	3316      	adds	r3, #22
 80095f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80095f8:	4618      	mov	r0, r3
 80095fa:	f7fe fa63 	bl	8007ac4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80095fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009600:	330b      	adds	r3, #11
 8009602:	2220      	movs	r2, #32
 8009604:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800960a:	4611      	mov	r1, r2
 800960c:	4618      	mov	r0, r3
 800960e:	f7ff f9f6 	bl	80089fe <ld_clust>
 8009612:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009618:	2200      	movs	r2, #0
 800961a:	4618      	mov	r0, r3
 800961c:	f7ff fa0e 	bl	8008a3c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009622:	331c      	adds	r3, #28
 8009624:	2100      	movs	r1, #0
 8009626:	4618      	mov	r0, r3
 8009628:	f7fe fa4c 	bl	8007ac4 <st_dword>
					fs->wflag = 1;
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	2201      	movs	r2, #1
 8009630:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009632:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009634:	2b00      	cmp	r3, #0
 8009636:	d037      	beq.n	80096a8 <f_open+0x1d4>
						dw = fs->winsect;
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800963c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800963e:	f107 0314 	add.w	r3, r7, #20
 8009642:	2200      	movs	r2, #0
 8009644:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009646:	4618      	mov	r0, r3
 8009648:	f7fe fefe 	bl	8008448 <remove_chain>
 800964c:	4603      	mov	r3, r0
 800964e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8009652:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009656:	2b00      	cmp	r3, #0
 8009658:	d126      	bne.n	80096a8 <f_open+0x1d4>
							res = move_window(fs, dw);
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800965e:	4618      	mov	r0, r3
 8009660:	f7fe fc4e 	bl	8007f00 <move_window>
 8009664:	4603      	mov	r3, r0
 8009666:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800966e:	3a01      	subs	r2, #1
 8009670:	611a      	str	r2, [r3, #16]
 8009672:	e019      	b.n	80096a8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009674:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009678:	2b00      	cmp	r3, #0
 800967a:	d115      	bne.n	80096a8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800967c:	7ebb      	ldrb	r3, [r7, #26]
 800967e:	f003 0310 	and.w	r3, r3, #16
 8009682:	2b00      	cmp	r3, #0
 8009684:	d003      	beq.n	800968e <f_open+0x1ba>
					res = FR_NO_FILE;
 8009686:	2304      	movs	r3, #4
 8009688:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800968c:	e00c      	b.n	80096a8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800968e:	79fb      	ldrb	r3, [r7, #7]
 8009690:	f003 0302 	and.w	r3, r3, #2
 8009694:	2b00      	cmp	r3, #0
 8009696:	d007      	beq.n	80096a8 <f_open+0x1d4>
 8009698:	7ebb      	ldrb	r3, [r7, #26]
 800969a:	f003 0301 	and.w	r3, r3, #1
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d002      	beq.n	80096a8 <f_open+0x1d4>
						res = FR_DENIED;
 80096a2:	2307      	movs	r3, #7
 80096a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80096a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d128      	bne.n	8009702 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80096b0:	79fb      	ldrb	r3, [r7, #7]
 80096b2:	f003 0308 	and.w	r3, r3, #8
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d003      	beq.n	80096c2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80096ba:	79fb      	ldrb	r3, [r7, #7]
 80096bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096c0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80096ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80096d0:	79fb      	ldrb	r3, [r7, #7]
 80096d2:	f023 0301 	bic.w	r3, r3, #1
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	bf14      	ite	ne
 80096da:	2301      	movne	r3, #1
 80096dc:	2300      	moveq	r3, #0
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	461a      	mov	r2, r3
 80096e2:	f107 0314 	add.w	r3, r7, #20
 80096e6:	4611      	mov	r1, r2
 80096e8:	4618      	mov	r0, r3
 80096ea:	f7fe fb13 	bl	8007d14 <inc_lock>
 80096ee:	4602      	mov	r2, r0
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	691b      	ldr	r3, [r3, #16]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d102      	bne.n	8009702 <f_open+0x22e>
 80096fc:	2302      	movs	r3, #2
 80096fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009702:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009706:	2b00      	cmp	r3, #0
 8009708:	f040 80a3 	bne.w	8009852 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009710:	4611      	mov	r1, r2
 8009712:	4618      	mov	r0, r3
 8009714:	f7ff f973 	bl	80089fe <ld_clust>
 8009718:	4602      	mov	r2, r0
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800971e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009720:	331c      	adds	r3, #28
 8009722:	4618      	mov	r0, r3
 8009724:	f7fe f990 	bl	8007a48 <ld_dword>
 8009728:	4602      	mov	r2, r0
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2200      	movs	r2, #0
 8009732:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	88da      	ldrh	r2, [r3, #6]
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	79fa      	ldrb	r2, [r7, #7]
 8009746:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2200      	movs	r2, #0
 800974c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2200      	movs	r2, #0
 8009752:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2200      	movs	r2, #0
 8009758:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	3330      	adds	r3, #48	; 0x30
 800975e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009762:	2100      	movs	r1, #0
 8009764:	4618      	mov	r0, r3
 8009766:	f7fe f9fa 	bl	8007b5e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800976a:	79fb      	ldrb	r3, [r7, #7]
 800976c:	f003 0320 	and.w	r3, r3, #32
 8009770:	2b00      	cmp	r3, #0
 8009772:	d06e      	beq.n	8009852 <f_open+0x37e>
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	68db      	ldr	r3, [r3, #12]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d06a      	beq.n	8009852 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	68da      	ldr	r2, [r3, #12]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	895b      	ldrh	r3, [r3, #10]
 8009788:	461a      	mov	r2, r3
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	899b      	ldrh	r3, [r3, #12]
 800978e:	fb03 f302 	mul.w	r3, r3, r2
 8009792:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	657b      	str	r3, [r7, #84]	; 0x54
 80097a0:	e016      	b.n	80097d0 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7fe fc67 	bl	800807a <get_fat>
 80097ac:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80097ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d802      	bhi.n	80097ba <f_open+0x2e6>
 80097b4:	2302      	movs	r3, #2
 80097b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80097ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80097bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c0:	d102      	bne.n	80097c8 <f_open+0x2f4>
 80097c2:	2301      	movs	r3, #1
 80097c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80097c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80097ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097cc:	1ad3      	subs	r3, r2, r3
 80097ce:	657b      	str	r3, [r7, #84]	; 0x54
 80097d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d103      	bne.n	80097e0 <f_open+0x30c>
 80097d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80097da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097dc:	429a      	cmp	r2, r3
 80097de:	d8e0      	bhi.n	80097a2 <f_open+0x2ce>
				}
				fp->clust = clst;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80097e4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80097e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d131      	bne.n	8009852 <f_open+0x37e>
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	899b      	ldrh	r3, [r3, #12]
 80097f2:	461a      	mov	r2, r3
 80097f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80097fa:	fb02 f201 	mul.w	r2, r2, r1
 80097fe:	1a9b      	subs	r3, r3, r2
 8009800:	2b00      	cmp	r3, #0
 8009802:	d026      	beq.n	8009852 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009808:	4618      	mov	r0, r3
 800980a:	f7fe fc17 	bl	800803c <clust2sect>
 800980e:	6478      	str	r0, [r7, #68]	; 0x44
 8009810:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009812:	2b00      	cmp	r3, #0
 8009814:	d103      	bne.n	800981e <f_open+0x34a>
						res = FR_INT_ERR;
 8009816:	2302      	movs	r3, #2
 8009818:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800981c:	e019      	b.n	8009852 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	899b      	ldrh	r3, [r3, #12]
 8009822:	461a      	mov	r2, r3
 8009824:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009826:	fbb3 f2f2 	udiv	r2, r3, r2
 800982a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800982c:	441a      	add	r2, r3
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	7858      	ldrb	r0, [r3, #1]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	6a1a      	ldr	r2, [r3, #32]
 8009840:	2301      	movs	r3, #1
 8009842:	f7fe f88b 	bl	800795c <disk_read>
 8009846:	4603      	mov	r3, r0
 8009848:	2b00      	cmp	r3, #0
 800984a:	d002      	beq.n	8009852 <f_open+0x37e>
 800984c:	2301      	movs	r3, #1
 800984e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009852:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009856:	2b00      	cmp	r3, #0
 8009858:	d002      	beq.n	8009860 <f_open+0x38c>
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2200      	movs	r2, #0
 800985e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009860:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009864:	4618      	mov	r0, r3
 8009866:	3760      	adds	r7, #96	; 0x60
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b08c      	sub	sp, #48	; 0x30
 8009870:	af00      	add	r7, sp, #0
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	60b9      	str	r1, [r7, #8]
 8009876:	607a      	str	r2, [r7, #4]
 8009878:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	2200      	movs	r2, #0
 8009882:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f107 0210 	add.w	r2, r7, #16
 800988a:	4611      	mov	r1, r2
 800988c:	4618      	mov	r0, r3
 800988e:	f7ff fda5 	bl	80093dc <validate>
 8009892:	4603      	mov	r3, r0
 8009894:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009898:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800989c:	2b00      	cmp	r3, #0
 800989e:	d107      	bne.n	80098b0 <f_write+0x44>
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	7d5b      	ldrb	r3, [r3, #21]
 80098a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80098a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d002      	beq.n	80098b6 <f_write+0x4a>
 80098b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80098b4:	e16a      	b.n	8009b8c <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	7d1b      	ldrb	r3, [r3, #20]
 80098ba:	f003 0302 	and.w	r3, r3, #2
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d101      	bne.n	80098c6 <f_write+0x5a>
 80098c2:	2307      	movs	r3, #7
 80098c4:	e162      	b.n	8009b8c <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	699a      	ldr	r2, [r3, #24]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	441a      	add	r2, r3
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	699b      	ldr	r3, [r3, #24]
 80098d2:	429a      	cmp	r2, r3
 80098d4:	f080 814c 	bcs.w	8009b70 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	699b      	ldr	r3, [r3, #24]
 80098dc:	43db      	mvns	r3, r3
 80098de:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80098e0:	e146      	b.n	8009b70 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	699b      	ldr	r3, [r3, #24]
 80098e6:	693a      	ldr	r2, [r7, #16]
 80098e8:	8992      	ldrh	r2, [r2, #12]
 80098ea:	fbb3 f1f2 	udiv	r1, r3, r2
 80098ee:	fb02 f201 	mul.w	r2, r2, r1
 80098f2:	1a9b      	subs	r3, r3, r2
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	f040 80f1 	bne.w	8009adc <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	699b      	ldr	r3, [r3, #24]
 80098fe:	693a      	ldr	r2, [r7, #16]
 8009900:	8992      	ldrh	r2, [r2, #12]
 8009902:	fbb3 f3f2 	udiv	r3, r3, r2
 8009906:	693a      	ldr	r2, [r7, #16]
 8009908:	8952      	ldrh	r2, [r2, #10]
 800990a:	3a01      	subs	r2, #1
 800990c:	4013      	ands	r3, r2
 800990e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d143      	bne.n	800999e <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10c      	bne.n	8009938 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009926:	2b00      	cmp	r3, #0
 8009928:	d11a      	bne.n	8009960 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2100      	movs	r1, #0
 800992e:	4618      	mov	r0, r3
 8009930:	f7fe fdef 	bl	8008512 <create_chain>
 8009934:	62b8      	str	r0, [r7, #40]	; 0x28
 8009936:	e013      	b.n	8009960 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800993c:	2b00      	cmp	r3, #0
 800993e:	d007      	beq.n	8009950 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	699b      	ldr	r3, [r3, #24]
 8009944:	4619      	mov	r1, r3
 8009946:	68f8      	ldr	r0, [r7, #12]
 8009948:	f7fe fe7b 	bl	8008642 <clmt_clust>
 800994c:	62b8      	str	r0, [r7, #40]	; 0x28
 800994e:	e007      	b.n	8009960 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	69db      	ldr	r3, [r3, #28]
 8009956:	4619      	mov	r1, r3
 8009958:	4610      	mov	r0, r2
 800995a:	f7fe fdda 	bl	8008512 <create_chain>
 800995e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009962:	2b00      	cmp	r3, #0
 8009964:	f000 8109 	beq.w	8009b7a <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996a:	2b01      	cmp	r3, #1
 800996c:	d104      	bne.n	8009978 <f_write+0x10c>
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2202      	movs	r2, #2
 8009972:	755a      	strb	r2, [r3, #21]
 8009974:	2302      	movs	r3, #2
 8009976:	e109      	b.n	8009b8c <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800997a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800997e:	d104      	bne.n	800998a <f_write+0x11e>
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	2201      	movs	r2, #1
 8009984:	755a      	strb	r2, [r3, #21]
 8009986:	2301      	movs	r3, #1
 8009988:	e100      	b.n	8009b8c <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800998e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d102      	bne.n	800999e <f_write+0x132>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800999c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	7d1b      	ldrb	r3, [r3, #20]
 80099a2:	b25b      	sxtb	r3, r3
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	da18      	bge.n	80099da <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	7858      	ldrb	r0, [r3, #1]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	6a1a      	ldr	r2, [r3, #32]
 80099b6:	2301      	movs	r3, #1
 80099b8:	f7fd fff0 	bl	800799c <disk_write>
 80099bc:	4603      	mov	r3, r0
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d004      	beq.n	80099cc <f_write+0x160>
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2201      	movs	r2, #1
 80099c6:	755a      	strb	r2, [r3, #21]
 80099c8:	2301      	movs	r3, #1
 80099ca:	e0df      	b.n	8009b8c <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	7d1b      	ldrb	r3, [r3, #20]
 80099d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099d4:	b2da      	uxtb	r2, r3
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80099da:	693a      	ldr	r2, [r7, #16]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	69db      	ldr	r3, [r3, #28]
 80099e0:	4619      	mov	r1, r3
 80099e2:	4610      	mov	r0, r2
 80099e4:	f7fe fb2a 	bl	800803c <clust2sect>
 80099e8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d104      	bne.n	80099fa <f_write+0x18e>
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2202      	movs	r2, #2
 80099f4:	755a      	strb	r2, [r3, #21]
 80099f6:	2302      	movs	r3, #2
 80099f8:	e0c8      	b.n	8009b8c <f_write+0x320>
			sect += csect;
 80099fa:	697a      	ldr	r2, [r7, #20]
 80099fc:	69bb      	ldr	r3, [r7, #24]
 80099fe:	4413      	add	r3, r2
 8009a00:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	899b      	ldrh	r3, [r3, #12]
 8009a06:	461a      	mov	r2, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a0e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009a10:	6a3b      	ldr	r3, [r7, #32]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d043      	beq.n	8009a9e <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009a16:	69ba      	ldr	r2, [r7, #24]
 8009a18:	6a3b      	ldr	r3, [r7, #32]
 8009a1a:	4413      	add	r3, r2
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	8952      	ldrh	r2, [r2, #10]
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d905      	bls.n	8009a30 <f_write+0x1c4>
					cc = fs->csize - csect;
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	895b      	ldrh	r3, [r3, #10]
 8009a28:	461a      	mov	r2, r3
 8009a2a:	69bb      	ldr	r3, [r7, #24]
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	7858      	ldrb	r0, [r3, #1]
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	697a      	ldr	r2, [r7, #20]
 8009a38:	69f9      	ldr	r1, [r7, #28]
 8009a3a:	f7fd ffaf 	bl	800799c <disk_write>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d004      	beq.n	8009a4e <f_write+0x1e2>
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2201      	movs	r2, #1
 8009a48:	755a      	strb	r2, [r3, #21]
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e09e      	b.n	8009b8c <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6a1a      	ldr	r2, [r3, #32]
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	1ad2      	subs	r2, r2, r3
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d218      	bcs.n	8009a8e <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	6a1a      	ldr	r2, [r3, #32]
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	1ad3      	subs	r3, r2, r3
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	8992      	ldrh	r2, [r2, #12]
 8009a6e:	fb02 f303 	mul.w	r3, r2, r3
 8009a72:	69fa      	ldr	r2, [r7, #28]
 8009a74:	18d1      	adds	r1, r2, r3
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	899b      	ldrh	r3, [r3, #12]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	f7fe f84e 	bl	8007b1c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	7d1b      	ldrb	r3, [r3, #20]
 8009a84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a88:	b2da      	uxtb	r2, r3
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	899b      	ldrh	r3, [r3, #12]
 8009a92:	461a      	mov	r2, r3
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	fb03 f302 	mul.w	r3, r3, r2
 8009a9a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009a9c:	e04b      	b.n	8009b36 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6a1a      	ldr	r2, [r3, #32]
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d016      	beq.n	8009ad6 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	699a      	ldr	r2, [r3, #24]
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d210      	bcs.n	8009ad6 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	7858      	ldrb	r0, [r3, #1]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009abe:	2301      	movs	r3, #1
 8009ac0:	697a      	ldr	r2, [r7, #20]
 8009ac2:	f7fd ff4b 	bl	800795c <disk_read>
 8009ac6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d004      	beq.n	8009ad6 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	755a      	strb	r2, [r3, #21]
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e05a      	b.n	8009b8c <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	697a      	ldr	r2, [r7, #20]
 8009ada:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	899b      	ldrh	r3, [r3, #12]
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	699b      	ldr	r3, [r3, #24]
 8009ae6:	693a      	ldr	r2, [r7, #16]
 8009ae8:	8992      	ldrh	r2, [r2, #12]
 8009aea:	fbb3 f1f2 	udiv	r1, r3, r2
 8009aee:	fb02 f201 	mul.w	r2, r2, r1
 8009af2:	1a9b      	subs	r3, r3, r2
 8009af4:	1ac3      	subs	r3, r0, r3
 8009af6:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d901      	bls.n	8009b04 <f_write+0x298>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	699b      	ldr	r3, [r3, #24]
 8009b0e:	693a      	ldr	r2, [r7, #16]
 8009b10:	8992      	ldrh	r2, [r2, #12]
 8009b12:	fbb3 f0f2 	udiv	r0, r3, r2
 8009b16:	fb02 f200 	mul.w	r2, r2, r0
 8009b1a:	1a9b      	subs	r3, r3, r2
 8009b1c:	440b      	add	r3, r1
 8009b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b20:	69f9      	ldr	r1, [r7, #28]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7fd fffa 	bl	8007b1c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	7d1b      	ldrb	r3, [r3, #20]
 8009b2c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009b30:	b2da      	uxtb	r2, r3
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009b36:	69fa      	ldr	r2, [r7, #28]
 8009b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3a:	4413      	add	r3, r2
 8009b3c:	61fb      	str	r3, [r7, #28]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	699a      	ldr	r2, [r3, #24]
 8009b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b44:	441a      	add	r2, r3
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	619a      	str	r2, [r3, #24]
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	68da      	ldr	r2, [r3, #12]
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	699b      	ldr	r3, [r3, #24]
 8009b52:	429a      	cmp	r2, r3
 8009b54:	bf38      	it	cc
 8009b56:	461a      	movcc	r2, r3
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	60da      	str	r2, [r3, #12]
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	681a      	ldr	r2, [r3, #0]
 8009b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b62:	441a      	add	r2, r3
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	601a      	str	r2, [r3, #0]
 8009b68:	687a      	ldr	r2, [r7, #4]
 8009b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b6c:	1ad3      	subs	r3, r2, r3
 8009b6e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	f47f aeb5 	bne.w	80098e2 <f_write+0x76>
 8009b78:	e000      	b.n	8009b7c <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009b7a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	7d1b      	ldrb	r3, [r3, #20]
 8009b80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b84:	b2da      	uxtb	r2, r3
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3730      	adds	r7, #48	; 0x30
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f107 0208 	add.w	r2, r7, #8
 8009ba2:	4611      	mov	r1, r2
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f7ff fc19 	bl	80093dc <validate>
 8009baa:	4603      	mov	r3, r0
 8009bac:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009bae:	7dfb      	ldrb	r3, [r7, #23]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d168      	bne.n	8009c86 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	7d1b      	ldrb	r3, [r3, #20]
 8009bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d062      	beq.n	8009c86 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	7d1b      	ldrb	r3, [r3, #20]
 8009bc4:	b25b      	sxtb	r3, r3
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	da15      	bge.n	8009bf6 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	7858      	ldrb	r0, [r3, #1]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6a1a      	ldr	r2, [r3, #32]
 8009bd8:	2301      	movs	r3, #1
 8009bda:	f7fd fedf 	bl	800799c <disk_write>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d001      	beq.n	8009be8 <f_sync+0x54>
 8009be4:	2301      	movs	r3, #1
 8009be6:	e04f      	b.n	8009c88 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	7d1b      	ldrb	r3, [r3, #20]
 8009bec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bf0:	b2da      	uxtb	r2, r3
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009bf6:	f001 ff61 	bl	800babc <get_fattime>
 8009bfa:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009bfc:	68ba      	ldr	r2, [r7, #8]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c02:	4619      	mov	r1, r3
 8009c04:	4610      	mov	r0, r2
 8009c06:	f7fe f97b 	bl	8007f00 <move_window>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009c0e:	7dfb      	ldrb	r3, [r7, #23]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d138      	bne.n	8009c86 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c18:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	330b      	adds	r3, #11
 8009c1e:	68fa      	ldr	r2, [r7, #12]
 8009c20:	320b      	adds	r2, #11
 8009c22:	7812      	ldrb	r2, [r2, #0]
 8009c24:	f042 0220 	orr.w	r2, r2, #32
 8009c28:	b2d2      	uxtb	r2, r2
 8009c2a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6818      	ldr	r0, [r3, #0]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	461a      	mov	r2, r3
 8009c36:	68f9      	ldr	r1, [r7, #12]
 8009c38:	f7fe ff00 	bl	8008a3c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f103 021c 	add.w	r2, r3, #28
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	4619      	mov	r1, r3
 8009c48:	4610      	mov	r0, r2
 8009c4a:	f7fd ff3b 	bl	8007ac4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	3316      	adds	r3, #22
 8009c52:	6939      	ldr	r1, [r7, #16]
 8009c54:	4618      	mov	r0, r3
 8009c56:	f7fd ff35 	bl	8007ac4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	3312      	adds	r3, #18
 8009c5e:	2100      	movs	r1, #0
 8009c60:	4618      	mov	r0, r3
 8009c62:	f7fd ff14 	bl	8007a8e <st_word>
					fs->wflag = 1;
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f7fe f974 	bl	8007f5c <sync_fs>
 8009c74:	4603      	mov	r3, r0
 8009c76:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	7d1b      	ldrb	r3, [r3, #20]
 8009c7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c80:	b2da      	uxtb	r2, r3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3718      	adds	r7, #24
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}

08009c90 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b087      	sub	sp, #28
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	60f8      	str	r0, [r7, #12]
 8009c98:	60b9      	str	r1, [r7, #8]
 8009c9a:	4613      	mov	r3, r2
 8009c9c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009ca6:	4b1f      	ldr	r3, [pc, #124]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009ca8:	7a5b      	ldrb	r3, [r3, #9]
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d131      	bne.n	8009d14 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009cb0:	4b1c      	ldr	r3, [pc, #112]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009cb2:	7a5b      	ldrb	r3, [r3, #9]
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	4b1a      	ldr	r3, [pc, #104]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009cba:	2100      	movs	r1, #0
 8009cbc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009cbe:	4b19      	ldr	r3, [pc, #100]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009cc0:	7a5b      	ldrb	r3, [r3, #9]
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	4a17      	ldr	r2, [pc, #92]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	4413      	add	r3, r2
 8009cca:	68fa      	ldr	r2, [r7, #12]
 8009ccc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009cce:	4b15      	ldr	r3, [pc, #84]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009cd0:	7a5b      	ldrb	r3, [r3, #9]
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	4b13      	ldr	r3, [pc, #76]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009cd8:	4413      	add	r3, r2
 8009cda:	79fa      	ldrb	r2, [r7, #7]
 8009cdc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009cde:	4b11      	ldr	r3, [pc, #68]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009ce0:	7a5b      	ldrb	r3, [r3, #9]
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	1c5a      	adds	r2, r3, #1
 8009ce6:	b2d1      	uxtb	r1, r2
 8009ce8:	4a0e      	ldr	r2, [pc, #56]	; (8009d24 <FATFS_LinkDriverEx+0x94>)
 8009cea:	7251      	strb	r1, [r2, #9]
 8009cec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009cee:	7dbb      	ldrb	r3, [r7, #22]
 8009cf0:	3330      	adds	r3, #48	; 0x30
 8009cf2:	b2da      	uxtb	r2, r3
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	3301      	adds	r3, #1
 8009cfc:	223a      	movs	r2, #58	; 0x3a
 8009cfe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	3302      	adds	r3, #2
 8009d04:	222f      	movs	r2, #47	; 0x2f
 8009d06:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	3303      	adds	r3, #3
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009d10:	2300      	movs	r3, #0
 8009d12:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009d14:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	371c      	adds	r7, #28
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop
 8009d24:	2000023c 	.word	0x2000023c

08009d28 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
 8009d30:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009d32:	2200      	movs	r2, #0
 8009d34:	6839      	ldr	r1, [r7, #0]
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f7ff ffaa 	bl	8009c90 <FATFS_LinkDriverEx>
 8009d3c:	4603      	mov	r3, r0
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3708      	adds	r7, #8
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}

08009d46 <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009d46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d4a:	b089      	sub	sp, #36	; 0x24
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	60f8      	str	r0, [r7, #12]
 8009d50:	607a      	str	r2, [r7, #4]
 8009d52:	461a      	mov	r2, r3
 8009d54:	460b      	mov	r3, r1
 8009d56:	72fb      	strb	r3, [r7, #11]
 8009d58:	4613      	mov	r3, r2
 8009d5a:	813b      	strh	r3, [r7, #8]
 8009d5c:	466b      	mov	r3, sp
 8009d5e:	461e      	mov	r6, r3
	uint16_t Size = 1 + 3*Number;
 8009d60:	7afb      	ldrb	r3, [r7, #11]
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	461a      	mov	r2, r3
 8009d66:	0052      	lsls	r2, r2, #1
 8009d68:	4413      	add	r3, r2
 8009d6a:	b29b      	uxth	r3, r3
 8009d6c:	3301      	adds	r3, #1
 8009d6e:	837b      	strh	r3, [r7, #26]
	uint8_t dataRead[Size];
 8009d70:	8b79      	ldrh	r1, [r7, #26]
 8009d72:	460b      	mov	r3, r1
 8009d74:	3b01      	subs	r3, #1
 8009d76:	617b      	str	r3, [r7, #20]
 8009d78:	b28a      	uxth	r2, r1
 8009d7a:	f04f 0300 	mov.w	r3, #0
 8009d7e:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8009d82:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8009d86:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8009d8a:	b28a      	uxth	r2, r1
 8009d8c:	f04f 0300 	mov.w	r3, #0
 8009d90:	00dd      	lsls	r5, r3, #3
 8009d92:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009d96:	00d4      	lsls	r4, r2, #3
 8009d98:	460b      	mov	r3, r1
 8009d9a:	3307      	adds	r3, #7
 8009d9c:	08db      	lsrs	r3, r3, #3
 8009d9e:	00db      	lsls	r3, r3, #3
 8009da0:	ebad 0d03 	sub.w	sp, sp, r3
 8009da4:	466b      	mov	r3, sp
 8009da6:	3300      	adds	r3, #0
 8009da8:	613b      	str	r3, [r7, #16]
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	22f7      	movs	r2, #247	; 0xf7
 8009dae:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8009db0:	893b      	ldrh	r3, [r7, #8]
 8009db2:	2200      	movs	r2, #0
 8009db4:	4619      	mov	r1, r3
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f7f8 fb44 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 2);
 8009dbc:	6939      	ldr	r1, [r7, #16]
 8009dbe:	8b7a      	ldrh	r2, [r7, #26]
 8009dc0:	2302      	movs	r3, #2
 8009dc2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009dc4:	f7fb feb5 	bl	8005b32 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009dc8:	893b      	ldrh	r3, [r7, #8]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	4619      	mov	r1, r3
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f7f8 fb38 	bl	8002444 <HAL_GPIO_WritePin>

	for(uint32_t i=0;i<Number;i++){
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	61fb      	str	r3, [r7, #28]
 8009dd8:	e01f      	b.n	8009e1a <readBMP+0xd4>
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	1d13      	adds	r3, r2, #4
 8009dde:	60fb      	str	r3, [r7, #12]
 8009de0:	69f9      	ldr	r1, [r7, #28]
 8009de2:	460b      	mov	r3, r1
 8009de4:	005b      	lsls	r3, r3, #1
 8009de6:	440b      	add	r3, r1
 8009de8:	3301      	adds	r3, #1
 8009dea:	6939      	ldr	r1, [r7, #16]
 8009dec:	5ccb      	ldrb	r3, [r1, r3]
 8009dee:	0318      	lsls	r0, r3, #12
 8009df0:	69f9      	ldr	r1, [r7, #28]
 8009df2:	460b      	mov	r3, r1
 8009df4:	005b      	lsls	r3, r3, #1
 8009df6:	440b      	add	r3, r1
 8009df8:	3302      	adds	r3, #2
 8009dfa:	6939      	ldr	r1, [r7, #16]
 8009dfc:	5ccb      	ldrb	r3, [r1, r3]
 8009dfe:	011b      	lsls	r3, r3, #4
 8009e00:	4318      	orrs	r0, r3
 8009e02:	69fb      	ldr	r3, [r7, #28]
 8009e04:	1c59      	adds	r1, r3, #1
 8009e06:	460b      	mov	r3, r1
 8009e08:	005b      	lsls	r3, r3, #1
 8009e0a:	440b      	add	r3, r1
 8009e0c:	6939      	ldr	r1, [r7, #16]
 8009e0e:	5ccb      	ldrb	r3, [r1, r3]
 8009e10:	4303      	orrs	r3, r0
 8009e12:	6013      	str	r3, [r2, #0]
	for(uint32_t i=0;i<Number;i++){
 8009e14:	69fb      	ldr	r3, [r7, #28]
 8009e16:	3301      	adds	r3, #1
 8009e18:	61fb      	str	r3, [r7, #28]
 8009e1a:	7afa      	ldrb	r2, [r7, #11]
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d8db      	bhi.n	8009dda <readBMP+0x94>
 8009e22:	46b5      	mov	sp, r6
	}
}
 8009e24:	bf00      	nop
 8009e26:	3724      	adds	r7, #36	; 0x24
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009e2e <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009e2e:	b580      	push	{r7, lr}
 8009e30:	b086      	sub	sp, #24
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	607b      	str	r3, [r7, #4]
 8009e38:	4603      	mov	r3, r0
 8009e3a:	73fb      	strb	r3, [r7, #15]
 8009e3c:	4613      	mov	r3, r2
 8009e3e:	81bb      	strh	r3, [r7, #12]
	uint16_t data = 0;
 8009e40:	2300      	movs	r3, #0
 8009e42:	82fb      	strh	r3, [r7, #22]
	uint16_t Size = 3;
 8009e44:	2303      	movs	r3, #3
 8009e46:	82bb      	strh	r3, [r7, #20]
	uint8_t dataRead[3] = {0};
 8009e48:	f107 0310 	add.w	r3, r7, #16
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	460a      	mov	r2, r1
 8009e50:	801a      	strh	r2, [r3, #0]
 8009e52:	460a      	mov	r2, r1
 8009e54:	709a      	strb	r2, [r3, #2]
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 8009e56:	7bfb      	ldrb	r3, [r7, #15]
 8009e58:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8009e60:	89bb      	ldrh	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	4619      	mov	r1, r3
 8009e66:	68b8      	ldr	r0, [r7, #8]
 8009e68:	f7f8 faec 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 10);
 8009e6c:	8aba      	ldrh	r2, [r7, #20]
 8009e6e:	f107 0110 	add.w	r1, r7, #16
 8009e72:	230a      	movs	r3, #10
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f7fb fe5c 	bl	8005b32 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009e7a:	89bb      	ldrh	r3, [r7, #12]
 8009e7c:	2201      	movs	r2, #1
 8009e7e:	4619      	mov	r1, r3
 8009e80:	68b8      	ldr	r0, [r7, #8]
 8009e82:	f7f8 fadf 	bl	8002444 <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 8009e86:	7cbb      	ldrb	r3, [r7, #18]
 8009e88:	021b      	lsls	r3, r3, #8
 8009e8a:	b21a      	sxth	r2, r3
 8009e8c:	7c7b      	ldrb	r3, [r7, #17]
 8009e8e:	b21b      	sxth	r3, r3
 8009e90:	4313      	orrs	r3, r2
 8009e92:	b21b      	sxth	r3, r3
 8009e94:	82fb      	strh	r3, [r7, #22]
	return data;
 8009e96:	8afb      	ldrh	r3, [r7, #22]
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3718      	adds	r7, #24
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	60f8      	str	r0, [r7, #12]
 8009ea8:	60b9      	str	r1, [r7, #8]
 8009eaa:	603b      	str	r3, [r7, #0]
 8009eac:	4613      	mov	r3, r2
 8009eae:	80fb      	strh	r3, [r7, #6]
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8009eb0:	88fa      	ldrh	r2, [r7, #6]
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	68b9      	ldr	r1, [r7, #8]
 8009eb6:	2008      	movs	r0, #8
 8009eb8:	f7ff ffb9 	bl	8009e2e <read16BMP>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	801a      	strh	r2, [r3, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8009ec4:	88fa      	ldrh	r2, [r7, #6]
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	68b9      	ldr	r1, [r7, #8]
 8009eca:	200a      	movs	r0, #10
 8009ecc:	f7ff ffaf 	bl	8009e2e <read16BMP>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	b21a      	sxth	r2, r3
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	809a      	strh	r2, [r3, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 8009ed8:	88fa      	ldrh	r2, [r7, #6]
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	68b9      	ldr	r1, [r7, #8]
 8009ede:	200c      	movs	r0, #12
 8009ee0:	f7ff ffa5 	bl	8009e2e <read16BMP>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	b21a      	sxth	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	80da      	strh	r2, [r3, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 8009eec:	88fa      	ldrh	r2, [r7, #6]
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	68b9      	ldr	r1, [r7, #8]
 8009ef2:	200e      	movs	r0, #14
 8009ef4:	f7ff ff9b 	bl	8009e2e <read16BMP>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	461a      	mov	r2, r3
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	805a      	strh	r2, [r3, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 8009f00:	88fa      	ldrh	r2, [r7, #6]
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	68b9      	ldr	r1, [r7, #8]
 8009f06:	2010      	movs	r0, #16
 8009f08:	f7ff ff91 	bl	8009e2e <read16BMP>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	b21a      	sxth	r2, r3
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	811a      	strh	r2, [r3, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8009f14:	88fa      	ldrh	r2, [r7, #6]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	68b9      	ldr	r1, [r7, #8]
 8009f1a:	2012      	movs	r0, #18
 8009f1c:	f7ff ff87 	bl	8009e2e <read16BMP>
 8009f20:	4603      	mov	r3, r0
 8009f22:	b21a      	sxth	r2, r3
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	815a      	strh	r2, [r3, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 8009f28:	88fa      	ldrh	r2, [r7, #6]
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	68b9      	ldr	r1, [r7, #8]
 8009f2e:	2014      	movs	r0, #20
 8009f30:	f7ff ff7d 	bl	8009e2e <read16BMP>
 8009f34:	4603      	mov	r3, r0
 8009f36:	b21a      	sxth	r2, r3
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	819a      	strh	r2, [r3, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8009f3c:	88fa      	ldrh	r2, [r7, #6]
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	68b9      	ldr	r1, [r7, #8]
 8009f42:	2016      	movs	r0, #22
 8009f44:	f7ff ff73 	bl	8009e2e <read16BMP>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	b21a      	sxth	r2, r3
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	81da      	strh	r2, [r3, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8009f50:	88fa      	ldrh	r2, [r7, #6]
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	68b9      	ldr	r1, [r7, #8]
 8009f56:	2018      	movs	r0, #24
 8009f58:	f7ff ff69 	bl	8009e2e <read16BMP>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	b21a      	sxth	r2, r3
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	821a      	strh	r2, [r3, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8009f64:	88fa      	ldrh	r2, [r7, #6]
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	68b9      	ldr	r1, [r7, #8]
 8009f6a:	201a      	movs	r0, #26
 8009f6c:	f7ff ff5f 	bl	8009e2e <read16BMP>
 8009f70:	4603      	mov	r3, r0
 8009f72:	b21a      	sxth	r2, r3
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	825a      	strh	r2, [r3, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8009f78:	88fa      	ldrh	r2, [r7, #6]
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	68b9      	ldr	r1, [r7, #8]
 8009f7e:	201c      	movs	r0, #28
 8009f80:	f7ff ff55 	bl	8009e2e <read16BMP>
 8009f84:	4603      	mov	r3, r0
 8009f86:	b21a      	sxth	r2, r3
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	829a      	strh	r2, [r3, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8009f8c:	88fa      	ldrh	r2, [r7, #6]
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	68b9      	ldr	r1, [r7, #8]
 8009f92:	201e      	movs	r0, #30
 8009f94:	f7ff ff4b 	bl	8009e2e <read16BMP>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	b21a      	sxth	r2, r3
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	82da      	strh	r2, [r3, #22]
}
 8009fa0:	bf00      	nop
 8009fa2:	3710      	adds	r7, #16
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b088      	sub	sp, #32
 8009fac:	af02      	add	r7, sp, #8
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	607a      	str	r2, [r7, #4]
 8009fb4:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	74fb      	strb	r3, [r7, #19]

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8009fbe:	897a      	ldrh	r2, [r7, #10]
 8009fc0:	f107 0113 	add.w	r1, r7, #19
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	9300      	str	r3, [sp, #0]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	68fa      	ldr	r2, [r7, #12]
 8009fcc:	20d0      	movs	r0, #208	; 0xd0
 8009fce:	f003 f983 	bl	800d2d8 <read8>
	if(dataRead == BMP280_ID){verif = 1;}
 8009fd2:	7cfb      	ldrb	r3, [r7, #19]
 8009fd4:	2b58      	cmp	r3, #88	; 0x58
 8009fd6:	d101      	bne.n	8009fdc <initBMP+0x34>
 8009fd8:	2301      	movs	r3, #1
 8009fda:	617b      	str	r3, [r7, #20]

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009fdc:	897a      	ldrh	r2, [r7, #10]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	21b6      	movs	r1, #182	; 0xb6
 8009fe8:	20e0      	movs	r0, #224	; 0xe0
 8009fea:	f003 f936 	bl	800d25a <write8>
	HAL_Delay(10);
 8009fee:	200a      	movs	r0, #10
 8009ff0:	f7f7 f898 	bl	8001124 <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009ff4:	897a      	ldrh	r2, [r7, #10]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	9300      	str	r3, [sp, #0]
 8009ffa:	4613      	mov	r3, r2
 8009ffc:	68fa      	ldr	r2, [r7, #12]
 8009ffe:	2133      	movs	r1, #51	; 0x33
 800a000:	2074      	movs	r0, #116	; 0x74
 800a002:	f003 f92a 	bl	800d25a <write8>
 800a006:	4603      	mov	r3, r0
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d001      	beq.n	800a010 <initBMP+0x68>
 800a00c:	2300      	movs	r3, #0
 800a00e:	617b      	str	r3, [r7, #20]
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_8 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a010:	897a      	ldrh	r2, [r7, #10]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	9300      	str	r3, [sp, #0]
 800a016:	4613      	mov	r3, r2
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	210c      	movs	r1, #12
 800a01c:	2075      	movs	r0, #117	; 0x75
 800a01e:	f003 f91c 	bl	800d25a <write8>
 800a022:	4603      	mov	r3, r0
 800a024:	2b01      	cmp	r3, #1
 800a026:	d001      	beq.n	800a02c <initBMP+0x84>
 800a028:	2300      	movs	r3, #0
 800a02a:	617b      	str	r3, [r7, #20]

	return verif;
 800a02c:	697b      	ldr	r3, [r7, #20]
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3718      	adds	r7, #24
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}

0800a036 <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 800a036:	b082      	sub	sp, #8
 800a038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a03c:	b0a6      	sub	sp, #152	; 0x98
 800a03e:	af00      	add	r7, sp, #0
 800a040:	66f8      	str	r0, [r7, #108]	; 0x6c
 800a042:	66b9      	str	r1, [r7, #104]	; 0x68
 800a044:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800a048:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 800a04c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a04e:	3304      	adds	r3, #4
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	10da      	asrs	r2, r3, #3
 800a054:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 800a058:	005b      	lsls	r3, r3, #1
 800a05a:	1ad2      	subs	r2, r2, r3
 800a05c:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	; 0xbc
 800a060:	fb03 f302 	mul.w	r3, r3, r2
 800a064:	12db      	asrs	r3, r3, #11
 800a066:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 800a06a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a06c:	3304      	adds	r3, #4
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	111a      	asrs	r2, r3, #4
 800a072:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 800a076:	1ad1      	subs	r1, r2, r3
 800a078:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a07a:	3304      	adds	r3, #4
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	111a      	asrs	r2, r3, #4
 800a080:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 800a084:	1ad3      	subs	r3, r2, r3
 800a086:	fb03 f301 	mul.w	r3, r3, r1
 800a08a:	131a      	asrs	r2, r3, #12
 800a08c:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	; 0xbe
 800a090:	fb03 f302 	mul.w	r3, r3, r2
 800a094:	139b      	asrs	r3, r3, #14
 800a096:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	t_fine = var1 + var2;
 800a09a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a09e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a0a2:	4413      	add	r3, r2
 800a0a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	T = (t_fine * 5 +128) >> 8;
 800a0a8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800a0ac:	4613      	mov	r3, r2
 800a0ae:	009b      	lsls	r3, r3, #2
 800a0b0:	4413      	add	r3, r2
 800a0b2:	3380      	adds	r3, #128	; 0x80
 800a0b4:	121b      	asrs	r3, r3, #8
 800a0b6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	*bmpCompensated++ = T;
 800a0ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a0bc:	1d13      	adds	r3, r2, #4
 800a0be:	66bb      	str	r3, [r7, #104]	; 0x68
 800a0c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a0c4:	6013      	str	r3, [r2, #0]

	int64_t var11, var22, p;
	var11 = ((int64_t)t_fine) - 128000;
 800a0c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a0ca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a0ce:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 800a0d2:	f144 34ff 	adc.w	r4, r4, #4294967295
 800a0d6:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 800a0da:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a0de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a0e2:	fb03 f102 	mul.w	r1, r3, r2
 800a0e6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a0ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a0ee:	fb03 f302 	mul.w	r3, r3, r2
 800a0f2:	18cc      	adds	r4, r1, r3
 800a0f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a0f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a0fc:	fba2 0103 	umull	r0, r1, r2, r3
 800a100:	1863      	adds	r3, r4, r1
 800a102:	4619      	mov	r1, r3
 800a104:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	; 0xc8
 800a108:	b21b      	sxth	r3, r3
 800a10a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a10e:	fb03 f501 	mul.w	r5, r3, r1
 800a112:	fb00 f204 	mul.w	r2, r0, r4
 800a116:	442a      	add	r2, r5
 800a118:	fba0 3403 	umull	r3, r4, r0, r3
 800a11c:	4422      	add	r2, r4
 800a11e:	4614      	mov	r4, r2
 800a120:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 800a124:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 800a128:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 800a12c:	b21b      	sxth	r3, r3
 800a12e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a132:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a136:	fb04 f102 	mul.w	r1, r4, r2
 800a13a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a13e:	fb03 f202 	mul.w	r2, r3, r2
 800a142:	4411      	add	r1, r2
 800a144:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a148:	fba2 3403 	umull	r3, r4, r2, r3
 800a14c:	190a      	adds	r2, r1, r4
 800a14e:	4614      	mov	r4, r2
 800a150:	ea4f 4944 	mov.w	r9, r4, lsl #17
 800a154:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 800a158:	ea4f 4843 	mov.w	r8, r3, lsl #17
 800a15c:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800a160:	eb13 0308 	adds.w	r3, r3, r8
 800a164:	eb44 0409 	adc.w	r4, r4, r9
 800a168:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 800a16c:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	; 0xc4
 800a170:	b21b      	sxth	r3, r3
 800a172:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a176:	00db      	lsls	r3, r3, #3
 800a178:	60fb      	str	r3, [r7, #12]
 800a17a:	2300      	movs	r3, #0
 800a17c:	60bb      	str	r3, [r7, #8]
 800a17e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800a182:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a186:	18c9      	adds	r1, r1, r3
 800a188:	eb42 0204 	adc.w	r2, r2, r4
 800a18c:	460b      	mov	r3, r1
 800a18e:	4614      	mov	r4, r2
 800a190:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 800a194:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a198:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a19c:	fb03 f102 	mul.w	r1, r3, r2
 800a1a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a1a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a1a8:	fb03 f302 	mul.w	r3, r3, r2
 800a1ac:	18cc      	adds	r4, r1, r3
 800a1ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a1b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a1b6:	fba2 0103 	umull	r0, r1, r2, r3
 800a1ba:	1863      	adds	r3, r4, r1
 800a1bc:	4619      	mov	r1, r3
 800a1be:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
 800a1c2:	b21b      	sxth	r3, r3
 800a1c4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a1c8:	fb03 f501 	mul.w	r5, r3, r1
 800a1cc:	fb00 f204 	mul.w	r2, r0, r4
 800a1d0:	442a      	add	r2, r5
 800a1d2:	fba0 3403 	umull	r3, r4, r0, r3
 800a1d6:	4422      	add	r2, r4
 800a1d8:	4614      	mov	r4, r2
 800a1da:	0a1a      	lsrs	r2, r3, #8
 800a1dc:	663a      	str	r2, [r7, #96]	; 0x60
 800a1de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a1e0:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800a1e4:	663a      	str	r2, [r7, #96]	; 0x60
 800a1e6:	1223      	asrs	r3, r4, #8
 800a1e8:	667b      	str	r3, [r7, #100]	; 0x64
 800a1ea:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	; 0xc0
 800a1ee:	b21b      	sxth	r3, r3
 800a1f0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a1f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a1f8:	fb04 f102 	mul.w	r1, r4, r2
 800a1fc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a200:	fb03 f202 	mul.w	r2, r3, r2
 800a204:	4411      	add	r1, r2
 800a206:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a20a:	fba2 3403 	umull	r3, r4, r2, r3
 800a20e:	190a      	adds	r2, r1, r4
 800a210:	4614      	mov	r4, r2
 800a212:	0322      	lsls	r2, r4, #12
 800a214:	65fa      	str	r2, [r7, #92]	; 0x5c
 800a216:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a218:	ea42 5213 	orr.w	r2, r2, r3, lsr #20
 800a21c:	65fa      	str	r2, [r7, #92]	; 0x5c
 800a21e:	031b      	lsls	r3, r3, #12
 800a220:	65bb      	str	r3, [r7, #88]	; 0x58
 800a222:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a226:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800a22a:	185b      	adds	r3, r3, r1
 800a22c:	eb44 0402 	adc.w	r4, r4, r2
 800a230:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 800a234:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 800a238:	1c19      	adds	r1, r3, #0
 800a23a:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 800a23e:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800a242:	b29b      	uxth	r3, r3
 800a244:	f04f 0400 	mov.w	r4, #0
 800a248:	fb03 f502 	mul.w	r5, r3, r2
 800a24c:	fb01 f004 	mul.w	r0, r1, r4
 800a250:	4428      	add	r0, r5
 800a252:	fba1 3403 	umull	r3, r4, r1, r3
 800a256:	1902      	adds	r2, r0, r4
 800a258:	4614      	mov	r4, r2
 800a25a:	1062      	asrs	r2, r4, #1
 800a25c:	603a      	str	r2, [r7, #0]
 800a25e:	17e3      	asrs	r3, r4, #31
 800a260:	607b      	str	r3, [r7, #4]
 800a262:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a266:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	if(var1==0){
 800a26a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d103      	bne.n	800a27a <bmpCompensate+0x244>
		*bmpCompensated = (uint32_t) 0;
 800a272:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a274:	2200      	movs	r2, #0
 800a276:	601a      	str	r2, [r3, #0]
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
		*bmpCompensated = (uint32_t) p;
	}
}
 800a278:	e0d9      	b.n	800a42e <bmpCompensate+0x3f8>
		p = 1048576-bmpRaw[0];
 800a27a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800a282:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a286:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		p = (((p<<31)-var22)*3125)/var11;
 800a28a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800a28e:	07e2      	lsls	r2, r4, #31
 800a290:	657a      	str	r2, [r7, #84]	; 0x54
 800a292:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a294:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 800a298:	657a      	str	r2, [r7, #84]	; 0x54
 800a29a:	07db      	lsls	r3, r3, #31
 800a29c:	653b      	str	r3, [r7, #80]	; 0x50
 800a29e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800a2a2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a2a6:	1ac9      	subs	r1, r1, r3
 800a2a8:	eb62 0204 	sbc.w	r2, r2, r4
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	4614      	mov	r4, r2
 800a2b0:	18db      	adds	r3, r3, r3
 800a2b2:	eb44 0404 	adc.w	r4, r4, r4
 800a2b6:	185b      	adds	r3, r3, r1
 800a2b8:	eb44 0402 	adc.w	r4, r4, r2
 800a2bc:	01a0      	lsls	r0, r4, #6
 800a2be:	6378      	str	r0, [r7, #52]	; 0x34
 800a2c0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800a2c2:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800a2c6:	6378      	str	r0, [r7, #52]	; 0x34
 800a2c8:	0198      	lsls	r0, r3, #6
 800a2ca:	6338      	str	r0, [r7, #48]	; 0x30
 800a2cc:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 800a2d0:	eb18 0803 	adds.w	r8, r8, r3
 800a2d4:	eb49 0904 	adc.w	r9, r9, r4
 800a2d8:	4643      	mov	r3, r8
 800a2da:	464c      	mov	r4, r9
 800a2dc:	00a0      	lsls	r0, r4, #2
 800a2de:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a2e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a2e2:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a2e6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2ec:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800a2f0:	185b      	adds	r3, r3, r1
 800a2f2:	eb44 0402 	adc.w	r4, r4, r2
 800a2f6:	00a0      	lsls	r0, r4, #2
 800a2f8:	6278      	str	r0, [r7, #36]	; 0x24
 800a2fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2fc:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a300:	6278      	str	r0, [r7, #36]	; 0x24
 800a302:	009b      	lsls	r3, r3, #2
 800a304:	623b      	str	r3, [r7, #32]
 800a306:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a30a:	eb13 0801 	adds.w	r8, r3, r1
 800a30e:	eb44 0902 	adc.w	r9, r4, r2
 800a312:	4640      	mov	r0, r8
 800a314:	4649      	mov	r1, r9
 800a316:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800a31a:	f7f6 fcb9 	bl	8000c90 <__aeabi_ldivmod>
 800a31e:	4603      	mov	r3, r0
 800a320:	460c      	mov	r4, r1
 800a322:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 800a326:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 800a32a:	b218      	sxth	r0, r3
 800a32c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800a330:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800a334:	0b5a      	lsrs	r2, r3, #13
 800a336:	64ba      	str	r2, [r7, #72]	; 0x48
 800a338:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a33a:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800a33e:	64ba      	str	r2, [r7, #72]	; 0x48
 800a340:	1363      	asrs	r3, r4, #13
 800a342:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a344:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800a348:	4623      	mov	r3, r4
 800a34a:	fb03 f201 	mul.w	r2, r3, r1
 800a34e:	462b      	mov	r3, r5
 800a350:	fb00 f303 	mul.w	r3, r0, r3
 800a354:	441a      	add	r2, r3
 800a356:	4623      	mov	r3, r4
 800a358:	fba0 3403 	umull	r3, r4, r0, r3
 800a35c:	4422      	add	r2, r4
 800a35e:	4614      	mov	r4, r2
 800a360:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800a364:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 800a368:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 800a36c:	ea4f 3b62 	mov.w	fp, r2, asr #13
 800a370:	fb0a f104 	mul.w	r1, sl, r4
 800a374:	fb03 f20b 	mul.w	r2, r3, fp
 800a378:	440a      	add	r2, r1
 800a37a:	fba3 340a 	umull	r3, r4, r3, sl
 800a37e:	4422      	add	r2, r4
 800a380:	4614      	mov	r4, r2
 800a382:	0e5a      	lsrs	r2, r3, #25
 800a384:	61ba      	str	r2, [r7, #24]
 800a386:	69ba      	ldr	r2, [r7, #24]
 800a388:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800a38c:	61ba      	str	r2, [r7, #24]
 800a38e:	1663      	asrs	r3, r4, #25
 800a390:	61fb      	str	r3, [r7, #28]
 800a392:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a396:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 800a39a:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 800a39e:	b21b      	sxth	r3, r3
 800a3a0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a3a4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800a3a6:	fb04 f102 	mul.w	r1, r4, r2
 800a3aa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a3ac:	fb03 f202 	mul.w	r2, r3, r2
 800a3b0:	440a      	add	r2, r1
 800a3b2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800a3b4:	fba1 3403 	umull	r3, r4, r1, r3
 800a3b8:	4422      	add	r2, r4
 800a3ba:	4614      	mov	r4, r2
 800a3bc:	0cda      	lsrs	r2, r3, #19
 800a3be:	613a      	str	r2, [r7, #16]
 800a3c0:	693a      	ldr	r2, [r7, #16]
 800a3c2:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800a3c6:	613a      	str	r2, [r7, #16]
 800a3c8:	14e3      	asrs	r3, r4, #19
 800a3ca:	617b      	str	r3, [r7, #20]
 800a3cc:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800a3d0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 800a3d4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800a3d8:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 800a3dc:	18c9      	adds	r1, r1, r3
 800a3de:	eb42 0204 	adc.w	r2, r2, r4
 800a3e2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800a3e6:	185b      	adds	r3, r3, r1
 800a3e8:	eb44 0402 	adc.w	r4, r4, r2
 800a3ec:	0a1a      	lsrs	r2, r3, #8
 800a3ee:	643a      	str	r2, [r7, #64]	; 0x40
 800a3f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3f2:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800a3f6:	643a      	str	r2, [r7, #64]	; 0x40
 800a3f8:	1223      	asrs	r3, r4, #8
 800a3fa:	647b      	str	r3, [r7, #68]	; 0x44
 800a3fc:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 800a400:	b21b      	sxth	r3, r3
 800a402:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a406:	0122      	lsls	r2, r4, #4
 800a408:	63fa      	str	r2, [r7, #60]	; 0x3c
 800a40a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a40c:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800a410:	63fa      	str	r2, [r7, #60]	; 0x3c
 800a412:	011b      	lsls	r3, r3, #4
 800a414:	63bb      	str	r3, [r7, #56]	; 0x38
 800a416:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800a41a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800a41e:	185b      	adds	r3, r3, r1
 800a420:	eb44 0402 	adc.w	r4, r4, r2
 800a424:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		*bmpCompensated = (uint32_t) p;
 800a428:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800a42a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a42c:	601a      	str	r2, [r3, #0]
}
 800a42e:	bf00      	nop
 800a430:	3798      	adds	r7, #152	; 0x98
 800a432:	46bd      	mov	sp, r7
 800a434:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a438:	b002      	add	sp, #8
 800a43a:	4770      	bx	lr

0800a43c <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a43c:	b084      	sub	sp, #16
 800a43e:	b5b0      	push	{r4, r5, r7, lr}
 800a440:	b088      	sub	sp, #32
 800a442:	af04      	add	r7, sp, #16
 800a444:	6078      	str	r0, [r7, #4]
 800a446:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a44a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t bmpRaw[2] = {0};
 800a44e:	f107 0308 	add.w	r3, r7, #8
 800a452:	2200      	movs	r2, #0
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	605a      	str	r2, [r3, #4]
	readBMP((int32_t*)&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 800a458:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800a45c:	f107 0008 	add.w	r0, r7, #8
 800a460:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	4613      	mov	r3, r2
 800a466:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a468:	2102      	movs	r1, #2
 800a46a:	f7ff fc6c 	bl	8009d46 <readBMP>
	bmpCompensate(bmpRaw, bmpCompensated, Bmp);
 800a46e:	f107 0508 	add.w	r5, r7, #8
 800a472:	466c      	mov	r4, sp
 800a474:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a478:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a47a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800a47e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a482:	cb0c      	ldmia	r3, {r2, r3}
 800a484:	6879      	ldr	r1, [r7, #4]
 800a486:	4628      	mov	r0, r5
 800a488:	f7ff fdd5 	bl	800a036 <bmpCompensate>
}
 800a48c:	bf00      	nop
 800a48e:	3710      	adds	r7, #16
 800a490:	46bd      	mov	sp, r7
 800a492:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800a496:	b004      	add	sp, #16
 800a498:	4770      	bx	lr
	...

0800a49c <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 800a49c:	b590      	push	{r4, r7, lr}
 800a49e:	b083      	sub	sp, #12
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	6039      	str	r1, [r7, #0]
	bmpConv[0] = bmpCompensated[0] / 100.0;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7f6 f862 	bl	8000574 <__aeabi_i2d>
 800a4b0:	f04f 0200 	mov.w	r2, #0
 800a4b4:	4b12      	ldr	r3, [pc, #72]	; (800a500 <convBMP+0x64>)
 800a4b6:	f7f6 f9ed 	bl	8000894 <__aeabi_ddiv>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	460c      	mov	r4, r1
 800a4be:	4618      	mov	r0, r3
 800a4c0:	4621      	mov	r1, r4
 800a4c2:	f7f6 fb95 	bl	8000bf0 <__aeabi_d2f>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	601a      	str	r2, [r3, #0]
	bmpConv[1] = bmpCompensated[1] / 256.0;
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	1d1c      	adds	r4, r3, #4
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	3304      	adds	r3, #4
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7f6 f84c 	bl	8000574 <__aeabi_i2d>
 800a4dc:	f04f 0200 	mov.w	r2, #0
 800a4e0:	4b08      	ldr	r3, [pc, #32]	; (800a504 <convBMP+0x68>)
 800a4e2:	f7f6 f9d7 	bl	8000894 <__aeabi_ddiv>
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	4610      	mov	r0, r2
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	f7f6 fb7f 	bl	8000bf0 <__aeabi_d2f>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	6023      	str	r3, [r4, #0]
}
 800a4f6:	bf00      	nop
 800a4f8:	370c      	adds	r7, #12
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd90      	pop	{r4, r7, pc}
 800a4fe:	bf00      	nop
 800a500:	40590000 	.word	0x40590000
 800a504:	40700000 	.word	0x40700000

0800a508 <initIMU_slow>:

	return verif;
}

uint32_t initIMU_slow(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b088      	sub	sp, #32
 800a50c:	af02      	add	r7, sp, #8
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	460b      	mov	r3, r1
 800a512:	607a      	str	r2, [r7, #4]
 800a514:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 800a516:	2300      	movs	r3, #0
 800a518:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800a51a:	2300      	movs	r3, #0
 800a51c:	74fb      	strb	r3, [r7, #19]

	read8(ICM_REG_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 800a51e:	897a      	ldrh	r2, [r7, #10]
 800a520:	f107 0113 	add.w	r1, r7, #19
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	9300      	str	r3, [sp, #0]
 800a528:	4613      	mov	r3, r2
 800a52a:	68fa      	ldr	r2, [r7, #12]
 800a52c:	2075      	movs	r0, #117	; 0x75
 800a52e:	f002 fed3 	bl	800d2d8 <read8>
	if(dataRead == ICM_CMD_ID){verif = 1;}
 800a532:	7cfb      	ldrb	r3, [r7, #19]
 800a534:	2b12      	cmp	r3, #18
 800a536:	d101      	bne.n	800a53c <initIMU_slow+0x34>
 800a538:	2301      	movs	r3, #1
 800a53a:	617b      	str	r3, [r7, #20]

	write8(ICM_REG_PWR_MGMT_1, ICM_CMD_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 800a53c:	897a      	ldrh	r2, [r7, #10]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	9300      	str	r3, [sp, #0]
 800a542:	4613      	mov	r3, r2
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	2180      	movs	r1, #128	; 0x80
 800a548:	206b      	movs	r0, #107	; 0x6b
 800a54a:	f002 fe86 	bl	800d25a <write8>
	HAL_Delay(10);
 800a54e:	200a      	movs	r0, #10
 800a550:	f7f6 fde8 	bl	8001124 <HAL_Delay>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_RESET_FIFO		, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 800a554:	897a      	ldrh	r2, [r7, #10]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	9300      	str	r3, [sp, #0]
 800a55a:	4613      	mov	r3, r2
 800a55c:	68fa      	ldr	r2, [r7, #12]
 800a55e:	2144      	movs	r1, #68	; 0x44
 800a560:	206a      	movs	r0, #106	; 0x6a
 800a562:	f002 fe7a 	bl	800d25a <write8>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_ENABLE_FIFO_OP	, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 800a566:	897a      	ldrh	r2, [r7, #10]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	4613      	mov	r3, r2
 800a56e:	68fa      	ldr	r2, [r7, #12]
 800a570:	2141      	movs	r1, #65	; 0x41
 800a572:	206a      	movs	r0, #106	; 0x6a
 800a574:	f002 fe71 	bl	800d25a <write8>
	if(write8(ICM_REG_I2C_INTERFACE		, ICM_CMD_DISABLE_I2C		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a578:	897a      	ldrh	r2, [r7, #10]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	9300      	str	r3, [sp, #0]
 800a57e:	4613      	mov	r3, r2
 800a580:	68fa      	ldr	r2, [r7, #12]
 800a582:	2140      	movs	r1, #64	; 0x40
 800a584:	2070      	movs	r0, #112	; 0x70
 800a586:	f002 fe68 	bl	800d25a <write8>
 800a58a:	4603      	mov	r3, r0
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	d001      	beq.n	800a594 <initIMU_slow+0x8c>
 800a590:	2300      	movs	r3, #0
 800a592:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_1		, ICM_CMD_CLOCK_SOURCE		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a594:	897a      	ldrh	r2, [r7, #10]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	9300      	str	r3, [sp, #0]
 800a59a:	4613      	mov	r3, r2
 800a59c:	68fa      	ldr	r2, [r7, #12]
 800a59e:	2101      	movs	r1, #1
 800a5a0:	206b      	movs	r0, #107	; 0x6b
 800a5a2:	f002 fe5a 	bl	800d25a <write8>
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d001      	beq.n	800a5b0 <initIMU_slow+0xa8>
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_2		, ICM_CMD_ENABLE_ACC_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a5b0:	897a      	ldrh	r2, [r7, #10]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	9300      	str	r3, [sp, #0]
 800a5b6:	4613      	mov	r3, r2
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	2100      	movs	r1, #0
 800a5bc:	206c      	movs	r0, #108	; 0x6c
 800a5be:	f002 fe4c 	bl	800d25a <write8>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d001      	beq.n	800a5cc <initIMU_slow+0xc4>
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG		, ICM_CMD_SCALE16G_ACC		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a5cc:	897a      	ldrh	r2, [r7, #10]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	4613      	mov	r3, r2
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	2118      	movs	r1, #24
 800a5d8:	201c      	movs	r0, #28
 800a5da:	f002 fe3e 	bl	800d25a <write8>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d001      	beq.n	800a5e8 <initIMU_slow+0xe0>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_GYRO_CONFIG		, ICM_CMD_SCALE1000DPS_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a5e8:	897a      	ldrh	r2, [r7, #10]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	9300      	str	r3, [sp, #0]
 800a5ee:	4613      	mov	r3, r2
 800a5f0:	68fa      	ldr	r2, [r7, #12]
 800a5f2:	2110      	movs	r1, #16
 800a5f4:	201b      	movs	r0, #27
 800a5f6:	f002 fe30 	bl	800d25a <write8>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	d001      	beq.n	800a604 <initIMU_slow+0xfc>
 800a600:	2300      	movs	r3, #0
 800a602:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG2		, ICM_CMD_LPFACC_99			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a604:	897a      	ldrh	r2, [r7, #10]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	9300      	str	r3, [sp, #0]
 800a60a:	4613      	mov	r3, r2
 800a60c:	68fa      	ldr	r2, [r7, #12]
 800a60e:	2102      	movs	r1, #2
 800a610:	201d      	movs	r0, #29
 800a612:	f002 fe22 	bl	800d25a <write8>
 800a616:	4603      	mov	r3, r0
 800a618:	2b01      	cmp	r3, #1
 800a61a:	d001      	beq.n	800a620 <initIMU_slow+0x118>
 800a61c:	2300      	movs	r3, #0
 800a61e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_CONFIG			, ICM_CMD_LPFGYRO_92		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a620:	897a      	ldrh	r2, [r7, #10]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	9300      	str	r3, [sp, #0]
 800a626:	4613      	mov	r3, r2
 800a628:	68fa      	ldr	r2, [r7, #12]
 800a62a:	2102      	movs	r1, #2
 800a62c:	201a      	movs	r0, #26
 800a62e:	f002 fe14 	bl	800d25a <write8>
 800a632:	4603      	mov	r3, r0
 800a634:	2b01      	cmp	r3, #1
 800a636:	d001      	beq.n	800a63c <initIMU_slow+0x134>
 800a638:	2300      	movs	r3, #0
 800a63a:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_SMPLRT_DIV		, ICM_CMD_SAMPLE_200		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a63c:	897a      	ldrh	r2, [r7, #10]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	4613      	mov	r3, r2
 800a644:	68fa      	ldr	r2, [r7, #12]
 800a646:	2104      	movs	r1, #4
 800a648:	2019      	movs	r0, #25
 800a64a:	f002 fe06 	bl	800d25a <write8>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b01      	cmp	r3, #1
 800a652:	d001      	beq.n	800a658 <initIMU_slow+0x150>
 800a654:	2300      	movs	r3, #0
 800a656:	617b      	str	r3, [r7, #20]

	if(write8(ICM_REG_FIFO_ENABLE		, ICM_CMD_ACC_GYR_IN_FIFO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a658:	897a      	ldrh	r2, [r7, #10]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	9300      	str	r3, [sp, #0]
 800a65e:	4613      	mov	r3, r2
 800a660:	68fa      	ldr	r2, [r7, #12]
 800a662:	2118      	movs	r1, #24
 800a664:	2023      	movs	r0, #35	; 0x23
 800a666:	f002 fdf8 	bl	800d25a <write8>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d001      	beq.n	800a674 <initIMU_slow+0x16c>
 800a670:	2300      	movs	r3, #0
 800a672:	617b      	str	r3, [r7, #20]

	return verif;
 800a674:	697b      	ldr	r3, [r7, #20]
}
 800a676:	4618      	mov	r0, r3
 800a678:	3718      	adds	r7, #24
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
	...

0800a680 <clearFIFO>:


void clearFIFO(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a684:	b08f      	sub	sp, #60	; 0x3c
 800a686:	af02      	add	r7, sp, #8
 800a688:	6178      	str	r0, [r7, #20]
 800a68a:	460b      	mov	r3, r1
 800a68c:	60fa      	str	r2, [r7, #12]
 800a68e:	827b      	strh	r3, [r7, #18]
 800a690:	466b      	mov	r3, sp
 800a692:	60bb      	str	r3, [r7, #8]
	uint16_t sizeFifo=0, readNumber=0;
 800a694:	2300      	movs	r3, #0
 800a696:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800a698:	2300      	movs	r3, #0
 800a69a:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t data[3]={0};
 800a69c:	f107 0318 	add.w	r3, r7, #24
 800a6a0:	2100      	movs	r1, #0
 800a6a2:	460a      	mov	r2, r1
 800a6a4:	801a      	strh	r2, [r3, #0]
 800a6a6:	460a      	mov	r2, r1
 800a6a8:	709a      	strb	r2, [r3, #2]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 800a6aa:	23f2      	movs	r3, #242	; 0xf2
 800a6ac:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800a6ae:	8a7b      	ldrh	r3, [r7, #18]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	6978      	ldr	r0, [r7, #20]
 800a6b6:	f7f7 fec5 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &data, (uint8_t*) &data, 3, 1);
 800a6ba:	f107 0218 	add.w	r2, r7, #24
 800a6be:	f107 0118 	add.w	r1, r7, #24
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	9300      	str	r3, [sp, #0]
 800a6c6:	2303      	movs	r3, #3
 800a6c8:	68f8      	ldr	r0, [r7, #12]
 800a6ca:	f7fb fb38 	bl	8005d3e <HAL_SPI_TransmitReceive>
	sizeFifo = data[1]<<8 | data[2];
 800a6ce:	7e7b      	ldrb	r3, [r7, #25]
 800a6d0:	021b      	lsls	r3, r3, #8
 800a6d2:	b21a      	sxth	r2, r3
 800a6d4:	7ebb      	ldrb	r3, [r7, #26]
 800a6d6:	b21b      	sxth	r3, r3
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	b21b      	sxth	r3, r3
 800a6dc:	85fb      	strh	r3, [r7, #46]	; 0x2e

	readNumber = (sizeFifo/14)*14;
 800a6de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a6e0:	085b      	lsrs	r3, r3, #1
 800a6e2:	4a31      	ldr	r2, [pc, #196]	; (800a7a8 <clearFIFO+0x128>)
 800a6e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a6e8:	089b      	lsrs	r3, r3, #2
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	00d2      	lsls	r2, r2, #3
 800a6f0:	1ad3      	subs	r3, r2, r3
 800a6f2:	005b      	lsls	r3, r3, #1
 800a6f4:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t dummyTx[readNumber+1];
 800a6f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a6f8:	1c5a      	adds	r2, r3, #1
 800a6fa:	1e53      	subs	r3, r2, #1
 800a6fc:	62bb      	str	r3, [r7, #40]	; 0x28
 800a6fe:	4613      	mov	r3, r2
 800a700:	f04f 0400 	mov.w	r4, #0
 800a704:	00e1      	lsls	r1, r4, #3
 800a706:	6079      	str	r1, [r7, #4]
 800a708:	6879      	ldr	r1, [r7, #4]
 800a70a:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800a70e:	6079      	str	r1, [r7, #4]
 800a710:	00d9      	lsls	r1, r3, #3
 800a712:	6039      	str	r1, [r7, #0]
 800a714:	4613      	mov	r3, r2
 800a716:	f04f 0400 	mov.w	r4, #0
 800a71a:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 800a71e:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 800a722:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 800a726:	4613      	mov	r3, r2
 800a728:	3307      	adds	r3, #7
 800a72a:	08db      	lsrs	r3, r3, #3
 800a72c:	00db      	lsls	r3, r3, #3
 800a72e:	ebad 0d03 	sub.w	sp, sp, r3
 800a732:	ab02      	add	r3, sp, #8
 800a734:	3300      	adds	r3, #0
 800a736:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t dummyRx[readNumber+1];
 800a738:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a73a:	1c5a      	adds	r2, r3, #1
 800a73c:	1e53      	subs	r3, r2, #1
 800a73e:	623b      	str	r3, [r7, #32]
 800a740:	4613      	mov	r3, r2
 800a742:	f04f 0400 	mov.w	r4, #0
 800a746:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 800a74a:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 800a74e:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800a752:	4613      	mov	r3, r2
 800a754:	f04f 0400 	mov.w	r4, #0
 800a758:	00e6      	lsls	r6, r4, #3
 800a75a:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 800a75e:	00dd      	lsls	r5, r3, #3
 800a760:	4613      	mov	r3, r2
 800a762:	3307      	adds	r3, #7
 800a764:	08db      	lsrs	r3, r3, #3
 800a766:	00db      	lsls	r3, r3, #3
 800a768:	ebad 0d03 	sub.w	sp, sp, r3
 800a76c:	ab02      	add	r3, sp, #8
 800a76e:	3300      	adds	r3, #0
 800a770:	61fb      	str	r3, [r7, #28]
	dummyTx[0] = ICM_REG_FIFO_REG | 0x80;
 800a772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a774:	22f4      	movs	r2, #244	; 0xf4
 800a776:	701a      	strb	r2, [r3, #0]
	//HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) &dummyTx, (uint8_t*) &dummyRx, readNumber+1);
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &dummyTx, (uint8_t*) &dummyRx, readNumber+1,100);
 800a778:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a77a:	69fa      	ldr	r2, [r7, #28]
 800a77c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a77e:	3301      	adds	r3, #1
 800a780:	b298      	uxth	r0, r3
 800a782:	2364      	movs	r3, #100	; 0x64
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	4603      	mov	r3, r0
 800a788:	68f8      	ldr	r0, [r7, #12]
 800a78a:	f7fb fad8 	bl	8005d3e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800a78e:	8a7b      	ldrh	r3, [r7, #18]
 800a790:	2201      	movs	r2, #1
 800a792:	4619      	mov	r1, r3
 800a794:	6978      	ldr	r0, [r7, #20]
 800a796:	f7f7 fe55 	bl	8002444 <HAL_GPIO_WritePin>
 800a79a:	f8d7 d008 	ldr.w	sp, [r7, #8]
}
 800a79e:	bf00      	nop
 800a7a0:	3734      	adds	r7, #52	; 0x34
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a8:	92492493 	.word	0x92492493

0800a7ac <readIMU>:

// Performances, 72Mhz uC, 4.5Mhz SPI :55us
// function to read number Bytes from the FIFO buffer. Return 1 if we read less than the number of bytes in the FIFO
// carefull sensor big endian, STM32 little endian
uint32_t readIMU(uint8_t *IMU_raw_data, uint16_t number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b08a      	sub	sp, #40	; 0x28
 800a7b0:	af02      	add	r7, sp, #8
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	607a      	str	r2, [r7, #4]
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	817b      	strh	r3, [r7, #10]
 800a7bc:	4613      	mov	r3, r2
 800a7be:	813b      	strh	r3, [r7, #8]
	uint16_t sizeFifo=0, readNumber=0;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	837b      	strh	r3, [r7, #26]
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	833b      	strh	r3, [r7, #24]
	uint8_t data[3]={0};
 800a7c8:	f107 0314 	add.w	r3, r7, #20
 800a7cc:	2100      	movs	r1, #0
 800a7ce:	460a      	mov	r2, r1
 800a7d0:	801a      	strh	r2, [r3, #0]
 800a7d2:	460a      	mov	r2, r1
 800a7d4:	709a      	strb	r2, [r3, #2]
	uint32_t iserror = 0;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	61fb      	str	r3, [r7, #28]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 800a7da:	23f2      	movs	r3, #242	; 0xf2
 800a7dc:	753b      	strb	r3, [r7, #20]

	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800a7de:	893b      	ldrh	r3, [r7, #8]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	4619      	mov	r1, r3
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f7f7 fe2d 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &data, 3, 2);
 800a7ea:	f107 0114 	add.w	r1, r7, #20
 800a7ee:	2302      	movs	r3, #2
 800a7f0:	2203      	movs	r2, #3
 800a7f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7f4:	f7fb f99d 	bl	8005b32 <HAL_SPI_Receive>
	sizeFifo = data[1]<<8 | data[2];
 800a7f8:	7d7b      	ldrb	r3, [r7, #21]
 800a7fa:	021b      	lsls	r3, r3, #8
 800a7fc:	b21a      	sxth	r2, r3
 800a7fe:	7dbb      	ldrb	r3, [r7, #22]
 800a800:	b21b      	sxth	r3, r3
 800a802:	4313      	orrs	r3, r2
 800a804:	b21b      	sxth	r3, r3
 800a806:	837b      	strh	r3, [r7, #26]
	readNumber = (sizeFifo/14)*14;				//for reading a multiple of 14bytes (2bytes * 7 measurements)
 800a808:	8b7b      	ldrh	r3, [r7, #26]
 800a80a:	085b      	lsrs	r3, r3, #1
 800a80c:	4a13      	ldr	r2, [pc, #76]	; (800a85c <readIMU+0xb0>)
 800a80e:	fba2 2303 	umull	r2, r3, r2, r3
 800a812:	089b      	lsrs	r3, r3, #2
 800a814:	b29b      	uxth	r3, r3
 800a816:	461a      	mov	r2, r3
 800a818:	00d2      	lsls	r2, r2, #3
 800a81a:	1ad3      	subs	r3, r2, r3
 800a81c:	005b      	lsls	r3, r3, #1
 800a81e:	833b      	strh	r3, [r7, #24]
	if(readNumber != number){iserror = 1;}
 800a820:	8b3a      	ldrh	r2, [r7, #24]
 800a822:	897b      	ldrh	r3, [r7, #10]
 800a824:	429a      	cmp	r2, r3
 800a826:	d001      	beq.n	800a82c <readIMU+0x80>
 800a828:	2301      	movs	r3, #1
 800a82a:	61fb      	str	r3, [r7, #28]
	IMU_raw_data[0] = ICM_REG_FIFO_REG | 0x80;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	22f4      	movs	r2, #244	; 0xf4
 800a830:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, readNumber,5);
 800a832:	8b3a      	ldrh	r2, [r7, #24]
 800a834:	2305      	movs	r3, #5
 800a836:	9300      	str	r3, [sp, #0]
 800a838:	4613      	mov	r3, r2
 800a83a:	68fa      	ldr	r2, [r7, #12]
 800a83c:	68f9      	ldr	r1, [r7, #12]
 800a83e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a840:	f7fb fa7d 	bl	8005d3e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800a844:	893b      	ldrh	r3, [r7, #8]
 800a846:	2201      	movs	r2, #1
 800a848:	4619      	mov	r1, r3
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f7f7 fdfa 	bl	8002444 <HAL_GPIO_WritePin>
	//HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, readNumber);
	return iserror;
 800a850:	69fb      	ldr	r3, [r7, #28]
}
 800a852:	4618      	mov	r0, r3
 800a854:	3720      	adds	r7, #32
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}
 800a85a:	bf00      	nop
 800a85c:	92492493 	.word	0x92492493

0800a860 <convIMU>:

// Performances for 1 cycle, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
// If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(uint8_t *IMU_raw_data, float *IMUConv, uint32_t cycle)
{
 800a860:	b590      	push	{r4, r7, lr}
 800a862:	b087      	sub	sp, #28
 800a864:	af00      	add	r7, sp, #0
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	607a      	str	r2, [r7, #4]
	for(uint32_t i=0; i<cycle; i++){
 800a86c:	2300      	movs	r3, #0
 800a86e:	617b      	str	r3, [r7, #20]
 800a870:	e154      	b.n	800ab1c <convIMU+0x2bc>
		IMUConv[0+i*7] = (int16_t)(IMU_raw_data[0+i*14] << 8 | IMU_raw_data[1+i*14]) * (9.81 / 2048.0); 					//in m/s
 800a872:	697a      	ldr	r2, [r7, #20]
 800a874:	4613      	mov	r3, r2
 800a876:	00db      	lsls	r3, r3, #3
 800a878:	1a9b      	subs	r3, r3, r2
 800a87a:	009b      	lsls	r3, r3, #2
 800a87c:	461a      	mov	r2, r3
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	189c      	adds	r4, r3, r2
 800a882:	697a      	ldr	r2, [r7, #20]
 800a884:	4613      	mov	r3, r2
 800a886:	00db      	lsls	r3, r3, #3
 800a888:	1a9b      	subs	r3, r3, r2
 800a88a:	005b      	lsls	r3, r3, #1
 800a88c:	461a      	mov	r2, r3
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	4413      	add	r3, r2
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	021b      	lsls	r3, r3, #8
 800a896:	b219      	sxth	r1, r3
 800a898:	697a      	ldr	r2, [r7, #20]
 800a89a:	4613      	mov	r3, r2
 800a89c:	00db      	lsls	r3, r3, #3
 800a89e:	1a9b      	subs	r3, r3, r2
 800a8a0:	005b      	lsls	r3, r3, #1
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	68fa      	ldr	r2, [r7, #12]
 800a8a6:	4413      	add	r3, r2
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	b21b      	sxth	r3, r3
 800a8ac:	430b      	orrs	r3, r1
 800a8ae:	b21b      	sxth	r3, r3
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f7f5 fe5f 	bl	8000574 <__aeabi_i2d>
 800a8b6:	a3a1      	add	r3, pc, #644	; (adr r3, 800ab3c <convIMU+0x2dc>)
 800a8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8bc:	f7f5 fec0 	bl	8000640 <__aeabi_dmul>
 800a8c0:	4602      	mov	r2, r0
 800a8c2:	460b      	mov	r3, r1
 800a8c4:	4610      	mov	r0, r2
 800a8c6:	4619      	mov	r1, r3
 800a8c8:	f7f6 f992 	bl	8000bf0 <__aeabi_d2f>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	6023      	str	r3, [r4, #0]
		IMUConv[1+i*7] = (int16_t)(IMU_raw_data[2+i*14] << 8 | IMU_raw_data[3+i*14]) * (9.81 / 2048.0);
 800a8d0:	697a      	ldr	r2, [r7, #20]
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	00db      	lsls	r3, r3, #3
 800a8d6:	1a9b      	subs	r3, r3, r2
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	3304      	adds	r3, #4
 800a8dc:	68ba      	ldr	r2, [r7, #8]
 800a8de:	18d4      	adds	r4, r2, r3
 800a8e0:	697a      	ldr	r2, [r7, #20]
 800a8e2:	4613      	mov	r3, r2
 800a8e4:	00db      	lsls	r3, r3, #3
 800a8e6:	1a9b      	subs	r3, r3, r2
 800a8e8:	005b      	lsls	r3, r3, #1
 800a8ea:	3302      	adds	r3, #2
 800a8ec:	68fa      	ldr	r2, [r7, #12]
 800a8ee:	4413      	add	r3, r2
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	021b      	lsls	r3, r3, #8
 800a8f4:	b219      	sxth	r1, r3
 800a8f6:	697a      	ldr	r2, [r7, #20]
 800a8f8:	4613      	mov	r3, r2
 800a8fa:	00db      	lsls	r3, r3, #3
 800a8fc:	1a9b      	subs	r3, r3, r2
 800a8fe:	005b      	lsls	r3, r3, #1
 800a900:	3303      	adds	r3, #3
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	4413      	add	r3, r2
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	b21b      	sxth	r3, r3
 800a90a:	430b      	orrs	r3, r1
 800a90c:	b21b      	sxth	r3, r3
 800a90e:	4618      	mov	r0, r3
 800a910:	f7f5 fe30 	bl	8000574 <__aeabi_i2d>
 800a914:	a389      	add	r3, pc, #548	; (adr r3, 800ab3c <convIMU+0x2dc>)
 800a916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a91a:	f7f5 fe91 	bl	8000640 <__aeabi_dmul>
 800a91e:	4602      	mov	r2, r0
 800a920:	460b      	mov	r3, r1
 800a922:	4610      	mov	r0, r2
 800a924:	4619      	mov	r1, r3
 800a926:	f7f6 f963 	bl	8000bf0 <__aeabi_d2f>
 800a92a:	4603      	mov	r3, r0
 800a92c:	6023      	str	r3, [r4, #0]
		IMUConv[2+i*7] = (int16_t)(IMU_raw_data[4+i*14] << 8 | IMU_raw_data[5+i*14]) * (9.81 / 2048.0);
 800a92e:	697a      	ldr	r2, [r7, #20]
 800a930:	4613      	mov	r3, r2
 800a932:	00db      	lsls	r3, r3, #3
 800a934:	1a9b      	subs	r3, r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	3308      	adds	r3, #8
 800a93a:	68ba      	ldr	r2, [r7, #8]
 800a93c:	18d4      	adds	r4, r2, r3
 800a93e:	697a      	ldr	r2, [r7, #20]
 800a940:	4613      	mov	r3, r2
 800a942:	00db      	lsls	r3, r3, #3
 800a944:	1a9b      	subs	r3, r3, r2
 800a946:	005b      	lsls	r3, r3, #1
 800a948:	3304      	adds	r3, #4
 800a94a:	68fa      	ldr	r2, [r7, #12]
 800a94c:	4413      	add	r3, r2
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	021b      	lsls	r3, r3, #8
 800a952:	b219      	sxth	r1, r3
 800a954:	697a      	ldr	r2, [r7, #20]
 800a956:	4613      	mov	r3, r2
 800a958:	00db      	lsls	r3, r3, #3
 800a95a:	1a9b      	subs	r3, r3, r2
 800a95c:	005b      	lsls	r3, r3, #1
 800a95e:	3305      	adds	r3, #5
 800a960:	68fa      	ldr	r2, [r7, #12]
 800a962:	4413      	add	r3, r2
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	b21b      	sxth	r3, r3
 800a968:	430b      	orrs	r3, r1
 800a96a:	b21b      	sxth	r3, r3
 800a96c:	4618      	mov	r0, r3
 800a96e:	f7f5 fe01 	bl	8000574 <__aeabi_i2d>
 800a972:	a372      	add	r3, pc, #456	; (adr r3, 800ab3c <convIMU+0x2dc>)
 800a974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a978:	f7f5 fe62 	bl	8000640 <__aeabi_dmul>
 800a97c:	4602      	mov	r2, r0
 800a97e:	460b      	mov	r3, r1
 800a980:	4610      	mov	r0, r2
 800a982:	4619      	mov	r1, r3
 800a984:	f7f6 f934 	bl	8000bf0 <__aeabi_d2f>
 800a988:	4603      	mov	r3, r0
 800a98a:	6023      	str	r3, [r4, #0]
		IMUConv[3+i*7] = ((int16_t)(IMU_raw_data[6+i*14] << 8 | IMU_raw_data[7+i*14]) / 326.8) + 25.0;						//in C
 800a98c:	697a      	ldr	r2, [r7, #20]
 800a98e:	4613      	mov	r3, r2
 800a990:	00db      	lsls	r3, r3, #3
 800a992:	1a9b      	subs	r3, r3, r2
 800a994:	009b      	lsls	r3, r3, #2
 800a996:	330c      	adds	r3, #12
 800a998:	68ba      	ldr	r2, [r7, #8]
 800a99a:	18d4      	adds	r4, r2, r3
 800a99c:	697a      	ldr	r2, [r7, #20]
 800a99e:	4613      	mov	r3, r2
 800a9a0:	00db      	lsls	r3, r3, #3
 800a9a2:	1a9b      	subs	r3, r3, r2
 800a9a4:	005b      	lsls	r3, r3, #1
 800a9a6:	3306      	adds	r3, #6
 800a9a8:	68fa      	ldr	r2, [r7, #12]
 800a9aa:	4413      	add	r3, r2
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	021b      	lsls	r3, r3, #8
 800a9b0:	b219      	sxth	r1, r3
 800a9b2:	697a      	ldr	r2, [r7, #20]
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	00db      	lsls	r3, r3, #3
 800a9b8:	1a9b      	subs	r3, r3, r2
 800a9ba:	005b      	lsls	r3, r3, #1
 800a9bc:	3307      	adds	r3, #7
 800a9be:	68fa      	ldr	r2, [r7, #12]
 800a9c0:	4413      	add	r3, r2
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	b21b      	sxth	r3, r3
 800a9c6:	430b      	orrs	r3, r1
 800a9c8:	b21b      	sxth	r3, r3
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f7f5 fdd2 	bl	8000574 <__aeabi_i2d>
 800a9d0:	a35c      	add	r3, pc, #368	; (adr r3, 800ab44 <convIMU+0x2e4>)
 800a9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d6:	f7f5 ff5d 	bl	8000894 <__aeabi_ddiv>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	4610      	mov	r0, r2
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	f04f 0200 	mov.w	r2, #0
 800a9e6:	4b54      	ldr	r3, [pc, #336]	; (800ab38 <convIMU+0x2d8>)
 800a9e8:	f7f5 fc78 	bl	80002dc <__adddf3>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	460b      	mov	r3, r1
 800a9f0:	4610      	mov	r0, r2
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	f7f6 f8fc 	bl	8000bf0 <__aeabi_d2f>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	6023      	str	r3, [r4, #0]
		IMUConv[4+i*7] = (int16_t)(IMU_raw_data[8+i*14] << 8 | IMU_raw_data[9+i*14]) / 32.8; 								//in dps
 800a9fc:	697a      	ldr	r2, [r7, #20]
 800a9fe:	4613      	mov	r3, r2
 800aa00:	00db      	lsls	r3, r3, #3
 800aa02:	1a9b      	subs	r3, r3, r2
 800aa04:	009b      	lsls	r3, r3, #2
 800aa06:	3310      	adds	r3, #16
 800aa08:	68ba      	ldr	r2, [r7, #8]
 800aa0a:	18d4      	adds	r4, r2, r3
 800aa0c:	697a      	ldr	r2, [r7, #20]
 800aa0e:	4613      	mov	r3, r2
 800aa10:	00db      	lsls	r3, r3, #3
 800aa12:	1a9b      	subs	r3, r3, r2
 800aa14:	005b      	lsls	r3, r3, #1
 800aa16:	3308      	adds	r3, #8
 800aa18:	68fa      	ldr	r2, [r7, #12]
 800aa1a:	4413      	add	r3, r2
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	021b      	lsls	r3, r3, #8
 800aa20:	b219      	sxth	r1, r3
 800aa22:	697a      	ldr	r2, [r7, #20]
 800aa24:	4613      	mov	r3, r2
 800aa26:	00db      	lsls	r3, r3, #3
 800aa28:	1a9b      	subs	r3, r3, r2
 800aa2a:	005b      	lsls	r3, r3, #1
 800aa2c:	3309      	adds	r3, #9
 800aa2e:	68fa      	ldr	r2, [r7, #12]
 800aa30:	4413      	add	r3, r2
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	b21b      	sxth	r3, r3
 800aa36:	430b      	orrs	r3, r1
 800aa38:	b21b      	sxth	r3, r3
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f7f5 fd9a 	bl	8000574 <__aeabi_i2d>
 800aa40:	a33b      	add	r3, pc, #236	; (adr r3, 800ab30 <convIMU+0x2d0>)
 800aa42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa46:	f7f5 ff25 	bl	8000894 <__aeabi_ddiv>
 800aa4a:	4602      	mov	r2, r0
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	4610      	mov	r0, r2
 800aa50:	4619      	mov	r1, r3
 800aa52:	f7f6 f8cd 	bl	8000bf0 <__aeabi_d2f>
 800aa56:	4603      	mov	r3, r0
 800aa58:	6023      	str	r3, [r4, #0]
		IMUConv[5+i*7] = (int16_t)(IMU_raw_data[10+i*14] << 8 | IMU_raw_data[11+i*14]) / 32.8;
 800aa5a:	697a      	ldr	r2, [r7, #20]
 800aa5c:	4613      	mov	r3, r2
 800aa5e:	00db      	lsls	r3, r3, #3
 800aa60:	1a9b      	subs	r3, r3, r2
 800aa62:	009b      	lsls	r3, r3, #2
 800aa64:	3314      	adds	r3, #20
 800aa66:	68ba      	ldr	r2, [r7, #8]
 800aa68:	18d4      	adds	r4, r2, r3
 800aa6a:	697a      	ldr	r2, [r7, #20]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	00db      	lsls	r3, r3, #3
 800aa70:	1a9b      	subs	r3, r3, r2
 800aa72:	005b      	lsls	r3, r3, #1
 800aa74:	330a      	adds	r3, #10
 800aa76:	68fa      	ldr	r2, [r7, #12]
 800aa78:	4413      	add	r3, r2
 800aa7a:	781b      	ldrb	r3, [r3, #0]
 800aa7c:	021b      	lsls	r3, r3, #8
 800aa7e:	b219      	sxth	r1, r3
 800aa80:	697a      	ldr	r2, [r7, #20]
 800aa82:	4613      	mov	r3, r2
 800aa84:	00db      	lsls	r3, r3, #3
 800aa86:	1a9b      	subs	r3, r3, r2
 800aa88:	005b      	lsls	r3, r3, #1
 800aa8a:	330b      	adds	r3, #11
 800aa8c:	68fa      	ldr	r2, [r7, #12]
 800aa8e:	4413      	add	r3, r2
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	b21b      	sxth	r3, r3
 800aa94:	430b      	orrs	r3, r1
 800aa96:	b21b      	sxth	r3, r3
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f7f5 fd6b 	bl	8000574 <__aeabi_i2d>
 800aa9e:	a324      	add	r3, pc, #144	; (adr r3, 800ab30 <convIMU+0x2d0>)
 800aaa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa4:	f7f5 fef6 	bl	8000894 <__aeabi_ddiv>
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	460b      	mov	r3, r1
 800aaac:	4610      	mov	r0, r2
 800aaae:	4619      	mov	r1, r3
 800aab0:	f7f6 f89e 	bl	8000bf0 <__aeabi_d2f>
 800aab4:	4603      	mov	r3, r0
 800aab6:	6023      	str	r3, [r4, #0]
		IMUConv[6+i*7] = (int16_t)(IMU_raw_data[12+i*14] << 8 | IMU_raw_data[13+i*14]) / 32.8;
 800aab8:	697a      	ldr	r2, [r7, #20]
 800aaba:	4613      	mov	r3, r2
 800aabc:	00db      	lsls	r3, r3, #3
 800aabe:	1a9b      	subs	r3, r3, r2
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	3318      	adds	r3, #24
 800aac4:	68ba      	ldr	r2, [r7, #8]
 800aac6:	18d4      	adds	r4, r2, r3
 800aac8:	697a      	ldr	r2, [r7, #20]
 800aaca:	4613      	mov	r3, r2
 800aacc:	00db      	lsls	r3, r3, #3
 800aace:	1a9b      	subs	r3, r3, r2
 800aad0:	005b      	lsls	r3, r3, #1
 800aad2:	330c      	adds	r3, #12
 800aad4:	68fa      	ldr	r2, [r7, #12]
 800aad6:	4413      	add	r3, r2
 800aad8:	781b      	ldrb	r3, [r3, #0]
 800aada:	021b      	lsls	r3, r3, #8
 800aadc:	b219      	sxth	r1, r3
 800aade:	697a      	ldr	r2, [r7, #20]
 800aae0:	4613      	mov	r3, r2
 800aae2:	00db      	lsls	r3, r3, #3
 800aae4:	1a9b      	subs	r3, r3, r2
 800aae6:	005b      	lsls	r3, r3, #1
 800aae8:	330d      	adds	r3, #13
 800aaea:	68fa      	ldr	r2, [r7, #12]
 800aaec:	4413      	add	r3, r2
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	b21b      	sxth	r3, r3
 800aaf2:	430b      	orrs	r3, r1
 800aaf4:	b21b      	sxth	r3, r3
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7f5 fd3c 	bl	8000574 <__aeabi_i2d>
 800aafc:	a30c      	add	r3, pc, #48	; (adr r3, 800ab30 <convIMU+0x2d0>)
 800aafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab02:	f7f5 fec7 	bl	8000894 <__aeabi_ddiv>
 800ab06:	4602      	mov	r2, r0
 800ab08:	460b      	mov	r3, r1
 800ab0a:	4610      	mov	r0, r2
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	f7f6 f86f 	bl	8000bf0 <__aeabi_d2f>
 800ab12:	4603      	mov	r3, r0
 800ab14:	6023      	str	r3, [r4, #0]
	for(uint32_t i=0; i<cycle; i++){
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	617b      	str	r3, [r7, #20]
 800ab1c:	697a      	ldr	r2, [r7, #20]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	f4ff aea6 	bcc.w	800a872 <convIMU+0x12>
	}
}
 800ab26:	bf00      	nop
 800ab28:	371c      	adds	r7, #28
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd90      	pop	{r4, r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	66666666 	.word	0x66666666
 800ab34:	40406666 	.word	0x40406666
 800ab38:	40390000 	.word	0x40390000
 800ab3c:	51eb851f 	.word	0x51eb851f
 800ab40:	3f739eb8 	.word	0x3f739eb8
 800ab44:	cccccccd 	.word	0xcccccccd
 800ab48:	40746ccc 	.word	0x40746ccc

0800ab4c <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b088      	sub	sp, #32
 800ab50:	af02      	add	r7, sp, #8
 800ab52:	60f8      	str	r0, [r7, #12]
 800ab54:	460b      	mov	r3, r1
 800ab56:	607a      	str	r2, [r7, #4]
 800ab58:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	74fb      	strb	r3, [r7, #19]

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 800ab62:	897a      	ldrh	r2, [r7, #10]
 800ab64:	f107 0113 	add.w	r1, r7, #19
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	4613      	mov	r3, r2
 800ab6e:	68fa      	ldr	r2, [r7, #12]
 800ab70:	208f      	movs	r0, #143	; 0x8f
 800ab72:	f002 fbb1 	bl	800d2d8 <read8>
	if(dataRead == LIS_ID){verif = 1;}
 800ab76:	7cfb      	ldrb	r3, [r7, #19]
 800ab78:	2b3d      	cmp	r3, #61	; 0x3d
 800ab7a:	d101      	bne.n	800ab80 <initMAG+0x34>
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	617b      	str	r3, [r7, #20]

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 800ab80:	897a      	ldrh	r2, [r7, #10]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	9300      	str	r3, [sp, #0]
 800ab86:	4613      	mov	r3, r2
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	210c      	movs	r1, #12
 800ab8c:	2021      	movs	r0, #33	; 0x21
 800ab8e:	f002 fb64 	bl	800d25a <write8>
	HAL_Delay(10);
 800ab92:	200a      	movs	r0, #10
 800ab94:	f7f6 fac6 	bl	8001124 <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800ab98:	897a      	ldrh	r2, [r7, #10]
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	9300      	str	r3, [sp, #0]
 800ab9e:	4613      	mov	r3, r2
 800aba0:	68fa      	ldr	r2, [r7, #12]
 800aba2:	217c      	movs	r1, #124	; 0x7c
 800aba4:	2020      	movs	r0, #32
 800aba6:	f002 fb58 	bl	800d25a <write8>
 800abaa:	4603      	mov	r3, r0
 800abac:	2b01      	cmp	r3, #1
 800abae:	d001      	beq.n	800abb4 <initMAG+0x68>
 800abb0:	2300      	movs	r3, #0
 800abb2:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800abb4:	897a      	ldrh	r2, [r7, #10]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	4613      	mov	r3, r2
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	210e      	movs	r1, #14
 800abc0:	2023      	movs	r0, #35	; 0x23
 800abc2:	f002 fb4a 	bl	800d25a <write8>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d001      	beq.n	800abd0 <initMAG+0x84>
 800abcc:	2300      	movs	r3, #0
 800abce:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800abd0:	897a      	ldrh	r2, [r7, #10]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	9300      	str	r3, [sp, #0]
 800abd6:	4613      	mov	r3, r2
 800abd8:	68fa      	ldr	r2, [r7, #12]
 800abda:	2100      	movs	r1, #0
 800abdc:	2022      	movs	r0, #34	; 0x22
 800abde:	f002 fb3c 	bl	800d25a <write8>
 800abe2:	4603      	mov	r3, r0
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	d001      	beq.n	800abec <initMAG+0xa0>
 800abe8:	2300      	movs	r3, #0
 800abea:	617b      	str	r3, [r7, #20]

	return verif;
 800abec:	697b      	ldr	r3, [r7, #20]
}
 800abee:	4618      	mov	r0, r3
 800abf0:	3718      	adds	r7, #24
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}

0800abf6 <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(uint8_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800abf6:	b580      	push	{r7, lr}
 800abf8:	b086      	sub	sp, #24
 800abfa:	af02      	add	r7, sp, #8
 800abfc:	60f8      	str	r0, [r7, #12]
 800abfe:	60b9      	str	r1, [r7, #8]
 800ac00:	603b      	str	r3, [r7, #0]
 800ac02:	4613      	mov	r3, r2
 800ac04:	80fb      	strh	r3, [r7, #6]
	readN(LIS_DATA_REG, (uint8_t*) MAG_raw_data, 6, NSS_GPIO_Port, NSS_Pin, hspiN);
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	9301      	str	r3, [sp, #4]
 800ac0a:	88fb      	ldrh	r3, [r7, #6]
 800ac0c:	9300      	str	r3, [sp, #0]
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	2206      	movs	r2, #6
 800ac12:	68f9      	ldr	r1, [r7, #12]
 800ac14:	2068      	movs	r0, #104	; 0x68
 800ac16:	f002 fb8c 	bl	800d332 <readN>
}
 800ac1a:	bf00      	nop
 800ac1c:	3710      	adds	r7, #16
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
 800ac22:	0000      	movs	r0, r0
 800ac24:	0000      	movs	r0, r0
	...

0800ac28 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(uint8_t *MAG_raw_data, float *MAGConv)
{
 800ac28:	b590      	push	{r4, r7, lr}
 800ac2a:	b083      	sub	sp, #12
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	6039      	str	r1, [r7, #0]
	MAGConv[0] = (int16_t)(MAG_raw_data[0] << 8 | MAG_raw_data[1]) / 6842.0; 		//in Gauss
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	021b      	lsls	r3, r3, #8
 800ac38:	b21a      	sxth	r2, r3
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	3301      	adds	r3, #1
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	b21b      	sxth	r3, r3
 800ac42:	4313      	orrs	r3, r2
 800ac44:	b21b      	sxth	r3, r3
 800ac46:	4618      	mov	r0, r3
 800ac48:	f7f5 fc94 	bl	8000574 <__aeabi_i2d>
 800ac4c:	a326      	add	r3, pc, #152	; (adr r3, 800ace8 <convMAG+0xc0>)
 800ac4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac52:	f7f5 fe1f 	bl	8000894 <__aeabi_ddiv>
 800ac56:	4603      	mov	r3, r0
 800ac58:	460c      	mov	r4, r1
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	4621      	mov	r1, r4
 800ac5e:	f7f5 ffc7 	bl	8000bf0 <__aeabi_d2f>
 800ac62:	4602      	mov	r2, r0
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	601a      	str	r2, [r3, #0]
	MAGConv[1] = (int16_t)(MAG_raw_data[2] << 8 | MAG_raw_data[3]) / 6842.0;
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	1d1c      	adds	r4, r3, #4
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	3302      	adds	r3, #2
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	021b      	lsls	r3, r3, #8
 800ac74:	b21a      	sxth	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	3303      	adds	r3, #3
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	b21b      	sxth	r3, r3
 800ac7e:	4313      	orrs	r3, r2
 800ac80:	b21b      	sxth	r3, r3
 800ac82:	4618      	mov	r0, r3
 800ac84:	f7f5 fc76 	bl	8000574 <__aeabi_i2d>
 800ac88:	a317      	add	r3, pc, #92	; (adr r3, 800ace8 <convMAG+0xc0>)
 800ac8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8e:	f7f5 fe01 	bl	8000894 <__aeabi_ddiv>
 800ac92:	4602      	mov	r2, r0
 800ac94:	460b      	mov	r3, r1
 800ac96:	4610      	mov	r0, r2
 800ac98:	4619      	mov	r1, r3
 800ac9a:	f7f5 ffa9 	bl	8000bf0 <__aeabi_d2f>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	6023      	str	r3, [r4, #0]
	MAGConv[2] = (int16_t)(MAG_raw_data[4] << 8 | MAG_raw_data[5]) / 6842.0;
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	f103 0408 	add.w	r4, r3, #8
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	3304      	adds	r3, #4
 800acac:	781b      	ldrb	r3, [r3, #0]
 800acae:	021b      	lsls	r3, r3, #8
 800acb0:	b21a      	sxth	r2, r3
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	3305      	adds	r3, #5
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	b21b      	sxth	r3, r3
 800acba:	4313      	orrs	r3, r2
 800acbc:	b21b      	sxth	r3, r3
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7f5 fc58 	bl	8000574 <__aeabi_i2d>
 800acc4:	a308      	add	r3, pc, #32	; (adr r3, 800ace8 <convMAG+0xc0>)
 800acc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acca:	f7f5 fde3 	bl	8000894 <__aeabi_ddiv>
 800acce:	4602      	mov	r2, r0
 800acd0:	460b      	mov	r3, r1
 800acd2:	4610      	mov	r0, r2
 800acd4:	4619      	mov	r1, r3
 800acd6:	f7f5 ff8b 	bl	8000bf0 <__aeabi_d2f>
 800acda:	4603      	mov	r3, r0
 800acdc:	6023      	str	r3, [r4, #0]
}
 800acde:	bf00      	nop
 800ace0:	370c      	adds	r7, #12
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd90      	pop	{r4, r7, pc}
 800ace6:	bf00      	nop
 800ace8:	00000000 	.word	0x00000000
 800acec:	40baba00 	.word	0x40baba00

0800acf0 <readPITOT>:

#include "PITOT.h"

//Reads the data from the pitot tube
void readPITOT(uint8_t *PITOT_raw, I2C_HandleTypeDef *hi2cN)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af02      	add	r7, sp, #8
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
	HAL_I2C_Master_Receive(hi2cN, PITOT_ADDRESS << 1,(uint8_t*) PITOT_raw, 2, 2); //need to left-shift the address
 800acfa:	2302      	movs	r3, #2
 800acfc:	9300      	str	r3, [sp, #0]
 800acfe:	2302      	movs	r3, #2
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	2150      	movs	r1, #80	; 0x50
 800ad04:	6838      	ldr	r0, [r7, #0]
 800ad06:	f7f7 fcdf 	bl	80026c8 <HAL_I2C_Master_Receive>
}
 800ad0a:	bf00      	nop
 800ad0c:	3708      	adds	r7, #8
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
	...

0800ad14 <convSpeedPITOT>:


//Convert data of the PITOT tube in m/s  p = 1/2 * rho * U^2. This is a rough estimation, can be improved.
void convSpeedPITOT(uint8_t *PITOT_raw, float *speed)
{
 800ad14:	b590      	push	{r4, r7, lr}
 800ad16:	b089      	sub	sp, #36	; 0x24
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
	uint16_t output;
	output = PITOT_raw[0] << 8 | PITOT_raw[1];
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	021b      	lsls	r3, r3, #8
 800ad24:	b21a      	sxth	r2, r3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	b21b      	sxth	r3, r3
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	b21b      	sxth	r3, r3
 800ad32:	837b      	strh	r3, [r7, #26]

	//Convert first the raw data to pressure
	uint16_t output_min = 1638, output_max = 14745; //10% to 90% calibration with 2^14 counts
 800ad34:	f240 6366 	movw	r3, #1638	; 0x666
 800ad38:	833b      	strh	r3, [r7, #24]
 800ad3a:	f643 1399 	movw	r3, #14745	; 0x3999
 800ad3e:	82fb      	strh	r3, [r7, #22]
	float pressure = 0.0, pressure_min = 0.0, pressure_max = 5.0 * 34474; //in Pa (1 PSI = 34474 Pa)
 800ad40:	f04f 0300 	mov.w	r3, #0
 800ad44:	61fb      	str	r3, [r7, #28]
 800ad46:	f04f 0300 	mov.w	r3, #0
 800ad4a:	613b      	str	r3, [r7, #16]
 800ad4c:	4b26      	ldr	r3, [pc, #152]	; (800ade8 <convSpeedPITOT+0xd4>)
 800ad4e:	60fb      	str	r3, [r7, #12]
	pressure = (((float)(output - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 800ad50:	8b7a      	ldrh	r2, [r7, #26]
 800ad52:	8b3b      	ldrh	r3, [r7, #24]
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	ee07 3a90 	vmov	s15, r3
 800ad5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ad5e:	edd7 6a03 	vldr	s13, [r7, #12]
 800ad62:	edd7 7a04 	vldr	s15, [r7, #16]
 800ad66:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ad6a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800ad6e:	8afa      	ldrh	r2, [r7, #22]
 800ad70:	8b3b      	ldrh	r3, [r7, #24]
 800ad72:	1ad3      	subs	r3, r2, r3
 800ad74:	ee07 3a90 	vmov	s15, r3
 800ad78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad80:	edd7 7a04 	vldr	s15, [r7, #16]
 800ad84:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad88:	edc7 7a07 	vstr	s15, [r7, #28]
	if(pressure < 0){pressure = -pressure;} //absolute value for squarre root
 800ad8c:	edd7 7a07 	vldr	s15, [r7, #28]
 800ad90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ad94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad98:	d505      	bpl.n	800ada6 <convSpeedPITOT+0x92>
 800ad9a:	edd7 7a07 	vldr	s15, [r7, #28]
 800ad9e:	eef1 7a67 	vneg.f32	s15, s15
 800ada2:	edc7 7a07 	vstr	s15, [r7, #28]

	//Convert the pressure to velocity
	float rho = 1.225;
 800ada6:	4b11      	ldr	r3, [pc, #68]	; (800adec <convSpeedPITOT+0xd8>)
 800ada8:	60bb      	str	r3, [r7, #8]
	*speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 800adaa:	edd7 7a07 	vldr	s15, [r7, #28]
 800adae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800adb2:	edd7 7a02 	vldr	s15, [r7, #8]
 800adb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800adba:	ee16 0a90 	vmov	r0, s13
 800adbe:	f7f5 fbeb 	bl	8000598 <__aeabi_f2d>
 800adc2:	4603      	mov	r3, r0
 800adc4:	460c      	mov	r4, r1
 800adc6:	ec44 3b10 	vmov	d0, r3, r4
 800adca:	f005 fb15 	bl	80103f8 <sqrt>
 800adce:	ec54 3b10 	vmov	r3, r4, d0
 800add2:	4618      	mov	r0, r3
 800add4:	4621      	mov	r1, r4
 800add6:	f7f5 ff0b 	bl	8000bf0 <__aeabi_d2f>
 800adda:	4602      	mov	r2, r0
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	601a      	str	r2, [r3, #0]
}
 800ade0:	bf00      	nop
 800ade2:	3724      	adds	r7, #36	; 0x24
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd90      	pop	{r4, r7, pc}
 800ade8:	48285480 	.word	0x48285480
 800adec:	3f9ccccd 	.word	0x3f9ccccd

0800adf0 <timeDiff>:
#include "apoapsis_detection.h"

int timeDiff(time_value start, time_value end){
 800adf0:	b490      	push	{r4, r7}
 800adf2:	b084      	sub	sp, #16
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	f107 0408 	add.w	r4, r7, #8
 800adfa:	e884 0003 	stmia.w	r4, {r0, r1}
 800adfe:	4639      	mov	r1, r7
 800ae00:	e881 000c 	stmia.w	r1, {r2, r3}
    return (end.tv_sec - start.tv_sec) * 1000 + (end.tv_msec - start.tv_msec);
 800ae04:	683a      	ldr	r2, [r7, #0]
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	1ad3      	subs	r3, r2, r3
 800ae0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ae0e:	fb02 f203 	mul.w	r2, r2, r3
 800ae12:	6879      	ldr	r1, [r7, #4]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	1acb      	subs	r3, r1, r3
 800ae18:	4413      	add	r3, r2
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3710      	adds	r7, #16
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bc90      	pop	{r4, r7}
 800ae22:	4770      	bx	lr

0800ae24 <chuteStaticTime>:

__uint8_t chuteStaticTime(time_value t_liftoff, time_value t_latest){
 800ae24:	b590      	push	{r4, r7, lr}
 800ae26:	b085      	sub	sp, #20
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	f107 0408 	add.w	r4, r7, #8
 800ae2e:	e884 0003 	stmia.w	r4, {r0, r1}
 800ae32:	4639      	mov	r1, r7
 800ae34:	e881 000c 	stmia.w	r1, {r2, r3}
    if(timeDiff(t_liftoff, t_latest) < 0){
 800ae38:	463b      	mov	r3, r7
 800ae3a:	cb0c      	ldmia	r3, {r2, r3}
 800ae3c:	f107 0108 	add.w	r1, r7, #8
 800ae40:	c903      	ldmia	r1, {r0, r1}
 800ae42:	f7ff ffd5 	bl	800adf0 <timeDiff>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	da01      	bge.n	800ae50 <chuteStaticTime+0x2c>
        return 1;
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	e000      	b.n	800ae52 <chuteStaticTime+0x2e>
    }else{
        return 0;
 800ae50:	2300      	movs	r3, #0
    }
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3714      	adds	r7, #20
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd90      	pop	{r4, r7, pc}

0800ae5a <detectStart>:

__uint8_t detectStart(int wire_connection)
{
 800ae5a:	b480      	push	{r7}
 800ae5c:	b083      	sub	sp, #12
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
    if(wire_connection == 0)
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d101      	bne.n	800ae6c <detectStart+0x12>
    {
        return 1;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	e000      	b.n	800ae6e <detectStart+0x14>
    }
    return 0;
 800ae6c:	2300      	movs	r3, #0
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	370c      	adds	r7, #12
 800ae72:	46bd      	mov	sp, r7
 800ae74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae78:	4770      	bx	lr
	...

0800ae7c <detectMECO>:

__uint8_t detectMECO(time_value t_liftoff, double acceleration, time_value t_now){
 800ae7c:	b590      	push	{r4, r7, lr}
 800ae7e:	b08d      	sub	sp, #52	; 0x34
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	f107 0410 	add.w	r4, r7, #16
 800ae86:	e884 0003 	stmia.w	r4, {r0, r1}
 800ae8a:	ed87 0b02 	vstr	d0, [r7, #8]
 800ae8e:	4639      	mov	r1, r7
 800ae90:	e881 000c 	stmia.w	r1, {r2, r3}
    // MECO definitely happened after specified time
    if(timeDiff(t_liftoff, t_now) > MECO_LATEST){
 800ae94:	463b      	mov	r3, r7
 800ae96:	cb0c      	ldmia	r3, {r2, r3}
 800ae98:	f107 0110 	add.w	r1, r7, #16
 800ae9c:	c903      	ldmia	r1, {r0, r1}
 800ae9e:	f7ff ffa7 	bl	800adf0 <timeDiff>
 800aea2:	4603      	mov	r3, r0
 800aea4:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800aea8:	dd01      	ble.n	800aeae <detectMECO+0x32>
        return 1;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e08d      	b.n	800afca <detectMECO+0x14e>
    static double circ_buffer[MECO_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[MECO_BUFFER_SIZE] = {0};
    static int new_measurement = MECO_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % MECO_BUFFER_SIZE;
 800aeae:	4b49      	ldr	r3, [pc, #292]	; (800afd4 <detectMECO+0x158>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	425a      	negs	r2, r3
 800aeb6:	f003 030f 	and.w	r3, r3, #15
 800aeba:	f002 020f 	and.w	r2, r2, #15
 800aebe:	bf58      	it	pl
 800aec0:	4253      	negpl	r3, r2
 800aec2:	4a44      	ldr	r2, [pc, #272]	; (800afd4 <detectMECO+0x158>)
 800aec4:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = acceleration;
 800aec6:	4b43      	ldr	r3, [pc, #268]	; (800afd4 <detectMECO+0x158>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	4a43      	ldr	r2, [pc, #268]	; (800afd8 <detectMECO+0x15c>)
 800aecc:	00db      	lsls	r3, r3, #3
 800aece:	441a      	add	r2, r3
 800aed0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800aed4:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800aed8:	f04f 0300 	mov.w	r3, #0
 800aedc:	f04f 0400 	mov.w	r4, #0
 800aee0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 800aee4:	2300      	movs	r3, #0
 800aee6:	627b      	str	r3, [r7, #36]	; 0x24
 800aee8:	e01c      	b.n	800af24 <detectMECO+0xa8>
        mean += circ_buffer[(new_measurement - i + MECO_BUFFER_SIZE) % MECO_BUFFER_SIZE];
 800aeea:	4b3a      	ldr	r3, [pc, #232]	; (800afd4 <detectMECO+0x158>)
 800aeec:	681a      	ldr	r2, [r3, #0]
 800aeee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aef0:	1ad3      	subs	r3, r2, r3
 800aef2:	3310      	adds	r3, #16
 800aef4:	425a      	negs	r2, r3
 800aef6:	f003 030f 	and.w	r3, r3, #15
 800aefa:	f002 020f 	and.w	r2, r2, #15
 800aefe:	bf58      	it	pl
 800af00:	4253      	negpl	r3, r2
 800af02:	4a35      	ldr	r2, [pc, #212]	; (800afd8 <detectMECO+0x15c>)
 800af04:	00db      	lsls	r3, r3, #3
 800af06:	4413      	add	r3, r2
 800af08:	cb18      	ldmia	r3, {r3, r4}
 800af0a:	461a      	mov	r2, r3
 800af0c:	4623      	mov	r3, r4
 800af0e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800af12:	f7f5 f9e3 	bl	80002dc <__adddf3>
 800af16:	4603      	mov	r3, r0
 800af18:	460c      	mov	r4, r1
 800af1a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 800af1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af20:	3301      	adds	r3, #1
 800af22:	627b      	str	r3, [r7, #36]	; 0x24
 800af24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af26:	2b02      	cmp	r3, #2
 800af28:	dddf      	ble.n	800aeea <detectMECO+0x6e>
    }
    mean /= MECO_MEANFILTERSIZE;
 800af2a:	f04f 0200 	mov.w	r2, #0
 800af2e:	4b2b      	ldr	r3, [pc, #172]	; (800afdc <detectMECO+0x160>)
 800af30:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800af34:	f7f5 fcae 	bl	8000894 <__aeabi_ddiv>
 800af38:	4603      	mov	r3, r0
 800af3a:	460c      	mov	r4, r1
 800af3c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    circ_buffer_mean[new_measurement] = mean;
 800af40:	4b24      	ldr	r3, [pc, #144]	; (800afd4 <detectMECO+0x158>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4a26      	ldr	r2, [pc, #152]	; (800afe0 <detectMECO+0x164>)
 800af46:	00db      	lsls	r3, r3, #3
 800af48:	441a      	add	r2, r3
 800af4a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800af4e:	e882 0018 	stmia.w	r2, {r3, r4}

    int j;
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 800af52:	2300      	movs	r3, #0
 800af54:	623b      	str	r3, [r7, #32]
 800af56:	e034      	b.n	800afc2 <detectMECO+0x146>
        j = (new_measurement + i + 1) % MECO_BUFFER_SIZE;
 800af58:	4b1e      	ldr	r3, [pc, #120]	; (800afd4 <detectMECO+0x158>)
 800af5a:	681a      	ldr	r2, [r3, #0]
 800af5c:	6a3b      	ldr	r3, [r7, #32]
 800af5e:	4413      	add	r3, r2
 800af60:	3301      	adds	r3, #1
 800af62:	425a      	negs	r2, r3
 800af64:	f003 030f 	and.w	r3, r3, #15
 800af68:	f002 020f 	and.w	r2, r2, #15
 800af6c:	bf58      	it	pl
 800af6e:	4253      	negpl	r3, r2
 800af70:	61fb      	str	r3, [r7, #28]
        if(circ_buffer_mean[(j + 1) % MECO_BUFFER_SIZE] - circ_buffer_mean[j] < MECO_ACCEL_DIFF / MECO_MEANFILTERSIZE){
 800af72:	69fb      	ldr	r3, [r7, #28]
 800af74:	3301      	adds	r3, #1
 800af76:	425a      	negs	r2, r3
 800af78:	f003 030f 	and.w	r3, r3, #15
 800af7c:	f002 020f 	and.w	r2, r2, #15
 800af80:	bf58      	it	pl
 800af82:	4253      	negpl	r3, r2
 800af84:	4a16      	ldr	r2, [pc, #88]	; (800afe0 <detectMECO+0x164>)
 800af86:	00db      	lsls	r3, r3, #3
 800af88:	4413      	add	r3, r2
 800af8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800af8e:	4a14      	ldr	r2, [pc, #80]	; (800afe0 <detectMECO+0x164>)
 800af90:	69fb      	ldr	r3, [r7, #28]
 800af92:	00db      	lsls	r3, r3, #3
 800af94:	4413      	add	r3, r2
 800af96:	cb18      	ldmia	r3, {r3, r4}
 800af98:	461a      	mov	r2, r3
 800af9a:	4623      	mov	r3, r4
 800af9c:	f7f5 f99c 	bl	80002d8 <__aeabi_dsub>
 800afa0:	4603      	mov	r3, r0
 800afa2:	460c      	mov	r4, r1
 800afa4:	4618      	mov	r0, r3
 800afa6:	4621      	mov	r1, r4
 800afa8:	f04f 0200 	mov.w	r2, #0
 800afac:	4b0d      	ldr	r3, [pc, #52]	; (800afe4 <detectMECO+0x168>)
 800afae:	f7f5 fdb9 	bl	8000b24 <__aeabi_dcmplt>
 800afb2:	4603      	mov	r3, r0
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d001      	beq.n	800afbc <detectMECO+0x140>
            return 1;
 800afb8:	2301      	movs	r3, #1
 800afba:	e006      	b.n	800afca <detectMECO+0x14e>
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 800afbc:	6a3b      	ldr	r3, [r7, #32]
 800afbe:	3301      	adds	r3, #1
 800afc0:	623b      	str	r3, [r7, #32]
 800afc2:	6a3b      	ldr	r3, [r7, #32]
 800afc4:	2b0e      	cmp	r3, #14
 800afc6:	ddc7      	ble.n	800af58 <detectMECO+0xdc>
        }
    }
    return 0;
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3734      	adds	r7, #52	; 0x34
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd90      	pop	{r4, r7, pc}
 800afd2:	bf00      	nop
 800afd4:	20000008 	.word	0x20000008
 800afd8:	20000248 	.word	0x20000248
 800afdc:	40080000 	.word	0x40080000
 800afe0:	200002c8 	.word	0x200002c8
 800afe4:	c0180000 	.word	0xc0180000

0800afe8 <tApoapsisFromVelocity>:

__uint8_t tApoapsisFromVelocity(double velocity){
 800afe8:	b590      	push	{r4, r7, lr}
 800afea:	b089      	sub	sp, #36	; 0x24
 800afec:	af00      	add	r7, sp, #0
 800afee:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[VELOCITY_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[VELOCITY_BUFFER_SIZE] = {0};
    static int new_measurement = VELOCITY_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % VELOCITY_BUFFER_SIZE;
 800aff2:	4b50      	ldr	r3, [pc, #320]	; (800b134 <tApoapsisFromVelocity+0x14c>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	3301      	adds	r3, #1
 800aff8:	425a      	negs	r2, r3
 800affa:	f003 030f 	and.w	r3, r3, #15
 800affe:	f002 020f 	and.w	r2, r2, #15
 800b002:	bf58      	it	pl
 800b004:	4253      	negpl	r3, r2
 800b006:	4a4b      	ldr	r2, [pc, #300]	; (800b134 <tApoapsisFromVelocity+0x14c>)
 800b008:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = velocity;
 800b00a:	4b4a      	ldr	r3, [pc, #296]	; (800b134 <tApoapsisFromVelocity+0x14c>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	4a4a      	ldr	r2, [pc, #296]	; (800b138 <tApoapsisFromVelocity+0x150>)
 800b010:	00db      	lsls	r3, r3, #3
 800b012:	441a      	add	r2, r3
 800b014:	e897 0018 	ldmia.w	r7, {r3, r4}
 800b018:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800b01c:	f04f 0300 	mov.w	r3, #0
 800b020:	f04f 0400 	mov.w	r4, #0
 800b024:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 800b028:	2300      	movs	r3, #0
 800b02a:	617b      	str	r3, [r7, #20]
 800b02c:	e01c      	b.n	800b068 <tApoapsisFromVelocity+0x80>
        mean += circ_buffer[(new_measurement - i + VELOCITY_BUFFER_SIZE) % VELOCITY_BUFFER_SIZE];
 800b02e:	4b41      	ldr	r3, [pc, #260]	; (800b134 <tApoapsisFromVelocity+0x14c>)
 800b030:	681a      	ldr	r2, [r3, #0]
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	1ad3      	subs	r3, r2, r3
 800b036:	3310      	adds	r3, #16
 800b038:	425a      	negs	r2, r3
 800b03a:	f003 030f 	and.w	r3, r3, #15
 800b03e:	f002 020f 	and.w	r2, r2, #15
 800b042:	bf58      	it	pl
 800b044:	4253      	negpl	r3, r2
 800b046:	4a3c      	ldr	r2, [pc, #240]	; (800b138 <tApoapsisFromVelocity+0x150>)
 800b048:	00db      	lsls	r3, r3, #3
 800b04a:	4413      	add	r3, r2
 800b04c:	cb18      	ldmia	r3, {r3, r4}
 800b04e:	461a      	mov	r2, r3
 800b050:	4623      	mov	r3, r4
 800b052:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b056:	f7f5 f941 	bl	80002dc <__adddf3>
 800b05a:	4603      	mov	r3, r0
 800b05c:	460c      	mov	r4, r1
 800b05e:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	3301      	adds	r3, #1
 800b066:	617b      	str	r3, [r7, #20]
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	2b02      	cmp	r3, #2
 800b06c:	dddf      	ble.n	800b02e <tApoapsisFromVelocity+0x46>
    }
    mean /= VELOCITY_MEANFILTERSIZE;
 800b06e:	f04f 0200 	mov.w	r2, #0
 800b072:	4b32      	ldr	r3, [pc, #200]	; (800b13c <tApoapsisFromVelocity+0x154>)
 800b074:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b078:	f7f5 fc0c 	bl	8000894 <__aeabi_ddiv>
 800b07c:	4603      	mov	r3, r0
 800b07e:	460c      	mov	r4, r1
 800b080:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 800b084:	4b2b      	ldr	r3, [pc, #172]	; (800b134 <tApoapsisFromVelocity+0x14c>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a2d      	ldr	r2, [pc, #180]	; (800b140 <tApoapsisFromVelocity+0x158>)
 800b08a:	00db      	lsls	r3, r3, #3
 800b08c:	441a      	add	r2, r3
 800b08e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800b092:	e882 0018 	stmia.w	r2, {r3, r4}



    int count = 0, j;
 800b096:	2300      	movs	r3, #0
 800b098:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 800b09a:	2300      	movs	r3, #0
 800b09c:	60fb      	str	r3, [r7, #12]
 800b09e:	e03a      	b.n	800b116 <tApoapsisFromVelocity+0x12e>
        j = (new_measurement + i + 1) % VELOCITY_BUFFER_SIZE;
 800b0a0:	4b24      	ldr	r3, [pc, #144]	; (800b134 <tApoapsisFromVelocity+0x14c>)
 800b0a2:	681a      	ldr	r2, [r3, #0]
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	425a      	negs	r2, r3
 800b0ac:	f003 030f 	and.w	r3, r3, #15
 800b0b0:	f002 020f 	and.w	r2, r2, #15
 800b0b4:	bf58      	it	pl
 800b0b6:	4253      	negpl	r3, r2
 800b0b8:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % VELOCITY_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	3301      	adds	r3, #1
 800b0be:	425a      	negs	r2, r3
 800b0c0:	f003 030f 	and.w	r3, r3, #15
 800b0c4:	f002 020f 	and.w	r2, r2, #15
 800b0c8:	bf58      	it	pl
 800b0ca:	4253      	negpl	r3, r2
 800b0cc:	4a1c      	ldr	r2, [pc, #112]	; (800b140 <tApoapsisFromVelocity+0x158>)
 800b0ce:	00db      	lsls	r3, r3, #3
 800b0d0:	4413      	add	r3, r2
 800b0d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b0d6:	4a1a      	ldr	r2, [pc, #104]	; (800b140 <tApoapsisFromVelocity+0x158>)
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	00db      	lsls	r3, r3, #3
 800b0dc:	4413      	add	r3, r2
 800b0de:	cb18      	ldmia	r3, {r3, r4}
 800b0e0:	461a      	mov	r2, r3
 800b0e2:	4623      	mov	r3, r4
 800b0e4:	f7f5 f8f8 	bl	80002d8 <__aeabi_dsub>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	4621      	mov	r1, r4
 800b0f0:	f04f 0200 	mov.w	r2, #0
 800b0f4:	f04f 0300 	mov.w	r3, #0
 800b0f8:	f7f5 fd1e 	bl	8000b38 <__aeabi_dcmple>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d003      	beq.n	800b10a <tApoapsisFromVelocity+0x122>
            count++;
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	3301      	adds	r3, #1
 800b106:	613b      	str	r3, [r7, #16]
 800b108:	e002      	b.n	800b110 <tApoapsisFromVelocity+0x128>
        }else{
            count--;
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	3b01      	subs	r3, #1
 800b10e:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	3301      	adds	r3, #1
 800b114:	60fb      	str	r3, [r7, #12]
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2b0b      	cmp	r3, #11
 800b11a:	ddc1      	ble.n	800b0a0 <tApoapsisFromVelocity+0xb8>
        }        
    }
    if(count < -VELOCITY_TRIGGER_THRESHOLD){
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	f113 0f04 	cmn.w	r3, #4
 800b122:	da01      	bge.n	800b128 <tApoapsisFromVelocity+0x140>
        return 1;
 800b124:	2301      	movs	r3, #1
 800b126:	e000      	b.n	800b12a <tApoapsisFromVelocity+0x142>
    }else{
        return 0;
 800b128:	2300      	movs	r3, #0
    }
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3724      	adds	r7, #36	; 0x24
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd90      	pop	{r4, r7, pc}
 800b132:	bf00      	nop
 800b134:	2000000c 	.word	0x2000000c
 800b138:	20000348 	.word	0x20000348
 800b13c:	40080000 	.word	0x40080000
 800b140:	200003c8 	.word	0x200003c8
 800b144:	00000000 	.word	0x00000000

0800b148 <tApoapsisFromVelocityAtMECO>:

time_value tApoapsisFromVelocityAtMECO(time_value t_MECO, double v_MECO){
 800b148:	b5b0      	push	{r4, r5, r7, lr}
 800b14a:	b08e      	sub	sp, #56	; 0x38
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6178      	str	r0, [r7, #20]
 800b150:	f107 030c 	add.w	r3, r7, #12
 800b154:	e883 0006 	stmia.w	r3, {r1, r2}
 800b158:	ed87 0b00 	vstr	d0, [r7]
    double v_t = v_MECO;
 800b15c:	e897 0018 	ldmia.w	r7, {r3, r4}
 800b160:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    int delta_t = DELTA_T;
 800b164:	230a      	movs	r3, #10
 800b166:	62bb      	str	r3, [r7, #40]	; 0x28
    int t_millisec = 0;
 800b168:	2300      	movs	r3, #0
 800b16a:	62fb      	str	r3, [r7, #44]	; 0x2c
    double C = 1/2.0 * PRESSURE_FOR_COMPUTATIION * MOL_AIR / (GAS_CONSTANT * TEMPERATURE) * ROCKET_AREA * DRAG_CONSTANT_ROCKET / ROCKET_MASS;
 800b16c:	a43e      	add	r4, pc, #248	; (adr r4, 800b268 <tApoapsisFromVelocityAtMECO+0x120>)
 800b16e:	cc18      	ldmia	r4, {r3, r4}
 800b170:	e9c7 3408 	strd	r3, r4, [r7, #32]
    while (v_t > 0){
 800b174:	e03c      	b.n	800b1f0 <tApoapsisFromVelocityAtMECO+0xa8>
        v_t = v_t - (G + C * v_t * v_t) * delta_t / 1000.0;
 800b176:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b17a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b17e:	f7f5 fa5f 	bl	8000640 <__aeabi_dmul>
 800b182:	4603      	mov	r3, r0
 800b184:	460c      	mov	r4, r1
 800b186:	4618      	mov	r0, r3
 800b188:	4621      	mov	r1, r4
 800b18a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b18e:	f7f5 fa57 	bl	8000640 <__aeabi_dmul>
 800b192:	4603      	mov	r3, r0
 800b194:	460c      	mov	r4, r1
 800b196:	4618      	mov	r0, r3
 800b198:	4621      	mov	r1, r4
 800b19a:	a335      	add	r3, pc, #212	; (adr r3, 800b270 <tApoapsisFromVelocityAtMECO+0x128>)
 800b19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a0:	f7f5 f89c 	bl	80002dc <__adddf3>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	460c      	mov	r4, r1
 800b1a8:	4625      	mov	r5, r4
 800b1aa:	461c      	mov	r4, r3
 800b1ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1ae:	f7f5 f9e1 	bl	8000574 <__aeabi_i2d>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	460b      	mov	r3, r1
 800b1b6:	4620      	mov	r0, r4
 800b1b8:	4629      	mov	r1, r5
 800b1ba:	f7f5 fa41 	bl	8000640 <__aeabi_dmul>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	460c      	mov	r4, r1
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	4621      	mov	r1, r4
 800b1c6:	f04f 0200 	mov.w	r2, #0
 800b1ca:	4b25      	ldr	r3, [pc, #148]	; (800b260 <tApoapsisFromVelocityAtMECO+0x118>)
 800b1cc:	f7f5 fb62 	bl	8000894 <__aeabi_ddiv>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	461a      	mov	r2, r3
 800b1d6:	4623      	mov	r3, r4
 800b1d8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b1dc:	f7f5 f87c 	bl	80002d8 <__aeabi_dsub>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	460c      	mov	r4, r1
 800b1e4:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        t_millisec += delta_t;
 800b1e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ec:	4413      	add	r3, r2
 800b1ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (v_t > 0){
 800b1f0:	f04f 0200 	mov.w	r2, #0
 800b1f4:	f04f 0300 	mov.w	r3, #0
 800b1f8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b1fc:	f7f5 fcb0 	bl	8000b60 <__aeabi_dcmpgt>
 800b200:	4603      	mov	r3, r0
 800b202:	2b00      	cmp	r3, #0
 800b204:	d1b7      	bne.n	800b176 <tApoapsisFromVelocityAtMECO+0x2e>
    }
    time_value t_apoapsis;

    t_apoapsis = t_MECO;
 800b206:	f107 0318 	add.w	r3, r7, #24
 800b20a:	f107 020c 	add.w	r2, r7, #12
 800b20e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b212:	e883 0003 	stmia.w	r3, {r0, r1}
    t_apoapsis.tv_sec += t_millisec / 1000;
 800b216:	69ba      	ldr	r2, [r7, #24]
 800b218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b21a:	4912      	ldr	r1, [pc, #72]	; (800b264 <tApoapsisFromVelocityAtMECO+0x11c>)
 800b21c:	fb81 0103 	smull	r0, r1, r1, r3
 800b220:	1189      	asrs	r1, r1, #6
 800b222:	17db      	asrs	r3, r3, #31
 800b224:	1acb      	subs	r3, r1, r3
 800b226:	4413      	add	r3, r2
 800b228:	61bb      	str	r3, [r7, #24]
    t_apoapsis.tv_msec += (t_millisec % 1000);
 800b22a:	69f9      	ldr	r1, [r7, #28]
 800b22c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b22e:	4b0d      	ldr	r3, [pc, #52]	; (800b264 <tApoapsisFromVelocityAtMECO+0x11c>)
 800b230:	fb83 0302 	smull	r0, r3, r3, r2
 800b234:	1198      	asrs	r0, r3, #6
 800b236:	17d3      	asrs	r3, r2, #31
 800b238:	1ac3      	subs	r3, r0, r3
 800b23a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b23e:	fb00 f303 	mul.w	r3, r0, r3
 800b242:	1ad3      	subs	r3, r2, r3
 800b244:	440b      	add	r3, r1
 800b246:	61fb      	str	r3, [r7, #28]
    return t_apoapsis;
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	461a      	mov	r2, r3
 800b24c:	f107 0318 	add.w	r3, r7, #24
 800b250:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b254:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800b258:	6978      	ldr	r0, [r7, #20]
 800b25a:	3738      	adds	r7, #56	; 0x38
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bdb0      	pop	{r4, r5, r7, pc}
 800b260:	408f4000 	.word	0x408f4000
 800b264:	10624dd3 	.word	0x10624dd3
 800b268:	ece89d89 	.word	0xece89d89
 800b26c:	3f324910 	.word	0x3f324910
 800b270:	51eb851f 	.word	0x51eb851f
 800b274:	40239eb8 	.word	0x40239eb8

0800b278 <tApoapsisFromPressure>:

__uint8_t tApoapsisFromPressure(double pressure){
 800b278:	b590      	push	{r4, r7, lr}
 800b27a:	b089      	sub	sp, #36	; 0x24
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[PRESSURE_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[PRESSURE_BUFFER_SIZE] = {0};
    static int new_measurement = PRESSURE_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % PRESSURE_BUFFER_SIZE;
 800b282:	4b50      	ldr	r3, [pc, #320]	; (800b3c4 <tApoapsisFromPressure+0x14c>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	3301      	adds	r3, #1
 800b288:	425a      	negs	r2, r3
 800b28a:	f003 030f 	and.w	r3, r3, #15
 800b28e:	f002 020f 	and.w	r2, r2, #15
 800b292:	bf58      	it	pl
 800b294:	4253      	negpl	r3, r2
 800b296:	4a4b      	ldr	r2, [pc, #300]	; (800b3c4 <tApoapsisFromPressure+0x14c>)
 800b298:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = pressure;
 800b29a:	4b4a      	ldr	r3, [pc, #296]	; (800b3c4 <tApoapsisFromPressure+0x14c>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	4a4a      	ldr	r2, [pc, #296]	; (800b3c8 <tApoapsisFromPressure+0x150>)
 800b2a0:	00db      	lsls	r3, r3, #3
 800b2a2:	441a      	add	r2, r3
 800b2a4:	e897 0018 	ldmia.w	r7, {r3, r4}
 800b2a8:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800b2ac:	f04f 0300 	mov.w	r3, #0
 800b2b0:	f04f 0400 	mov.w	r4, #0
 800b2b4:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	617b      	str	r3, [r7, #20]
 800b2bc:	e01c      	b.n	800b2f8 <tApoapsisFromPressure+0x80>
        mean += circ_buffer[(new_measurement - i + PRESSURE_BUFFER_SIZE) % PRESSURE_BUFFER_SIZE];
 800b2be:	4b41      	ldr	r3, [pc, #260]	; (800b3c4 <tApoapsisFromPressure+0x14c>)
 800b2c0:	681a      	ldr	r2, [r3, #0]
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	1ad3      	subs	r3, r2, r3
 800b2c6:	3310      	adds	r3, #16
 800b2c8:	425a      	negs	r2, r3
 800b2ca:	f003 030f 	and.w	r3, r3, #15
 800b2ce:	f002 020f 	and.w	r2, r2, #15
 800b2d2:	bf58      	it	pl
 800b2d4:	4253      	negpl	r3, r2
 800b2d6:	4a3c      	ldr	r2, [pc, #240]	; (800b3c8 <tApoapsisFromPressure+0x150>)
 800b2d8:	00db      	lsls	r3, r3, #3
 800b2da:	4413      	add	r3, r2
 800b2dc:	cb18      	ldmia	r3, {r3, r4}
 800b2de:	461a      	mov	r2, r3
 800b2e0:	4623      	mov	r3, r4
 800b2e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b2e6:	f7f4 fff9 	bl	80002dc <__adddf3>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	460c      	mov	r4, r1
 800b2ee:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	3301      	adds	r3, #1
 800b2f6:	617b      	str	r3, [r7, #20]
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	2b02      	cmp	r3, #2
 800b2fc:	dddf      	ble.n	800b2be <tApoapsisFromPressure+0x46>
    }
    mean /= PRESSURE_MEANFILTERSIZE;
 800b2fe:	f04f 0200 	mov.w	r2, #0
 800b302:	4b32      	ldr	r3, [pc, #200]	; (800b3cc <tApoapsisFromPressure+0x154>)
 800b304:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b308:	f7f5 fac4 	bl	8000894 <__aeabi_ddiv>
 800b30c:	4603      	mov	r3, r0
 800b30e:	460c      	mov	r4, r1
 800b310:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 800b314:	4b2b      	ldr	r3, [pc, #172]	; (800b3c4 <tApoapsisFromPressure+0x14c>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	4a2d      	ldr	r2, [pc, #180]	; (800b3d0 <tApoapsisFromPressure+0x158>)
 800b31a:	00db      	lsls	r3, r3, #3
 800b31c:	441a      	add	r2, r3
 800b31e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800b322:	e882 0018 	stmia.w	r2, {r3, r4}

    int count = 0, j;
 800b326:	2300      	movs	r3, #0
 800b328:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 800b32a:	2300      	movs	r3, #0
 800b32c:	60fb      	str	r3, [r7, #12]
 800b32e:	e03a      	b.n	800b3a6 <tApoapsisFromPressure+0x12e>
        j = (new_measurement + i + 1) % PRESSURE_BUFFER_SIZE;
 800b330:	4b24      	ldr	r3, [pc, #144]	; (800b3c4 <tApoapsisFromPressure+0x14c>)
 800b332:	681a      	ldr	r2, [r3, #0]
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	4413      	add	r3, r2
 800b338:	3301      	adds	r3, #1
 800b33a:	425a      	negs	r2, r3
 800b33c:	f003 030f 	and.w	r3, r3, #15
 800b340:	f002 020f 	and.w	r2, r2, #15
 800b344:	bf58      	it	pl
 800b346:	4253      	negpl	r3, r2
 800b348:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % PRESSURE_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	3301      	adds	r3, #1
 800b34e:	425a      	negs	r2, r3
 800b350:	f003 030f 	and.w	r3, r3, #15
 800b354:	f002 020f 	and.w	r2, r2, #15
 800b358:	bf58      	it	pl
 800b35a:	4253      	negpl	r3, r2
 800b35c:	4a1c      	ldr	r2, [pc, #112]	; (800b3d0 <tApoapsisFromPressure+0x158>)
 800b35e:	00db      	lsls	r3, r3, #3
 800b360:	4413      	add	r3, r2
 800b362:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b366:	4a1a      	ldr	r2, [pc, #104]	; (800b3d0 <tApoapsisFromPressure+0x158>)
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	00db      	lsls	r3, r3, #3
 800b36c:	4413      	add	r3, r2
 800b36e:	cb18      	ldmia	r3, {r3, r4}
 800b370:	461a      	mov	r2, r3
 800b372:	4623      	mov	r3, r4
 800b374:	f7f4 ffb0 	bl	80002d8 <__aeabi_dsub>
 800b378:	4603      	mov	r3, r0
 800b37a:	460c      	mov	r4, r1
 800b37c:	4618      	mov	r0, r3
 800b37e:	4621      	mov	r1, r4
 800b380:	f04f 0200 	mov.w	r2, #0
 800b384:	f04f 0300 	mov.w	r3, #0
 800b388:	f7f5 fbd6 	bl	8000b38 <__aeabi_dcmple>
 800b38c:	4603      	mov	r3, r0
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d003      	beq.n	800b39a <tApoapsisFromPressure+0x122>
            count++;
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	3301      	adds	r3, #1
 800b396:	613b      	str	r3, [r7, #16]
 800b398:	e002      	b.n	800b3a0 <tApoapsisFromPressure+0x128>
        }else{
            count--;
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	3b01      	subs	r3, #1
 800b39e:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	60fb      	str	r3, [r7, #12]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	2b0b      	cmp	r3, #11
 800b3aa:	ddc1      	ble.n	800b330 <tApoapsisFromPressure+0xb8>
        }        
    }
    if(count < -PRESSURE_TRIGGER_THRESHOLD){
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	f113 0f04 	cmn.w	r3, #4
 800b3b2:	da01      	bge.n	800b3b8 <tApoapsisFromPressure+0x140>
        return 1;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e000      	b.n	800b3ba <tApoapsisFromPressure+0x142>
    }else{
        return 0;
 800b3b8:	2300      	movs	r3, #0
    }
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3724      	adds	r7, #36	; 0x24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd90      	pop	{r4, r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	20000010 	.word	0x20000010
 800b3c8:	20000448 	.word	0x20000448
 800b3cc:	40080000 	.word	0x40080000
 800b3d0:	200004c8 	.word	0x200004c8

0800b3d4 <computeVelocity>:


double computeVelocity(double acceleration, time_value t_now){
 800b3d4:	b590      	push	{r4, r7, lr}
 800b3d6:	b087      	sub	sp, #28
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	ed87 0b02 	vstr	d0, [r7, #8]
 800b3de:	463b      	mov	r3, r7
 800b3e0:	e883 0003 	stmia.w	r3, {r0, r1}
    static time_value t_last = {0, 0};
    static double velocity = 0;
    if(t_last.tv_sec == 0 && t_last.tv_msec == 0){
 800b3e4:	4b23      	ldr	r3, [pc, #140]	; (800b474 <computeVelocity+0xa0>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d109      	bne.n	800b400 <computeVelocity+0x2c>
 800b3ec:	4b21      	ldr	r3, [pc, #132]	; (800b474 <computeVelocity+0xa0>)
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d105      	bne.n	800b400 <computeVelocity+0x2c>
        t_last.tv_sec = t_now.tv_sec;
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	4a1f      	ldr	r2, [pc, #124]	; (800b474 <computeVelocity+0xa0>)
 800b3f8:	6013      	str	r3, [r2, #0]
        t_last.tv_msec = t_now.tv_msec;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	4a1d      	ldr	r2, [pc, #116]	; (800b474 <computeVelocity+0xa0>)
 800b3fe:	6053      	str	r3, [r2, #4]
    }    

    double t_diff = timeDiff(t_last, t_now) / 1000.0;
 800b400:	491c      	ldr	r1, [pc, #112]	; (800b474 <computeVelocity+0xa0>)
 800b402:	463b      	mov	r3, r7
 800b404:	cb0c      	ldmia	r3, {r2, r3}
 800b406:	c903      	ldmia	r1, {r0, r1}
 800b408:	f7ff fcf2 	bl	800adf0 <timeDiff>
 800b40c:	4603      	mov	r3, r0
 800b40e:	4618      	mov	r0, r3
 800b410:	f7f5 f8b0 	bl	8000574 <__aeabi_i2d>
 800b414:	f04f 0200 	mov.w	r2, #0
 800b418:	4b17      	ldr	r3, [pc, #92]	; (800b478 <computeVelocity+0xa4>)
 800b41a:	f7f5 fa3b 	bl	8000894 <__aeabi_ddiv>
 800b41e:	4603      	mov	r3, r0
 800b420:	460c      	mov	r4, r1
 800b422:	e9c7 3404 	strd	r3, r4, [r7, #16]
    velocity += acceleration * t_diff;
 800b426:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b42a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b42e:	f7f5 f907 	bl	8000640 <__aeabi_dmul>
 800b432:	4603      	mov	r3, r0
 800b434:	460c      	mov	r4, r1
 800b436:	4618      	mov	r0, r3
 800b438:	4621      	mov	r1, r4
 800b43a:	4b10      	ldr	r3, [pc, #64]	; (800b47c <computeVelocity+0xa8>)
 800b43c:	cb18      	ldmia	r3, {r3, r4}
 800b43e:	461a      	mov	r2, r3
 800b440:	4623      	mov	r3, r4
 800b442:	f7f4 ff4b 	bl	80002dc <__adddf3>
 800b446:	4603      	mov	r3, r0
 800b448:	460c      	mov	r4, r1
 800b44a:	4a0c      	ldr	r2, [pc, #48]	; (800b47c <computeVelocity+0xa8>)
 800b44c:	e882 0018 	stmia.w	r2, {r3, r4}

    t_last.tv_sec = t_now.tv_sec;
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	4a08      	ldr	r2, [pc, #32]	; (800b474 <computeVelocity+0xa0>)
 800b454:	6013      	str	r3, [r2, #0]
    t_last.tv_msec = t_now.tv_msec;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	4a06      	ldr	r2, [pc, #24]	; (800b474 <computeVelocity+0xa0>)
 800b45a:	6053      	str	r3, [r2, #4]
    return velocity;
 800b45c:	4b07      	ldr	r3, [pc, #28]	; (800b47c <computeVelocity+0xa8>)
 800b45e:	cb18      	ldmia	r3, {r3, r4}
 800b460:	ec44 3b17 	vmov	d7, r3, r4
}
 800b464:	eeb0 0a47 	vmov.f32	s0, s14
 800b468:	eef0 0a67 	vmov.f32	s1, s15
 800b46c:	371c      	adds	r7, #28
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd90      	pop	{r4, r7, pc}
 800b472:	bf00      	nop
 800b474:	20000548 	.word	0x20000548
 800b478:	408f4000 	.word	0x408f4000
 800b47c:	20000550 	.word	0x20000550

0800b480 <triggerParachuteTime>:

__uint8_t triggerParachuteTime(time_value t_apoapsis, time_value t_now){
 800b480:	b590      	push	{r4, r7, lr}
 800b482:	b087      	sub	sp, #28
 800b484:	af00      	add	r7, sp, #0
 800b486:	f107 0408 	add.w	r4, r7, #8
 800b48a:	e884 0003 	stmia.w	r4, {r0, r1}
 800b48e:	4639      	mov	r1, r7
 800b490:	e881 000c 	stmia.w	r1, {r2, r3}
    t_apoapsis.tv_sec += T_AP_BUFFER / 1000;
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	60bb      	str	r3, [r7, #8]
    t_apoapsis.tv_msec += (T_AP_BUFFER % 1000);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	60fb      	str	r3, [r7, #12]
    int t_diff = timeDiff(t_apoapsis, t_now);
 800b49c:	463b      	mov	r3, r7
 800b49e:	cb0c      	ldmia	r3, {r2, r3}
 800b4a0:	f107 0108 	add.w	r1, r7, #8
 800b4a4:	c903      	ldmia	r1, {r0, r1}
 800b4a6:	f7ff fca3 	bl	800adf0 <timeDiff>
 800b4aa:	6178      	str	r0, [r7, #20]
    if(t_diff > 0){
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	dd01      	ble.n	800b4b6 <triggerParachuteTime+0x36>
        return 1;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	e000      	b.n	800b4b8 <triggerParachuteTime+0x38>
    }
    return 0;
 800b4b6:	2300      	movs	r3, #0
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	371c      	adds	r7, #28
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd90      	pop	{r4, r7, pc}

0800b4c0 <triggerParachute>:

__uint8_t triggerParachute(__uint8_t parachuteTriggers[4], time_value t_arm, time_value t_latest, time_value t_now){
 800b4c0:	b082      	sub	sp, #8
 800b4c2:	b580      	push	{r7, lr}
 800b4c4:	b088      	sub	sp, #32
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	60f8      	str	r0, [r7, #12]
 800b4ca:	1d38      	adds	r0, r7, #4
 800b4cc:	e880 0006 	stmia.w	r0, {r1, r2}
 800b4d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    int count = 0;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	61fb      	str	r3, [r7, #28]
    int t_diff_arm = timeDiff(t_arm, t_now);
 800b4d6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b4da:	cb0c      	ldmia	r3, {r2, r3}
 800b4dc:	1d39      	adds	r1, r7, #4
 800b4de:	c903      	ldmia	r1, {r0, r1}
 800b4e0:	f7ff fc86 	bl	800adf0 <timeDiff>
 800b4e4:	6138      	str	r0, [r7, #16]
    static int t_arm_end = -1;
    if(t_arm_end == -1){
 800b4e6:	4b24      	ldr	r3, [pc, #144]	; (800b578 <triggerParachute+0xb8>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4ee:	d109      	bne.n	800b504 <triggerParachute+0x44>
        t_arm_end = timeDiff(t_arm, t_latest);
 800b4f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b4f4:	cb0c      	ldmia	r3, {r2, r3}
 800b4f6:	1d39      	adds	r1, r7, #4
 800b4f8:	c903      	ldmia	r1, {r0, r1}
 800b4fa:	f7ff fc79 	bl	800adf0 <timeDiff>
 800b4fe:	4602      	mov	r2, r0
 800b500:	4b1d      	ldr	r3, [pc, #116]	; (800b578 <triggerParachute+0xb8>)
 800b502:	601a      	str	r2, [r3, #0]
    }

    // Separate the time into 4 steps
    for(int i = 0; i < 4; i++){
 800b504:	2300      	movs	r3, #0
 800b506:	61bb      	str	r3, [r7, #24]
 800b508:	e013      	b.n	800b532 <triggerParachute+0x72>
        if(t_arm_end / 4 * (i+1) > t_diff_arm){
 800b50a:	4b1b      	ldr	r3, [pc, #108]	; (800b578 <triggerParachute+0xb8>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	da00      	bge.n	800b514 <triggerParachute+0x54>
 800b512:	3303      	adds	r3, #3
 800b514:	109b      	asrs	r3, r3, #2
 800b516:	461a      	mov	r2, r3
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	3301      	adds	r3, #1
 800b51c:	fb03 f202 	mul.w	r2, r3, r2
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	429a      	cmp	r2, r3
 800b524:	dd02      	ble.n	800b52c <triggerParachute+0x6c>
            count++;
 800b526:	69fb      	ldr	r3, [r7, #28]
 800b528:	3301      	adds	r3, #1
 800b52a:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 800b52c:	69bb      	ldr	r3, [r7, #24]
 800b52e:	3301      	adds	r3, #1
 800b530:	61bb      	str	r3, [r7, #24]
 800b532:	69bb      	ldr	r3, [r7, #24]
 800b534:	2b03      	cmp	r3, #3
 800b536:	dde8      	ble.n	800b50a <triggerParachute+0x4a>
        } 
    }

    for(int i = 0; i < 4; i++){
 800b538:	2300      	movs	r3, #0
 800b53a:	617b      	str	r3, [r7, #20]
 800b53c:	e00b      	b.n	800b556 <triggerParachute+0x96>
        if(parachuteTriggers[i]){
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	68fa      	ldr	r2, [r7, #12]
 800b542:	4413      	add	r3, r2
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d002      	beq.n	800b550 <triggerParachute+0x90>
            count--;
 800b54a:	69fb      	ldr	r3, [r7, #28]
 800b54c:	3b01      	subs	r3, #1
 800b54e:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	3301      	adds	r3, #1
 800b554:	617b      	str	r3, [r7, #20]
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	2b03      	cmp	r3, #3
 800b55a:	ddf0      	ble.n	800b53e <triggerParachute+0x7e>
        }
    }

    if(count <= 0){
 800b55c:	69fb      	ldr	r3, [r7, #28]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	dc01      	bgt.n	800b566 <triggerParachute+0xa6>
        return 1;
 800b562:	2301      	movs	r3, #1
 800b564:	e000      	b.n	800b568 <triggerParachute+0xa8>
    }
    return 0;
 800b566:	2300      	movs	r3, #0
}
 800b568:	4618      	mov	r0, r3
 800b56a:	3720      	adds	r7, #32
 800b56c:	46bd      	mov	sp, r7
 800b56e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b572:	b002      	add	sp, #8
 800b574:	4770      	bx	lr
 800b576:	bf00      	nop
 800b578:	20000014 	.word	0x20000014

0800b57c <detectEventsAndTriggerParachute>:

//Detect apogee. Returns 8 bits: MSB->LSB:
//  7: Parachute trigger | 6: AP detected by dP | 5: AP detected by dV | 4: AP predicted with v_MECO_acc | 3: AP predicted with v_MECO_pito
//  2: Parachute armed   | 1: MECO detected
//Inputs: double acceleration (m/s^2), double velocity_pito (m/s), double pressure (Pa), uint8 groundConnection (1 = connected, 0 = broken)
__uint8_t detectEventsAndTriggerParachute(double acceleration, double velocity_pito, double pressure, __uint8_t ground_connection, time_value t_now){
 800b57c:	b5b0      	push	{r4, r5, r7, lr}
 800b57e:	b09c      	sub	sp, #112	; 0x70
 800b580:	af04      	add	r7, sp, #16
 800b582:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800b586:	ed87 1b08 	vstr	d1, [r7, #32]
 800b58a:	ed87 2b06 	vstr	d2, [r7, #24]
 800b58e:	f107 030c 	add.w	r3, r7, #12
 800b592:	e883 0006 	stmia.w	r3, {r1, r2}
 800b596:	4603      	mov	r3, r0
 800b598:	75fb      	strb	r3, [r7, #23]
    static __uint8_t parachute_deployed = 0, parachute_armed = 0, MECO = 0, liftOff = 0,
            pressure_AP = 0, velocity_AP = 0, parachute_triggers[4] = {0},
            velocity_AP_MECO_acc = 0, velocity_AP_MECO_pito = 0;

    
    __uint8_t triggers = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    detectMECO(t_liftoff, acceleration, t_now);
 800b5a0:	4953      	ldr	r1, [pc, #332]	; (800b6f0 <detectEventsAndTriggerParachute+0x174>)
 800b5a2:	f107 030c 	add.w	r3, r7, #12
 800b5a6:	cb0c      	ldmia	r3, {r2, r3}
 800b5a8:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800b5ac:	c903      	ldmia	r1, {r0, r1}
 800b5ae:	f7ff fc65 	bl	800ae7c <detectMECO>
    // If not started, we don't care about the rest
    if(!liftOff){
 800b5b2:	4b50      	ldr	r3, [pc, #320]	; (800b6f4 <detectEventsAndTriggerParachute+0x178>)
 800b5b4:	781b      	ldrb	r3, [r3, #0]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d11c      	bne.n	800b5f4 <detectEventsAndTriggerParachute+0x78>
        liftOff = detectStart(ground_connection);
 800b5ba:	7dfb      	ldrb	r3, [r7, #23]
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f7ff fc4c 	bl	800ae5a <detectStart>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	461a      	mov	r2, r3
 800b5c6:	4b4b      	ldr	r3, [pc, #300]	; (800b6f4 <detectEventsAndTriggerParachute+0x178>)
 800b5c8:	701a      	strb	r2, [r3, #0]
        if(liftOff){
 800b5ca:	4b4a      	ldr	r3, [pc, #296]	; (800b6f4 <detectEventsAndTriggerParachute+0x178>)
 800b5cc:	781b      	ldrb	r3, [r3, #0]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d00e      	beq.n	800b5f0 <detectEventsAndTriggerParachute+0x74>
            t_liftoff.tv_sec = t_now.tv_sec;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	4a46      	ldr	r2, [pc, #280]	; (800b6f0 <detectEventsAndTriggerParachute+0x174>)
 800b5d6:	6013      	str	r3, [r2, #0]
            t_liftoff.tv_msec = t_now.tv_msec;
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	4a45      	ldr	r2, [pc, #276]	; (800b6f0 <detectEventsAndTriggerParachute+0x174>)
 800b5dc:	6053      	str	r3, [r2, #4]

            t_parachute_latest.tv_sec = t_liftoff.tv_sec + PARACHUTE_LATEST / 1000;
 800b5de:	4b44      	ldr	r3, [pc, #272]	; (800b6f0 <detectEventsAndTriggerParachute+0x174>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	330e      	adds	r3, #14
 800b5e4:	4a44      	ldr	r2, [pc, #272]	; (800b6f8 <detectEventsAndTriggerParachute+0x17c>)
 800b5e6:	6013      	str	r3, [r2, #0]
            t_parachute_latest.tv_msec = t_liftoff.tv_msec + PARACHUTE_LATEST % 1000;
 800b5e8:	4b41      	ldr	r3, [pc, #260]	; (800b6f0 <detectEventsAndTriggerParachute+0x174>)
 800b5ea:	685b      	ldr	r3, [r3, #4]
 800b5ec:	4a42      	ldr	r2, [pc, #264]	; (800b6f8 <detectEventsAndTriggerParachute+0x17c>)
 800b5ee:	6053      	str	r3, [r2, #4]
        }
        return 0;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	e1a0      	b.n	800b936 <detectEventsAndTriggerParachute+0x3ba>
    }
    double velocity_acc = computeVelocity(acceleration, t_now);
 800b5f4:	f107 030c 	add.w	r3, r7, #12
 800b5f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b5fc:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800b600:	f7ff fee8 	bl	800b3d4 <computeVelocity>
 800b604:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50

    // Detect MECO
    if(!MECO){
 800b608:	4b3c      	ldr	r3, [pc, #240]	; (800b6fc <detectEventsAndTriggerParachute+0x180>)
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d154      	bne.n	800b6ba <detectEventsAndTriggerParachute+0x13e>
        MECO = detectMECO(t_liftoff, acceleration, t_now);
 800b610:	4937      	ldr	r1, [pc, #220]	; (800b6f0 <detectEventsAndTriggerParachute+0x174>)
 800b612:	f107 030c 	add.w	r3, r7, #12
 800b616:	cb0c      	ldmia	r3, {r2, r3}
 800b618:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800b61c:	c903      	ldmia	r1, {r0, r1}
 800b61e:	f7ff fc2d 	bl	800ae7c <detectMECO>
 800b622:	4603      	mov	r3, r0
 800b624:	461a      	mov	r2, r3
 800b626:	4b35      	ldr	r3, [pc, #212]	; (800b6fc <detectEventsAndTriggerParachute+0x180>)
 800b628:	701a      	strb	r2, [r3, #0]
        tApoapsisFromPressure(pressure);
 800b62a:	ed97 0b06 	vldr	d0, [r7, #24]
 800b62e:	f7ff fe23 	bl	800b278 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 800b632:	ed97 0b08 	vldr	d0, [r7, #32]
 800b636:	f7ff fcd7 	bl	800afe8 <tApoapsisFromVelocity>

        if(timeDiff(t_liftoff, t_now) < MECO_EARLIEST){
 800b63a:	492d      	ldr	r1, [pc, #180]	; (800b6f0 <detectEventsAndTriggerParachute+0x174>)
 800b63c:	f107 030c 	add.w	r3, r7, #12
 800b640:	cb0c      	ldmia	r3, {r2, r3}
 800b642:	c903      	ldmia	r1, {r0, r1}
 800b644:	f7ff fbd4 	bl	800adf0 <timeDiff>
 800b648:	4603      	mov	r3, r0
 800b64a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b64e:	da02      	bge.n	800b656 <detectEventsAndTriggerParachute+0xda>
            MECO = 0;
 800b650:	4b2a      	ldr	r3, [pc, #168]	; (800b6fc <detectEventsAndTriggerParachute+0x180>)
 800b652:	2200      	movs	r2, #0
 800b654:	701a      	strb	r2, [r3, #0]
        }    
        if(MECO){
 800b656:	4b29      	ldr	r3, [pc, #164]	; (800b6fc <detectEventsAndTriggerParachute+0x180>)
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d02b      	beq.n	800b6b6 <detectEventsAndTriggerParachute+0x13a>
            t_MECO.tv_sec = t_now.tv_sec;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	4a27      	ldr	r2, [pc, #156]	; (800b700 <detectEventsAndTriggerParachute+0x184>)
 800b662:	6013      	str	r3, [r2, #0]
            t_MECO.tv_msec = t_now.tv_msec;
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	4a26      	ldr	r2, [pc, #152]	; (800b700 <detectEventsAndTriggerParachute+0x184>)
 800b668:	6053      	str	r3, [r2, #4]

            // Get velocity at MECO and compute t_apoapsis from this
            double v_MECO_pito = velocity_pito;
 800b66a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800b66e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
            double v_MECO_acc = velocity_acc;
 800b672:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800b676:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            t_apoapsis_velocity_static_pito = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_pito);
 800b67a:	4c22      	ldr	r4, [pc, #136]	; (800b704 <detectEventsAndTriggerParachute+0x188>)
 800b67c:	4638      	mov	r0, r7
 800b67e:	4b20      	ldr	r3, [pc, #128]	; (800b700 <detectEventsAndTriggerParachute+0x184>)
 800b680:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 800b684:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b688:	f7ff fd5e 	bl	800b148 <tApoapsisFromVelocityAtMECO>
 800b68c:	4622      	mov	r2, r4
 800b68e:	463b      	mov	r3, r7
 800b690:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b694:	e882 0003 	stmia.w	r2, {r0, r1}
            t_apoapsis_velocity_static_acc = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_acc);
 800b698:	4c1b      	ldr	r4, [pc, #108]	; (800b708 <detectEventsAndTriggerParachute+0x18c>)
 800b69a:	4638      	mov	r0, r7
 800b69c:	4b18      	ldr	r3, [pc, #96]	; (800b700 <detectEventsAndTriggerParachute+0x184>)
 800b69e:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800b6a2:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b6a6:	f7ff fd4f 	bl	800b148 <tApoapsisFromVelocityAtMECO>
 800b6aa:	4622      	mov	r2, r4
 800b6ac:	463b      	mov	r3, r7
 800b6ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b6b2:	e882 0003 	stmia.w	r2, {r0, r1}
        }
        return 0;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	e13d      	b.n	800b936 <detectEventsAndTriggerParachute+0x3ba>
    }

    // Arm Parachute
    if(!parachute_armed && timeDiff(t_MECO, t_now) < CHUTE_ARM_TIME){
 800b6ba:	4b14      	ldr	r3, [pc, #80]	; (800b70c <detectEventsAndTriggerParachute+0x190>)
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d126      	bne.n	800b710 <detectEventsAndTriggerParachute+0x194>
 800b6c2:	490f      	ldr	r1, [pc, #60]	; (800b700 <detectEventsAndTriggerParachute+0x184>)
 800b6c4:	f107 030c 	add.w	r3, r7, #12
 800b6c8:	cb0c      	ldmia	r3, {r2, r3}
 800b6ca:	c903      	ldmia	r1, {r0, r1}
 800b6cc:	f7ff fb90 	bl	800adf0 <timeDiff>
 800b6d0:	4602      	mov	r2, r0
 800b6d2:	f241 3387 	movw	r3, #4999	; 0x1387
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	dc1a      	bgt.n	800b710 <detectEventsAndTriggerParachute+0x194>
        tApoapsisFromPressure(pressure);
 800b6da:	ed97 0b06 	vldr	d0, [r7, #24]
 800b6de:	f7ff fdcb 	bl	800b278 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 800b6e2:	ed97 0b08 	vldr	d0, [r7, #32]
 800b6e6:	f7ff fc7f 	bl	800afe8 <tApoapsisFromVelocity>
        return 0;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	e123      	b.n	800b936 <detectEventsAndTriggerParachute+0x3ba>
 800b6ee:	bf00      	nop
 800b6f0:	20000558 	.word	0x20000558
 800b6f4:	20000560 	.word	0x20000560
 800b6f8:	20000564 	.word	0x20000564
 800b6fc:	2000056c 	.word	0x2000056c
 800b700:	20000570 	.word	0x20000570
 800b704:	20000578 	.word	0x20000578
 800b708:	20000580 	.word	0x20000580
 800b70c:	20000588 	.word	0x20000588
    }else{
        if(!parachute_armed){
 800b710:	4b8b      	ldr	r3, [pc, #556]	; (800b940 <detectEventsAndTriggerParachute+0x3c4>)
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d108      	bne.n	800b72a <detectEventsAndTriggerParachute+0x1ae>
            parachute_armed = 1;
 800b718:	4b89      	ldr	r3, [pc, #548]	; (800b940 <detectEventsAndTriggerParachute+0x3c4>)
 800b71a:	2201      	movs	r2, #1
 800b71c:	701a      	strb	r2, [r3, #0]
            t_parachute_arm.tv_sec = t_now.tv_sec;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	4a88      	ldr	r2, [pc, #544]	; (800b944 <detectEventsAndTriggerParachute+0x3c8>)
 800b722:	6013      	str	r3, [r2, #0]
            t_parachute_arm.tv_msec = t_now.tv_msec;
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	4a87      	ldr	r2, [pc, #540]	; (800b944 <detectEventsAndTriggerParachute+0x3c8>)
 800b728:	6053      	str	r3, [r2, #4]
        }
    }
    
    // Detect apoapsis
    if(!pressure_AP){
 800b72a:	4b87      	ldr	r3, [pc, #540]	; (800b948 <detectEventsAndTriggerParachute+0x3cc>)
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d111      	bne.n	800b756 <detectEventsAndTriggerParachute+0x1da>
        pressure_AP = tApoapsisFromPressure(pressure);
 800b732:	ed97 0b06 	vldr	d0, [r7, #24]
 800b736:	f7ff fd9f 	bl	800b278 <tApoapsisFromPressure>
 800b73a:	4603      	mov	r3, r0
 800b73c:	461a      	mov	r2, r3
 800b73e:	4b82      	ldr	r3, [pc, #520]	; (800b948 <detectEventsAndTriggerParachute+0x3cc>)
 800b740:	701a      	strb	r2, [r3, #0]
        if(pressure_AP){
 800b742:	4b81      	ldr	r3, [pc, #516]	; (800b948 <detectEventsAndTriggerParachute+0x3cc>)
 800b744:	781b      	ldrb	r3, [r3, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d005      	beq.n	800b756 <detectEventsAndTriggerParachute+0x1da>
            t_apoapsis_pressure.tv_sec = t_now.tv_sec;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	4a7f      	ldr	r2, [pc, #508]	; (800b94c <detectEventsAndTriggerParachute+0x3d0>)
 800b74e:	6013      	str	r3, [r2, #0]
            t_apoapsis_pressure.tv_msec = t_now.tv_msec;
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	4a7e      	ldr	r2, [pc, #504]	; (800b94c <detectEventsAndTriggerParachute+0x3d0>)
 800b754:	6053      	str	r3, [r2, #4]
        }
    }

    if(!velocity_AP){
 800b756:	4b7e      	ldr	r3, [pc, #504]	; (800b950 <detectEventsAndTriggerParachute+0x3d4>)
 800b758:	781b      	ldrb	r3, [r3, #0]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d111      	bne.n	800b782 <detectEventsAndTriggerParachute+0x206>
        velocity_AP = tApoapsisFromVelocity(velocity_pito);
 800b75e:	ed97 0b08 	vldr	d0, [r7, #32]
 800b762:	f7ff fc41 	bl	800afe8 <tApoapsisFromVelocity>
 800b766:	4603      	mov	r3, r0
 800b768:	461a      	mov	r2, r3
 800b76a:	4b79      	ldr	r3, [pc, #484]	; (800b950 <detectEventsAndTriggerParachute+0x3d4>)
 800b76c:	701a      	strb	r2, [r3, #0]
        if(velocity_AP){
 800b76e:	4b78      	ldr	r3, [pc, #480]	; (800b950 <detectEventsAndTriggerParachute+0x3d4>)
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d005      	beq.n	800b782 <detectEventsAndTriggerParachute+0x206>
            t_apoapsis_velocity.tv_sec = t_now.tv_sec;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	4a76      	ldr	r2, [pc, #472]	; (800b954 <detectEventsAndTriggerParachute+0x3d8>)
 800b77a:	6013      	str	r3, [r2, #0]
            t_apoapsis_velocity.tv_msec = t_now.tv_msec;
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	4a75      	ldr	r2, [pc, #468]	; (800b954 <detectEventsAndTriggerParachute+0x3d8>)
 800b780:	6053      	str	r3, [r2, #4]
        }
    }

    // Trigger Parachute (t_apoapsis times already have t_buffer in them)
    if(!parachute_triggers[0]){
 800b782:	4b75      	ldr	r3, [pc, #468]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d10a      	bne.n	800b7a0 <detectEventsAndTriggerParachute+0x224>
        // Precomputed t_apoapsis with v_pito at MECO
        parachute_triggers[0] = triggerParachuteTime(t_apoapsis_velocity_static_pito, t_now);
 800b78a:	4974      	ldr	r1, [pc, #464]	; (800b95c <detectEventsAndTriggerParachute+0x3e0>)
 800b78c:	f107 030c 	add.w	r3, r7, #12
 800b790:	cb0c      	ldmia	r3, {r2, r3}
 800b792:	c903      	ldmia	r1, {r0, r1}
 800b794:	f7ff fe74 	bl	800b480 <triggerParachuteTime>
 800b798:	4603      	mov	r3, r0
 800b79a:	461a      	mov	r2, r3
 800b79c:	4b6e      	ldr	r3, [pc, #440]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b79e:	701a      	strb	r2, [r3, #0]
    }
    if(!parachute_triggers[1]){
 800b7a0:	4b6d      	ldr	r3, [pc, #436]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b7a2:	785b      	ldrb	r3, [r3, #1]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d10a      	bne.n	800b7be <detectEventsAndTriggerParachute+0x242>
        // Precomputed t_apoapsis with v_acc at MECO
        parachute_triggers[1] = triggerParachuteTime(t_apoapsis_velocity_static_acc, t_now);
 800b7a8:	496d      	ldr	r1, [pc, #436]	; (800b960 <detectEventsAndTriggerParachute+0x3e4>)
 800b7aa:	f107 030c 	add.w	r3, r7, #12
 800b7ae:	cb0c      	ldmia	r3, {r2, r3}
 800b7b0:	c903      	ldmia	r1, {r0, r1}
 800b7b2:	f7ff fe65 	bl	800b480 <triggerParachuteTime>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	4b67      	ldr	r3, [pc, #412]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b7bc:	705a      	strb	r2, [r3, #1]
    }
    if(!parachute_triggers[2] && pressure_AP){
 800b7be:	4b66      	ldr	r3, [pc, #408]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b7c0:	789b      	ldrb	r3, [r3, #2]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d10e      	bne.n	800b7e4 <detectEventsAndTriggerParachute+0x268>
 800b7c6:	4b60      	ldr	r3, [pc, #384]	; (800b948 <detectEventsAndTriggerParachute+0x3cc>)
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00a      	beq.n	800b7e4 <detectEventsAndTriggerParachute+0x268>
        parachute_triggers[2] = triggerParachuteTime(t_apoapsis_pressure, t_now);
 800b7ce:	495f      	ldr	r1, [pc, #380]	; (800b94c <detectEventsAndTriggerParachute+0x3d0>)
 800b7d0:	f107 030c 	add.w	r3, r7, #12
 800b7d4:	cb0c      	ldmia	r3, {r2, r3}
 800b7d6:	c903      	ldmia	r1, {r0, r1}
 800b7d8:	f7ff fe52 	bl	800b480 <triggerParachuteTime>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	461a      	mov	r2, r3
 800b7e0:	4b5d      	ldr	r3, [pc, #372]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b7e2:	709a      	strb	r2, [r3, #2]
    }
    if(!parachute_triggers[3] && velocity_AP){
 800b7e4:	4b5c      	ldr	r3, [pc, #368]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b7e6:	78db      	ldrb	r3, [r3, #3]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d10e      	bne.n	800b80a <detectEventsAndTriggerParachute+0x28e>
 800b7ec:	4b58      	ldr	r3, [pc, #352]	; (800b950 <detectEventsAndTriggerParachute+0x3d4>)
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d00a      	beq.n	800b80a <detectEventsAndTriggerParachute+0x28e>
        parachute_triggers[3] = triggerParachuteTime(t_apoapsis_velocity, t_now);
 800b7f4:	4957      	ldr	r1, [pc, #348]	; (800b954 <detectEventsAndTriggerParachute+0x3d8>)
 800b7f6:	f107 030c 	add.w	r3, r7, #12
 800b7fa:	cb0c      	ldmia	r3, {r2, r3}
 800b7fc:	c903      	ldmia	r1, {r0, r1}
 800b7fe:	f7ff fe3f 	bl	800b480 <triggerParachuteTime>
 800b802:	4603      	mov	r3, r0
 800b804:	461a      	mov	r2, r3
 800b806:	4b54      	ldr	r3, [pc, #336]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b808:	70da      	strb	r2, [r3, #3]
    }
    
    if(!velocity_AP_MECO_acc){
 800b80a:	4b56      	ldr	r3, [pc, #344]	; (800b964 <detectEventsAndTriggerParachute+0x3e8>)
 800b80c:	781b      	ldrb	r3, [r3, #0]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d116      	bne.n	800b840 <detectEventsAndTriggerParachute+0x2c4>
        time_value tmp = t_apoapsis_velocity_static_acc;
 800b812:	4a53      	ldr	r2, [pc, #332]	; (800b960 <detectEventsAndTriggerParachute+0x3e4>)
 800b814:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b818:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b81c:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 800b820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b822:	63bb      	str	r3, [r7, #56]	; 0x38
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 800b824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b826:	63fb      	str	r3, [r7, #60]	; 0x3c
        velocity_AP_MECO_acc = triggerParachuteTime(tmp, t_now);
 800b828:	f107 030c 	add.w	r3, r7, #12
 800b82c:	cb0c      	ldmia	r3, {r2, r3}
 800b82e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800b832:	c903      	ldmia	r1, {r0, r1}
 800b834:	f7ff fe24 	bl	800b480 <triggerParachuteTime>
 800b838:	4603      	mov	r3, r0
 800b83a:	461a      	mov	r2, r3
 800b83c:	4b49      	ldr	r3, [pc, #292]	; (800b964 <detectEventsAndTriggerParachute+0x3e8>)
 800b83e:	701a      	strb	r2, [r3, #0]
    }

    if(!velocity_AP_MECO_pito){
 800b840:	4b49      	ldr	r3, [pc, #292]	; (800b968 <detectEventsAndTriggerParachute+0x3ec>)
 800b842:	781b      	ldrb	r3, [r3, #0]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d116      	bne.n	800b876 <detectEventsAndTriggerParachute+0x2fa>
        time_value tmp = t_apoapsis_velocity_static_pito;
 800b848:	4a44      	ldr	r2, [pc, #272]	; (800b95c <detectEventsAndTriggerParachute+0x3e0>)
 800b84a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b84e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b852:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 800b856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b858:	633b      	str	r3, [r7, #48]	; 0x30
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 800b85a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b85c:	637b      	str	r3, [r7, #52]	; 0x34
        velocity_AP_MECO_pito = triggerParachuteTime(tmp, t_now);
 800b85e:	f107 030c 	add.w	r3, r7, #12
 800b862:	cb0c      	ldmia	r3, {r2, r3}
 800b864:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800b868:	c903      	ldmia	r1, {r0, r1}
 800b86a:	f7ff fe09 	bl	800b480 <triggerParachuteTime>
 800b86e:	4603      	mov	r3, r0
 800b870:	461a      	mov	r2, r3
 800b872:	4b3d      	ldr	r3, [pc, #244]	; (800b968 <detectEventsAndTriggerParachute+0x3ec>)
 800b874:	701a      	strb	r2, [r3, #0]
    }

    
    // Process parachute triggers
    parachute_deployed = triggerParachute(parachute_triggers, t_parachute_arm, t_parachute_latest, t_now);
 800b876:	4b3d      	ldr	r3, [pc, #244]	; (800b96c <detectEventsAndTriggerParachute+0x3f0>)
 800b878:	4d32      	ldr	r5, [pc, #200]	; (800b944 <detectEventsAndTriggerParachute+0x3c8>)
 800b87a:	ac01      	add	r4, sp, #4
 800b87c:	f107 020c 	add.w	r2, r7, #12
 800b880:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b884:	e884 0003 	stmia.w	r4, {r0, r1}
 800b888:	685a      	ldr	r2, [r3, #4]
 800b88a:	9200      	str	r2, [sp, #0]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	e895 0006 	ldmia.w	r5, {r1, r2}
 800b892:	4831      	ldr	r0, [pc, #196]	; (800b958 <detectEventsAndTriggerParachute+0x3dc>)
 800b894:	f7ff fe14 	bl	800b4c0 <triggerParachute>
 800b898:	4603      	mov	r3, r0
 800b89a:	461a      	mov	r2, r3
 800b89c:	4b34      	ldr	r3, [pc, #208]	; (800b970 <detectEventsAndTriggerParachute+0x3f4>)
 800b89e:	701a      	strb	r2, [r3, #0]

    // Last resort parachute triggering
    if(!parachute_deployed){
 800b8a0:	4b33      	ldr	r3, [pc, #204]	; (800b970 <detectEventsAndTriggerParachute+0x3f4>)
 800b8a2:	781b      	ldrb	r3, [r3, #0]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d109      	bne.n	800b8bc <detectEventsAndTriggerParachute+0x340>
        parachute_deployed = chuteStaticTime(t_liftoff, t_parachute_latest);
 800b8a8:	4b30      	ldr	r3, [pc, #192]	; (800b96c <detectEventsAndTriggerParachute+0x3f0>)
 800b8aa:	4932      	ldr	r1, [pc, #200]	; (800b974 <detectEventsAndTriggerParachute+0x3f8>)
 800b8ac:	cb0c      	ldmia	r3, {r2, r3}
 800b8ae:	c903      	ldmia	r1, {r0, r1}
 800b8b0:	f7ff fab8 	bl	800ae24 <chuteStaticTime>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	4b2d      	ldr	r3, [pc, #180]	; (800b970 <detectEventsAndTriggerParachute+0x3f4>)
 800b8ba:	701a      	strb	r2, [r3, #0]
    }
    triggers = parachute_deployed << 7;
 800b8bc:	4b2c      	ldr	r3, [pc, #176]	; (800b970 <detectEventsAndTriggerParachute+0x3f4>)
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	01db      	lsls	r3, r3, #7
 800b8c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += pressure_AP << 6;
 800b8c6:	4b20      	ldr	r3, [pc, #128]	; (800b948 <detectEventsAndTriggerParachute+0x3cc>)
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	019b      	lsls	r3, r3, #6
 800b8cc:	b2da      	uxtb	r2, r3
 800b8ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8d2:	4413      	add	r3, r2
 800b8d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP << 5;
 800b8d8:	4b1d      	ldr	r3, [pc, #116]	; (800b950 <detectEventsAndTriggerParachute+0x3d4>)
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	015b      	lsls	r3, r3, #5
 800b8de:	b2da      	uxtb	r2, r3
 800b8e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8e4:	4413      	add	r3, r2
 800b8e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_acc << 4;
 800b8ea:	4b1e      	ldr	r3, [pc, #120]	; (800b964 <detectEventsAndTriggerParachute+0x3e8>)
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	011b      	lsls	r3, r3, #4
 800b8f0:	b2da      	uxtb	r2, r3
 800b8f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8f6:	4413      	add	r3, r2
 800b8f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_pito << 3;
 800b8fc:	4b1a      	ldr	r3, [pc, #104]	; (800b968 <detectEventsAndTriggerParachute+0x3ec>)
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	00db      	lsls	r3, r3, #3
 800b902:	b2da      	uxtb	r2, r3
 800b904:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b908:	4413      	add	r3, r2
 800b90a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += parachute_armed << 2;
 800b90e:	4b0c      	ldr	r3, [pc, #48]	; (800b940 <detectEventsAndTriggerParachute+0x3c4>)
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	009b      	lsls	r3, r3, #2
 800b914:	b2da      	uxtb	r2, r3
 800b916:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b91a:	4413      	add	r3, r2
 800b91c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += MECO << 1;
 800b920:	4b15      	ldr	r3, [pc, #84]	; (800b978 <detectEventsAndTriggerParachute+0x3fc>)
 800b922:	781b      	ldrb	r3, [r3, #0]
 800b924:	005b      	lsls	r3, r3, #1
 800b926:	b2da      	uxtb	r2, r3
 800b928:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b92c:	4413      	add	r3, r2
 800b92e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    return triggers;
 800b932:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800b936:	4618      	mov	r0, r3
 800b938:	3760      	adds	r7, #96	; 0x60
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bdb0      	pop	{r4, r5, r7, pc}
 800b93e:	bf00      	nop
 800b940:	20000588 	.word	0x20000588
 800b944:	2000058c 	.word	0x2000058c
 800b948:	20000594 	.word	0x20000594
 800b94c:	20000598 	.word	0x20000598
 800b950:	200005a0 	.word	0x200005a0
 800b954:	200005a4 	.word	0x200005a4
 800b958:	200005ac 	.word	0x200005ac
 800b95c:	20000578 	.word	0x20000578
 800b960:	20000580 	.word	0x20000580
 800b964:	200005b0 	.word	0x200005b0
 800b968:	200005b1 	.word	0x200005b1
 800b96c:	20000564 	.word	0x20000564
 800b970:	200005b2 	.word	0x200005b2
 800b974:	20000558 	.word	0x20000558
 800b978:	2000056c 	.word	0x2000056c

0800b97c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b082      	sub	sp, #8
 800b980:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b982:	2300      	movs	r3, #0
 800b984:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b986:	f000 f879 	bl	800ba7c <BSP_SD_IsDetected>
 800b98a:	4603      	mov	r3, r0
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d001      	beq.n	800b994 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	e012      	b.n	800b9ba <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b994:	480b      	ldr	r0, [pc, #44]	; (800b9c4 <BSP_SD_Init+0x48>)
 800b996:	f7f8 fdbd 	bl	8004514 <HAL_SD_Init>
 800b99a:	4603      	mov	r3, r0
 800b99c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b99e:	79fb      	ldrb	r3, [r7, #7]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d109      	bne.n	800b9b8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b9a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b9a8:	4806      	ldr	r0, [pc, #24]	; (800b9c4 <BSP_SD_Init+0x48>)
 800b9aa:	f7f9 fb8f 	bl	80050cc <HAL_SD_ConfigWideBusOperation>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d001      	beq.n	800b9b8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b9b8:	79fb      	ldrb	r3, [r7, #7]
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3708      	adds	r7, #8
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	20003178 	.word	0x20003178

0800b9c8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b088      	sub	sp, #32
 800b9cc:	af02      	add	r7, sp, #8
 800b9ce:	60f8      	str	r0, [r7, #12]
 800b9d0:	60b9      	str	r1, [r7, #8]
 800b9d2:	607a      	str	r2, [r7, #4]
 800b9d4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	68ba      	ldr	r2, [r7, #8]
 800b9e2:	68f9      	ldr	r1, [r7, #12]
 800b9e4:	4806      	ldr	r0, [pc, #24]	; (800ba00 <BSP_SD_ReadBlocks+0x38>)
 800b9e6:	f7f8 fe1d 	bl	8004624 <HAL_SD_ReadBlocks>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d001      	beq.n	800b9f4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800b9f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3718      	adds	r7, #24
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	20003178 	.word	0x20003178

0800ba04 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b088      	sub	sp, #32
 800ba08:	af02      	add	r7, sp, #8
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	60b9      	str	r1, [r7, #8]
 800ba0e:	607a      	str	r2, [r7, #4]
 800ba10:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800ba12:	2300      	movs	r3, #0
 800ba14:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	9300      	str	r3, [sp, #0]
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	68ba      	ldr	r2, [r7, #8]
 800ba1e:	68f9      	ldr	r1, [r7, #12]
 800ba20:	4806      	ldr	r0, [pc, #24]	; (800ba3c <BSP_SD_WriteBlocks+0x38>)
 800ba22:	f7f8 ff95 	bl	8004950 <HAL_SD_WriteBlocks>
 800ba26:	4603      	mov	r3, r0
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d001      	beq.n	800ba30 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800ba30:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3718      	adds	r7, #24
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	20003178 	.word	0x20003178

0800ba40 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ba44:	4805      	ldr	r0, [pc, #20]	; (800ba5c <BSP_SD_GetCardState+0x1c>)
 800ba46:	f7f9 fbbd 	bl	80051c4 <HAL_SD_GetCardState>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	2b04      	cmp	r3, #4
 800ba4e:	bf14      	ite	ne
 800ba50:	2301      	movne	r3, #1
 800ba52:	2300      	moveq	r3, #0
 800ba54:	b2db      	uxtb	r3, r3
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	bd80      	pop	{r7, pc}
 800ba5a:	bf00      	nop
 800ba5c:	20003178 	.word	0x20003178

0800ba60 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b082      	sub	sp, #8
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ba68:	6879      	ldr	r1, [r7, #4]
 800ba6a:	4803      	ldr	r0, [pc, #12]	; (800ba78 <BSP_SD_GetCardInfo+0x18>)
 800ba6c:	f7f9 fb02 	bl	8005074 <HAL_SD_GetCardInfo>
}
 800ba70:	bf00      	nop
 800ba72:	3708      	adds	r7, #8
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}
 800ba78:	20003178 	.word	0x20003178

0800ba7c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 800ba7c:	b480      	push	{r7}
 800ba7e:	b083      	sub	sp, #12
 800ba80:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ba82:	2301      	movs	r3, #1
 800ba84:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800ba86:	79fb      	ldrb	r3, [r7, #7]
 800ba88:	b2db      	uxtb	r3, r3
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	370c      	adds	r7, #12
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba94:	4770      	bx	lr
	...

0800ba98 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ba9c:	4904      	ldr	r1, [pc, #16]	; (800bab0 <MX_FATFS_Init+0x18>)
 800ba9e:	4805      	ldr	r0, [pc, #20]	; (800bab4 <MX_FATFS_Init+0x1c>)
 800baa0:	f7fe f942 	bl	8009d28 <FATFS_LinkDriver>
 800baa4:	4603      	mov	r3, r0
 800baa6:	461a      	mov	r2, r3
 800baa8:	4b03      	ldr	r3, [pc, #12]	; (800bab8 <MX_FATFS_Init+0x20>)
 800baaa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800baac:	bf00      	nop
 800baae:	bd80      	pop	{r7, pc}
 800bab0:	20000e0c 	.word	0x20000e0c
 800bab4:	08010ad4 	.word	0x08010ad4
 800bab8:	20000e08 	.word	0x20000e08

0800babc <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800babc:	b480      	push	{r7}
 800babe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800bac0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr

0800bacc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800bacc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad0:	f5ad 5d2a 	sub.w	sp, sp, #10880	; 0x2a80
 800bad4:	b085      	sub	sp, #20
 800bad6:	af06      	add	r7, sp, #24
	FATFS fs;
	FIL file;
	UINT bw;
	FRESULT r;

	uint8_t status = 0, statusEjection = 0, statusIgnition = 0, statusLaunched = 0, statusApogee = 0, statusTelem = 0, statusArduinoArming = 0, statusGround = 0;
 800bad8:	2300      	movs	r3, #0
 800bada:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bade:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800bae2:	7013      	strb	r3, [r2, #0]
 800bae4:	2300      	movs	r3, #0
 800bae6:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800baea:	f102 0203 	add.w	r2, r2, #3
 800baee:	7013      	strb	r3, [r2, #0]
 800baf0:	2300      	movs	r3, #0
 800baf2:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800baf6:	f102 0235 	add.w	r2, r2, #53	; 0x35
 800bafa:	7013      	strb	r3, [r2, #0]
 800bafc:	2300      	movs	r3, #0
 800bafe:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb02:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800bb06:	7013      	strb	r3, [r2, #0]
 800bb08:	2300      	movs	r3, #0
 800bb0a:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb0e:	f102 0233 	add.w	r2, r2, #51	; 0x33
 800bb12:	7013      	strb	r3, [r2, #0]
 800bb14:	2300      	movs	r3, #0
 800bb16:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb1a:	f102 0232 	add.w	r2, r2, #50	; 0x32
 800bb1e:	7013      	strb	r3, [r2, #0]
 800bb20:	2300      	movs	r3, #0
 800bb22:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb26:	f102 0231 	add.w	r2, r2, #49	; 0x31
 800bb2a:	7013      	strb	r3, [r2, #0]
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb32:	f102 0230 	add.w	r2, r2, #48	; 0x30
 800bb36:	7013      	strb	r3, [r2, #0]
	uint8_t notLaunched = 1;
 800bb38:	2301      	movs	r3, #1
 800bb3a:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb3e:	f102 022f 	add.w	r2, r2, #47	; 0x2f
 800bb42:	7013      	strb	r3, [r2, #0]
	uint16_t ADC_battery1=0, ADC_battery2=0;
 800bb44:	2300      	movs	r3, #0
 800bb46:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb4a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800bb4e:	8013      	strh	r3, [r2, #0]
 800bb50:	2300      	movs	r3, #0
 800bb52:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb56:	8013      	strh	r3, [r2, #0]
	uint32_t readPinPlug = 0;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb5e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800bb62:	6013      	str	r3, [r2, #0]
	uint32_t timerInternal = 0, timeLaunch = 0, timeWindowStart = 0, timeWindowEnd = 0, timeIgnitionEnd = 0, timeGround = 0;
 800bb64:	2300      	movs	r3, #0
 800bb66:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb6a:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800bb6e:	6013      	str	r3, [r2, #0]
 800bb70:	2300      	movs	r3, #0
 800bb72:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800bb76:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800bb7a:	6013      	str	r3, [r2, #0]
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb82:	f102 0220 	add.w	r2, r2, #32
 800bb86:	6013      	str	r3, [r2, #0]
 800bb88:	2300      	movs	r3, #0
 800bb8a:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb8e:	f102 021c 	add.w	r2, r2, #28
 800bb92:	6013      	str	r3, [r2, #0]
 800bb94:	2300      	movs	r3, #0
 800bb96:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bb9a:	f102 0218 	add.w	r2, r2, #24
 800bb9e:	6013      	str	r3, [r2, #0]
 800bba0:	2300      	movs	r3, #0
 800bba2:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bba6:	f102 0214 	add.w	r2, r2, #20
 800bbaa:	6013      	str	r3, [r2, #0]
	static const uint32_t windowStart = 105000, windowEnd = 140000;			//Window time in increment of 0.1ms
	static const uint32_t durationIgnition = 100000;							//Minimum duration of ignition for ejection (increment of 0.1ms)
	static const uint32_t timeDescent = 3000000;								//Descent time 5 minutes
	static const uint32_t timeLoop = 200, timeLoopMax = 500;		//time of loop = 20ms
	ArrayRaw DataRawArray = {0};
 800bbac:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800bbb0:	3b30      	subs	r3, #48	; 0x30
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f240 437c 	movw	r3, #1148	; 0x47c
 800bbb8:	461a      	mov	r2, r3
 800bbba:	2100      	movs	r1, #0
 800bbbc:	f003 fc13 	bl	800f3e6 <memset>
	ArrayRaw *pointDataRawArray = &DataRawArray;
 800bbc0:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800bbc4:	3b30      	subs	r3, #48	; 0x30
 800bbc6:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800bbca:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800bbce:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArrayFreez = {0};
 800bbd0:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800bbd4:	3b2c      	subs	r3, #44	; 0x2c
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f240 437c 	movw	r3, #1148	; 0x47c
 800bbdc:	461a      	mov	r2, r3
 800bbde:	2100      	movs	r1, #0
 800bbe0:	f003 fc01 	bl	800f3e6 <memset>
	ArrayRaw *pointDataRawArrayFreez = &DataRawArrayFreez;
 800bbe4:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800bbe8:	3b2c      	subs	r3, #44	; 0x2c
 800bbea:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800bbee:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800bbf2:	6013      	str	r3, [r2, #0]
	ArrayConv DataConvArray = {{0.0}};
 800bbf4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800bbf8:	3b3c      	subs	r3, #60	; 0x3c
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	2390      	movs	r3, #144	; 0x90
 800bbfe:	461a      	mov	r2, r3
 800bc00:	2100      	movs	r1, #0
 800bc02:	f003 fbf0 	bl	800f3e6 <memset>
	ArrayRaw *pointDataConvArray = &DataConvArray;
 800bc06:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800bc0a:	3b3c      	subs	r3, #60	; 0x3c
 800bc0c:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800bc10:	f102 0230 	add.w	r2, r2, #48	; 0x30
 800bc14:	6013      	str	r3, [r2, #0]
	uint32_t epoch = 0, counterBuzzer = 0, counterTelem = 0;
 800bc16:	2300      	movs	r3, #0
 800bc18:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bc1c:	f102 0210 	add.w	r2, r2, #16
 800bc20:	6013      	str	r3, [r2, #0]
 800bc22:	2300      	movs	r3, #0
 800bc24:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bc28:	f102 020c 	add.w	r2, r2, #12
 800bc2c:	6013      	str	r3, [r2, #0]
 800bc2e:	2300      	movs	r3, #0
 800bc30:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bc34:	f102 0208 	add.w	r2, r2, #8
 800bc38:	6013      	str	r3, [r2, #0]
	time_value t_now;
	gpsParsedPacketTypeDef1 parsedPacketData;								//added by sonal
	gpsParsedPacketTypeDef1 *pointParsedGpsStruct = &parsedPacketData; 		//added by sonal
 800bc3a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bc3e:	3b28      	subs	r3, #40	; 0x28
 800bc40:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800bc44:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800bc48:	6013      	str	r3, [r2, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800bc4a:	f7f5 f9f9 	bl	8001040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800bc4e:	f000 fe8d 	bl	800c96c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800bc52:	f001 f951 	bl	800cef8 <MX_GPIO_Init>
  MX_DMA_Init();
 800bc56:	f001 f8f9 	bl	800ce4c <MX_DMA_Init>
  MX_SPI2_Init();
 800bc5a:	f001 f813 	bl	800cc84 <MX_SPI2_Init>
  MX_SPI3_Init();
 800bc5e:	f001 f847 	bl	800ccf0 <MX_SPI3_Init>
  MX_I2C1_Init();
 800bc62:	f000 ff67 	bl	800cb34 <MX_I2C1_Init>
  MX_ADC1_Init();
 800bc66:	f000 ff13 	bl	800ca90 <MX_ADC1_Init>
  MX_RTC_Init();
 800bc6a:	f000 ff91 	bl	800cb90 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800bc6e:	f000 ffe9 	bl	800cc44 <MX_SDIO_SD_Init>
  MX_TIM2_Init();
 800bc72:	f001 f873 	bl	800cd5c <MX_TIM2_Init>
  MX_USART6_UART_Init();
 800bc76:	f001 f8bf 	bl	800cdf8 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800bc7a:	f7ff ff0d 	bl	800ba98 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_SET);
 800bc7e:	2201      	movs	r2, #1
 800bc80:	2104      	movs	r1, #4
 800bc82:	482d      	ldr	r0, [pc, #180]	; (800bd38 <main+0x26c>)
 800bc84:	f7f6 fbde 	bl	8002444 <HAL_GPIO_WritePin>
   HAL_Delay(10);
 800bc88:	200a      	movs	r0, #10
 800bc8a:	f7f5 fa4b 	bl	8001124 <HAL_Delay>
   HAL_TIM_Base_Start(&htim2);																	//starts timer2
 800bc8e:	482b      	ldr	r0, [pc, #172]	; (800bd3c <main+0x270>)
 800bc90:	f7fa fb31 	bl	80062f6 <HAL_TIM_Base_Start>
   err_init |= sensorsInitialization(&Bmp2, &Bmp3);												//Initialization of sensors (IMU,BMP,MAG)
 800bc94:	492a      	ldr	r1, [pc, #168]	; (800bd40 <main+0x274>)
 800bc96:	482b      	ldr	r0, [pc, #172]	; (800bd44 <main+0x278>)
 800bc98:	f001 fa4a 	bl	800d130 <sensorsInitialization>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	4b2a      	ldr	r3, [pc, #168]	; (800bd48 <main+0x27c>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	4313      	orrs	r3, r2
 800bca4:	4a28      	ldr	r2, [pc, #160]	; (800bd48 <main+0x27c>)
 800bca6:	6013      	str	r3, [r2, #0]
   //if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_battery1, 1) != HAL_OK){err_init |= ERR_INIT_ADC1;}		//Initialization ADC1 (reading voltage Vbat1)
   //if(HAL_ADC_Start_DMA(&hadc2, (uint32_t*) &ADC_battery2, 1) != HAL_OK){err_init |= ERR_INIT_ADC2;}		//Initialization ADC2 (reading voltage Vbat2)
   //SD_cardMountInit(&fs, &file, &bw);															//SD card initialization
	if((r=f_mount(&fs,SDPath,1)) == FR_OK){
 800bca8:	f507 53cf 	add.w	r3, r7, #6624	; 0x19e0
 800bcac:	f103 0318 	add.w	r3, r3, #24
 800bcb0:	2201      	movs	r2, #1
 800bcb2:	4926      	ldr	r1, [pc, #152]	; (800bd4c <main+0x280>)
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f7fd fbc7 	bl	8009448 <f_mount>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bcc0:	f102 0237 	add.w	r2, r2, #55	; 0x37
 800bcc4:	7013      	strb	r3, [r2, #0]
 800bcc6:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800bcca:	f103 0337 	add.w	r3, r3, #55	; 0x37
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d116      	bne.n	800bd02 <main+0x236>
		uint8_t path[] = "data.txt\0";
 800bcd4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bcd8:	3b34      	subs	r3, #52	; 0x34
 800bcda:	4a1d      	ldr	r2, [pc, #116]	; (800bd50 <main+0x284>)
 800bcdc:	ca07      	ldmia	r2, {r0, r1, r2}
 800bcde:	c303      	stmia	r3!, {r0, r1}
 800bce0:	801a      	strh	r2, [r3, #0]
		r = f_open(&file, (char*)path, FA_WRITE |FA_OPEN_APPEND);
 800bce2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800bce6:	3934      	subs	r1, #52	; 0x34
 800bce8:	f607 13f8 	addw	r3, r7, #2552	; 0x9f8
 800bcec:	3b30      	subs	r3, #48	; 0x30
 800bcee:	2232      	movs	r2, #50	; 0x32
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f7fd fbef 	bl	80094d4 <f_open>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bcfc:	f102 0237 	add.w	r2, r2, #55	; 0x37
 800bd00:	7013      	strb	r3, [r2, #0]
	}
	if(r != FR_OK){err_init |= ERR_INIT_SD_CARD};
 800bd02:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800bd06:	f103 0337 	add.w	r3, r3, #55	; 0x37
 800bd0a:	781b      	ldrb	r3, [r3, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d047      	beq.n	800bda0 <main+0x2d4>
 800bd10:	4b0d      	ldr	r3, [pc, #52]	; (800bd48 <main+0x27c>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd18:	4a0b      	ldr	r2, [pc, #44]	; (800bd48 <main+0x27c>)
 800bd1a:	6013      	str	r3, [r2, #0]


   while(readPinPlug == 0){															//wait till liftoff wire is connected
 800bd1c:	e040      	b.n	800bda0 <main+0x2d4>
	   readPinPlug = 1;
 800bd1e:	2301      	movs	r3, #1
 800bd20:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bd24:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800bd28:	6013      	str	r3, [r2, #0]
	   for(uint32_t i=0; i<100; i++){												//make sure the connection is solid
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bd30:	f102 0204 	add.w	r2, r2, #4
 800bd34:	6013      	str	r3, [r2, #0]
 800bd36:	e02c      	b.n	800bd92 <main+0x2c6>
 800bd38:	40020800 	.word	0x40020800
 800bd3c:	2000323c 	.word	0x2000323c
 800bd40:	20002f2c 	.word	0x20002f2c
 800bd44:	2000327c 	.word	0x2000327c
 800bd48:	200005d0 	.word	0x200005d0
 800bd4c:	20000e0c 	.word	0x20000e0c
 800bd50:	0801066c 	.word	0x0801066c
			   readPinPlug &= HAL_GPIO_ReadPin(LIFTOFF_UMB_GPIO_Port, LIFTOFF_UMB_Pin);
 800bd54:	2102      	movs	r1, #2
 800bd56:	48b1      	ldr	r0, [pc, #708]	; (800c01c <main+0x550>)
 800bd58:	f7f6 fb5c 	bl	8002414 <HAL_GPIO_ReadPin>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	461a      	mov	r2, r3
 800bd60:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800bd64:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4013      	ands	r3, r2
 800bd6c:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bd70:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800bd74:	6013      	str	r3, [r2, #0]
			   HAL_Delay(10);
 800bd76:	200a      	movs	r0, #10
 800bd78:	f7f5 f9d4 	bl	8001124 <HAL_Delay>
	   for(uint32_t i=0; i<100; i++){												//make sure the connection is solid
 800bd7c:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800bd80:	f103 0304 	add.w	r3, r3, #4
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	3301      	adds	r3, #1
 800bd88:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bd8c:	f102 0204 	add.w	r2, r2, #4
 800bd90:	6013      	str	r3, [r2, #0]
 800bd92:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800bd96:	f103 0304 	add.w	r3, r3, #4
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	2b63      	cmp	r3, #99	; 0x63
 800bd9e:	d9d9      	bls.n	800bd54 <main+0x288>
   while(readPinPlug == 0){															//wait till liftoff wire is connected
 800bda0:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800bda4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d0b7      	beq.n	800bd1e <main+0x252>
	   }
   }
   while(HAL_GPIO_ReadPin(ARD_STATUS_GPIO_Port,ARD_STATUS_Pin) != GPIO_PIN_SET);				//wait till arduino is initialized
 800bdae:	bf00      	nop
 800bdb0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bdb4:	489a      	ldr	r0, [pc, #616]	; (800c020 <main+0x554>)
 800bdb6:	f7f6 fb2d 	bl	8002414 <HAL_GPIO_ReadPin>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d1f7      	bne.n	800bdb0 <main+0x2e4>

   if(err_init==0){
 800bdc0:	4b98      	ldr	r3, [pc, #608]	; (800c024 <main+0x558>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d112      	bne.n	800bdee <main+0x322>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800bdc8:	2201      	movs	r2, #1
 800bdca:	2108      	movs	r1, #8
 800bdcc:	4896      	ldr	r0, [pc, #600]	; (800c028 <main+0x55c>)
 800bdce:	f7f6 fb39 	bl	8002444 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_RESET);				//Long beep = initialization OK
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	2110      	movs	r1, #16
 800bdd6:	4894      	ldr	r0, [pc, #592]	; (800c028 <main+0x55c>)
 800bdd8:	f7f6 fb34 	bl	8002444 <HAL_GPIO_WritePin>
		HAL_Delay(500);
 800bddc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bde0:	f7f5 f9a0 	bl	8001124 <HAL_Delay>
		HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_SET);
 800bde4:	2201      	movs	r2, #1
 800bde6:	2110      	movs	r1, #16
 800bde8:	488f      	ldr	r0, [pc, #572]	; (800c028 <main+0x55c>)
 800bdea:	f7f6 fb2b 	bl	8002444 <HAL_GPIO_WritePin>
   }
   epoch = 0;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bdf4:	f102 0210 	add.w	r2, r2, #16
 800bdf8:	6013      	str	r3, [r2, #0]

   //clearFIFO(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);		//clear the FIFO of the IMU
   clearFIFO(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2); 		//clear the FIFO of the IMU
 800bdfa:	4a8c      	ldr	r2, [pc, #560]	; (800c02c <main+0x560>)
 800bdfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800be00:	4886      	ldr	r0, [pc, #536]	; (800c01c <main+0x550>)
 800be02:	f7fe fc3d 	bl	800a680 <clearFIFO>
	  //while(sample == 0); 												//Wait till new sample time (change by interrupt)
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_SET);
	  //htim3.Instance->CNT = 0;											//put back the CNT from timer3 (for sampling) to zero
	  //sample = 0;
	  //HAL_Delay(50);
	  if(__HAL_TIM_GET_COUNTER(&htim2) > timerInternal + timeLoopMax){err_msg |= ERR_LOOP_TIME};
 800be06:	4b8a      	ldr	r3, [pc, #552]	; (800c030 <main+0x564>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800be0c:	4b89      	ldr	r3, [pc, #548]	; (800c034 <main+0x568>)
 800be0e:	6819      	ldr	r1, [r3, #0]
 800be10:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800be14:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	440b      	add	r3, r1
 800be1c:	429a      	cmp	r2, r3
 800be1e:	d905      	bls.n	800be2c <main+0x360>
 800be20:	4b85      	ldr	r3, [pc, #532]	; (800c038 <main+0x56c>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f043 0301 	orr.w	r3, r3, #1
 800be28:	4a83      	ldr	r2, [pc, #524]	; (800c038 <main+0x56c>)
 800be2a:	6013      	str	r3, [r2, #0]
	  while(__HAL_TIM_GET_COUNTER(&htim2) < timerInternal + timeLoop);	//50 Hz loop
 800be2c:	bf00      	nop
 800be2e:	4b80      	ldr	r3, [pc, #512]	; (800c030 <main+0x564>)
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800be34:	4b81      	ldr	r3, [pc, #516]	; (800c03c <main+0x570>)
 800be36:	6819      	ldr	r1, [r3, #0]
 800be38:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800be3c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	440b      	add	r3, r1
 800be44:	429a      	cmp	r2, r3
 800be46:	d3f2      	bcc.n	800be2e <main+0x362>
	  timerInternal = __HAL_TIM_GET_COUNTER(&htim2);					//Check time (counter) post launch
 800be48:	4b79      	ldr	r3, [pc, #484]	; (800c030 <main+0x564>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be4e:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800be52:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800be56:	6013      	str	r3, [r2, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 					//sTime.Hours .Minutes .Seconds .SubSeconds (up to 255).
 800be58:	2200      	movs	r2, #0
 800be5a:	4979      	ldr	r1, [pc, #484]	; (800c040 <main+0x574>)
 800be5c:	4879      	ldr	r0, [pc, #484]	; (800c044 <main+0x578>)
 800be5e:	f7f8 f975 	bl	800414c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);					//read Date to unlock Time values
 800be62:	2200      	movs	r2, #0
 800be64:	4978      	ldr	r1, [pc, #480]	; (800c048 <main+0x57c>)
 800be66:	4877      	ldr	r0, [pc, #476]	; (800c044 <main+0x578>)
 800be68:	f7f8 fa75 	bl	8004356 <HAL_RTC_GetDate>
	  epoch++;
 800be6c:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800be70:	f103 0310 	add.w	r3, r3, #16
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	3301      	adds	r3, #1
 800be78:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800be7c:	f102 0210 	add.w	r2, r2, #16
 800be80:	6013      	str	r3, [r2, #0]
	  counterBuzzer++;
 800be82:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800be86:	f103 030c 	add.w	r3, r3, #12
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	3301      	adds	r3, #1
 800be8e:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800be92:	f102 020c 	add.w	r2, r2, #12
 800be96:	6013      	str	r3, [r2, #0]
	  counterTelem++;
 800be98:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800be9c:	f103 0308 	add.w	r3, r3, #8
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	3301      	adds	r3, #1
 800bea4:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bea8:	f102 0208 	add.w	r2, r2, #8
 800beac:	6013      	str	r3, [r2, #0]
	  DataRawArray.RTC_field[0] = sTime.Hours;								//Put RTC in the frame
 800beae:	4b64      	ldr	r3, [pc, #400]	; (800c040 <main+0x574>)
 800beb0:	781a      	ldrb	r2, [r3, #0]
 800beb2:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800beb6:	3b30      	subs	r3, #48	; 0x30
 800beb8:	711a      	strb	r2, [r3, #4]
	  DataRawArray.RTC_field[1] = sTime.Minutes;
 800beba:	4b61      	ldr	r3, [pc, #388]	; (800c040 <main+0x574>)
 800bebc:	785a      	ldrb	r2, [r3, #1]
 800bebe:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800bec2:	3b30      	subs	r3, #48	; 0x30
 800bec4:	715a      	strb	r2, [r3, #5]
	  DataRawArray.RTC_field[2] = sTime.Seconds;
 800bec6:	4b5e      	ldr	r3, [pc, #376]	; (800c040 <main+0x574>)
 800bec8:	789a      	ldrb	r2, [r3, #2]
 800beca:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800bece:	3b30      	subs	r3, #48	; 0x30
 800bed0:	719a      	strb	r2, [r3, #6]
	  DataRawArray.RTC_field[3] = (uint8_t)(sTime.SecondFraction-sTime.SubSeconds);
 800bed2:	4b5b      	ldr	r3, [pc, #364]	; (800c040 <main+0x574>)
 800bed4:	689b      	ldr	r3, [r3, #8]
 800bed6:	b2da      	uxtb	r2, r3
 800bed8:	4b59      	ldr	r3, [pc, #356]	; (800c040 <main+0x574>)
 800beda:	685b      	ldr	r3, [r3, #4]
 800bedc:	b2db      	uxtb	r3, r3
 800bede:	1ad3      	subs	r3, r2, r3
 800bee0:	b2da      	uxtb	r2, r3
 800bee2:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800bee6:	3b30      	subs	r3, #48	; 0x30
 800bee8:	71da      	strb	r2, [r3, #7]
	  DataRawArray.Timer = timerInternal;
 800beea:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800beee:	3b30      	subs	r3, #48	; 0x30
 800bef0:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800bef4:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800bef8:	6812      	ldr	r2, [r2, #0]
 800befa:	609a      	str	r2, [r3, #8]

	  //readIMU((uint8_t*) pointDataRawArray->IMU3, WATERMARK_IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
	  if(readIMU((uint8_t*) pointDataRawArray->IMU2, WATERMARK_IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2)==1){err_msg |= ERR_NUMBER_BYTES_IMU2;}
 800befc:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800bf00:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f103 0010 	add.w	r0, r3, #16
 800bf0a:	4b48      	ldr	r3, [pc, #288]	; (800c02c <main+0x560>)
 800bf0c:	9300      	str	r3, [sp, #0]
 800bf0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bf12:	4a42      	ldr	r2, [pc, #264]	; (800c01c <main+0x550>)
 800bf14:	2138      	movs	r1, #56	; 0x38
 800bf16:	f7fe fc49 	bl	800a7ac <readIMU>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	2b01      	cmp	r3, #1
 800bf1e:	d105      	bne.n	800bf2c <main+0x460>
 800bf20:	4b45      	ldr	r3, [pc, #276]	; (800c038 <main+0x56c>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f043 0310 	orr.w	r3, r3, #16
 800bf28:	4a43      	ldr	r2, [pc, #268]	; (800c038 <main+0x56c>)
 800bf2a:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Start(&hadc1);										//start conversion battery voltage1
 800bf2c:	4847      	ldr	r0, [pc, #284]	; (800c04c <main+0x580>)
 800bf2e:	f7f5 f95f 	bl	80011f0 <HAL_ADC_Start>
	  readBMPCal((int32_t*) pointDataRawArray->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800bf32:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800bf36:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	f103 0548 	add.w	r5, r3, #72	; 0x48
 800bf40:	4b43      	ldr	r3, [pc, #268]	; (800c050 <main+0x584>)
 800bf42:	4a3a      	ldr	r2, [pc, #232]	; (800c02c <main+0x560>)
 800bf44:	9205      	str	r2, [sp, #20]
 800bf46:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bf4a:	9204      	str	r2, [sp, #16]
 800bf4c:	4a33      	ldr	r2, [pc, #204]	; (800c01c <main+0x550>)
 800bf4e:	9203      	str	r2, [sp, #12]
 800bf50:	681a      	ldr	r2, [r3, #0]
 800bf52:	f04f 0c00 	mov.w	ip, #0
 800bf56:	4694      	mov	ip, r2
 800bf58:	685a      	ldr	r2, [r3, #4]
 800bf5a:	f04f 0e00 	mov.w	lr, #0
 800bf5e:	4696      	mov	lr, r2
 800bf60:	689a      	ldr	r2, [r3, #8]
 800bf62:	2600      	movs	r6, #0
 800bf64:	4616      	mov	r6, r2
 800bf66:	466c      	mov	r4, sp
 800bf68:	330c      	adds	r3, #12
 800bf6a:	6818      	ldr	r0, [r3, #0]
 800bf6c:	6859      	ldr	r1, [r3, #4]
 800bf6e:	689a      	ldr	r2, [r3, #8]
 800bf70:	c407      	stmia	r4!, {r0, r1, r2}
 800bf72:	4661      	mov	r1, ip
 800bf74:	4672      	mov	r2, lr
 800bf76:	4633      	mov	r3, r6
 800bf78:	4628      	mov	r0, r5
 800bf7a:	f7fe fa5f 	bl	800a43c <readBMPCal>
	  readMAG((uint8_t*) pointDataRawArray->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 800bf7e:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800bf82:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800bf8c:	4b27      	ldr	r3, [pc, #156]	; (800c02c <main+0x560>)
 800bf8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bf92:	4922      	ldr	r1, [pc, #136]	; (800c01c <main+0x550>)
 800bf94:	f7fe fe2f 	bl	800abf6 <readMAG>
	  readBMPCal((int32_t*) pointDataRawArray->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800bf98:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800bf9c:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800bfa6:	4b2b      	ldr	r3, [pc, #172]	; (800c054 <main+0x588>)
 800bfa8:	4a2b      	ldr	r2, [pc, #172]	; (800c058 <main+0x58c>)
 800bfaa:	9205      	str	r2, [sp, #20]
 800bfac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800bfb0:	9204      	str	r2, [sp, #16]
 800bfb2:	4a1d      	ldr	r2, [pc, #116]	; (800c028 <main+0x55c>)
 800bfb4:	9203      	str	r2, [sp, #12]
 800bfb6:	681a      	ldr	r2, [r3, #0]
 800bfb8:	f04f 0c00 	mov.w	ip, #0
 800bfbc:	4694      	mov	ip, r2
 800bfbe:	685a      	ldr	r2, [r3, #4]
 800bfc0:	f04f 0e00 	mov.w	lr, #0
 800bfc4:	4696      	mov	lr, r2
 800bfc6:	689a      	ldr	r2, [r3, #8]
 800bfc8:	2600      	movs	r6, #0
 800bfca:	4616      	mov	r6, r2
 800bfcc:	466c      	mov	r4, sp
 800bfce:	330c      	adds	r3, #12
 800bfd0:	6818      	ldr	r0, [r3, #0]
 800bfd2:	6859      	ldr	r1, [r3, #4]
 800bfd4:	689a      	ldr	r2, [r3, #8]
 800bfd6:	c407      	stmia	r4!, {r0, r1, r2}
 800bfd8:	4661      	mov	r1, ip
 800bfda:	4672      	mov	r2, lr
 800bfdc:	4633      	mov	r3, r6
 800bfde:	4628      	mov	r0, r5
 800bfe0:	f7fe fa2c 	bl	800a43c <readBMPCal>
	  readPITOT((uint8_t*) pointDataRawArray->PITOT, &hi2c1);
 800bfe4:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800bfe8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	335e      	adds	r3, #94	; 0x5e
 800bff0:	491a      	ldr	r1, [pc, #104]	; (800c05c <main+0x590>)
 800bff2:	4618      	mov	r0, r3
 800bff4:	f7fe fe7c 	bl	800acf0 <readPITOT>
	  if(HAL_ADC_PollForConversion(&hadc1,1) == HAL_OK){ADC_battery1 = HAL_ADC_GetValue(&hadc1);} //read battery voltage
 800bff8:	2101      	movs	r1, #1
 800bffa:	4814      	ldr	r0, [pc, #80]	; (800c04c <main+0x580>)
 800bffc:	f7f5 f9be 	bl	800137c <HAL_ADC_PollForConversion>
 800c000:	4603      	mov	r3, r0
 800c002:	2b00      	cmp	r3, #0
 800c004:	d12c      	bne.n	800c060 <main+0x594>
 800c006:	4811      	ldr	r0, [pc, #68]	; (800c04c <main+0x580>)
 800c008:	f7f5 fa3c 	bl	8001484 <HAL_ADC_GetValue>
 800c00c:	4603      	mov	r3, r0
 800c00e:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c012:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800c016:	8013      	strh	r3, [r2, #0]
 800c018:	e022      	b.n	800c060 <main+0x594>
 800c01a:	bf00      	nop
 800c01c:	40020000 	.word	0x40020000
 800c020:	40020400 	.word	0x40020400
 800c024:	200005d0 	.word	0x200005d0
 800c028:	40020800 	.word	0x40020800
 800c02c:	20002ed4 	.word	0x20002ed4
 800c030:	2000323c 	.word	0x2000323c
 800c034:	08010abc 	.word	0x08010abc
 800c038:	200005cc 	.word	0x200005cc
 800c03c:	08010ac0 	.word	0x08010ac0
 800c040:	200005b4 	.word	0x200005b4
 800c044:	20003158 	.word	0x20003158
 800c048:	200005c8 	.word	0x200005c8
 800c04c:	20003110 	.word	0x20003110
 800c050:	2000327c 	.word	0x2000327c
 800c054:	20002f2c 	.word	0x20002f2c
 800c058:	20002ff8 	.word	0x20002ff8
 800c05c:	20002f44 	.word	0x20002f44
	  //HAL_ADC_Start(&hadc2);										//Read battery voltage2

	  convertSensors((ArrayConv*)pointDataConvArray, (ArrayRaw*)pointDataRawArray);	//Convert the Data if needed (IMU-BMP-MAG-PITOT)
 800c060:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c064:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800c068:	6819      	ldr	r1, [r3, #0]
 800c06a:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c06e:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800c072:	6818      	ldr	r0, [r3, #0]
 800c074:	f001 f8b2 	bl	800d1dc <convertSensors>

	  if(epoch >= 20){
 800c078:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c07c:	f103 0310 	add.w	r3, r3, #16
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2b13      	cmp	r3, #19
 800c084:	f240 808c 	bls.w	800c1a0 <main+0x6d4>
		  DataRawArray.FrameNumber = 2;
 800c088:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c08c:	3b30      	subs	r3, #48	; 0x30
 800c08e:	2202      	movs	r2, #2
 800c090:	701a      	strb	r2, [r3, #0]
		  DataRawArray.Endline1[0] = 0;
 800c092:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c096:	3b30      	subs	r3, #48	; 0x30
 800c098:	2200      	movs	r2, #0
 800c09a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  DataRawArray.Endline1[1] = 0;
 800c09e:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c0a2:	3b30      	subs	r3, #48	; 0x30
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		  DataRawArray.Endline2[0] = '\r';
 800c0aa:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c0ae:	3b30      	subs	r3, #48	; 0x30
 800c0b0:	220d      	movs	r2, #13
 800c0b2:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
		  DataRawArray.Endline2[1] = '\n';
 800c0b6:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c0ba:	3b30      	subs	r3, #48	; 0x30
 800c0bc:	220a      	movs	r2, #10
 800c0be:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
		  //while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU2_FINISH_BEFORE_GPS;}
		  //READ GPS
		  gpsSelect();		//resets the CS pin
 800c0c2:	f001 feaf 	bl	800de24 <gpsSelect>
		  GPS_ReceiveRawPacket(&hspi2);		//read 600 bytes from the receiver over SPI with timeout 10ms
 800c0c6:	4835      	ldr	r0, [pc, #212]	; (800c19c <main+0x6d0>)
 800c0c8:	f001 fec4 	bl	800de54 <GPS_ReceiveRawPacket>
		  gpsDeselect();	//sets the CS pin
 800c0cc:	f001 feb6 	bl	800de3c <gpsDeselect>

		  //to process the read packets, call this function below
		  pointParsedGpsStruct = GPS_ProcessRawPacket();
 800c0d0:	f001 fedc 	bl	800de8c <GPS_ProcessRawPacket>
 800c0d4:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c0d8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c0dc:	6018      	str	r0, [r3, #0]
		  //put the data to the main structure
		  DataRawArray.GPS.currentAltitude = pointParsedGpsStruct->currentAltitude;
 800c0de:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c0e2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	689a      	ldr	r2, [r3, #8]
 800c0ea:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c0ee:	3b30      	subs	r3, #48	; 0x30
 800c0f0:	66da      	str	r2, [r3, #108]	; 0x6c
		  DataRawArray.GPS.currentLatitude = pointParsedGpsStruct->currentLatitude;
 800c0f2:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c0f6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	681a      	ldr	r2, [r3, #0]
 800c0fe:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c102:	3b30      	subs	r3, #48	; 0x30
 800c104:	665a      	str	r2, [r3, #100]	; 0x64
		  DataRawArray.GPS.currentLongitude = pointParsedGpsStruct->currentLongitude;
 800c106:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c10a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	685a      	ldr	r2, [r3, #4]
 800c112:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c116:	3b30      	subs	r3, #48	; 0x30
 800c118:	669a      	str	r2, [r3, #104]	; 0x68
		  DataRawArray.GPS.fixParamters = pointParsedGpsStruct->fixParamters;
 800c11a:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c11e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f893 2020 	ldrb.w	r2, [r3, #32]
 800c128:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c12c:	3b30      	subs	r3, #48	; 0x30
 800c12e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
		  DataRawArray.GPS.groundSpeedKmph = pointParsedGpsStruct->groundSpeedKmph;
 800c132:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c136:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	69da      	ldr	r2, [r3, #28]
 800c13e:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c142:	3b30      	subs	r3, #48	; 0x30
 800c144:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		  DataRawArray.GPS.hDOP = pointParsedGpsStruct->hDOP;
 800c148:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c14c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	691a      	ldr	r2, [r3, #16]
 800c154:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c158:	3b30      	subs	r3, #48	; 0x30
 800c15a:	675a      	str	r2, [r3, #116]	; 0x74
		  DataRawArray.GPS.magneticHeading = pointParsedGpsStruct->magneticHeading;
 800c15c:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c160:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	699a      	ldr	r2, [r3, #24]
 800c168:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c16c:	3b30      	subs	r3, #48	; 0x30
 800c16e:	67da      	str	r2, [r3, #124]	; 0x7c
		  DataRawArray.GPS.pDOP = pointParsedGpsStruct->pDOP;
 800c170:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c174:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	68da      	ldr	r2, [r3, #12]
 800c17c:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c180:	3b30      	subs	r3, #48	; 0x30
 800c182:	671a      	str	r2, [r3, #112]	; 0x70
		  DataRawArray.GPS.vDOP = pointParsedGpsStruct->vDOP;
 800c184:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c188:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	695a      	ldr	r2, [r3, #20]
 800c190:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c194:	3b30      	subs	r3, #48	; 0x30
 800c196:	679a      	str	r2, [r3, #120]	; 0x78
 800c198:	e013      	b.n	800c1c2 <main+0x6f6>
 800c19a:	bf00      	nop
 800c19c:	20002ed4 	.word	0x20002ed4
	  }
	  else{
		  DataRawArray.FrameNumber = 1;
 800c1a0:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c1a4:	3b30      	subs	r3, #48	; 0x30
 800c1a6:	2201      	movs	r2, #1
 800c1a8:	701a      	strb	r2, [r3, #0]
		  DataRawArray.Endline1[0] = '\r';
 800c1aa:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c1ae:	3b30      	subs	r3, #48	; 0x30
 800c1b0:	220d      	movs	r2, #13
 800c1b2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  DataRawArray.Endline1[1] = '\n';
 800c1b6:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c1ba:	3b30      	subs	r3, #48	; 0x30
 800c1bc:	220a      	movs	r2, #10
 800c1be:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	  }

	  //DETECT APOGEE FUNCTION		----- ADD THIS -----
	  t_now.tv_sec = (sTime.Hours*60 + sTime.Minutes)*60 + sTime.Seconds;
 800c1c2:	4bd4      	ldr	r3, [pc, #848]	; (800c514 <main+0xa48>)
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	461a      	mov	r2, r3
 800c1c8:	4613      	mov	r3, r2
 800c1ca:	011b      	lsls	r3, r3, #4
 800c1cc:	1a9b      	subs	r3, r3, r2
 800c1ce:	009b      	lsls	r3, r3, #2
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	4bd0      	ldr	r3, [pc, #832]	; (800c514 <main+0xa48>)
 800c1d4:	785b      	ldrb	r3, [r3, #1]
 800c1d6:	441a      	add	r2, r3
 800c1d8:	4613      	mov	r3, r2
 800c1da:	011b      	lsls	r3, r3, #4
 800c1dc:	1a9b      	subs	r3, r3, r2
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	4bcc      	ldr	r3, [pc, #816]	; (800c514 <main+0xa48>)
 800c1e4:	789b      	ldrb	r3, [r3, #2]
 800c1e6:	441a      	add	r2, r3
 800c1e8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c1ec:	3b04      	subs	r3, #4
 800c1ee:	601a      	str	r2, [r3, #0]
	  t_now.tv_msec = ((sTime.SecondFraction-sTime.SubSeconds) / (sTime.SecondFraction+1.0))*1000;
 800c1f0:	4bc8      	ldr	r3, [pc, #800]	; (800c514 <main+0xa48>)
 800c1f2:	689a      	ldr	r2, [r3, #8]
 800c1f4:	4bc7      	ldr	r3, [pc, #796]	; (800c514 <main+0xa48>)
 800c1f6:	685b      	ldr	r3, [r3, #4]
 800c1f8:	1ad3      	subs	r3, r2, r3
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f7f4 f9aa 	bl	8000554 <__aeabi_ui2d>
 800c200:	4604      	mov	r4, r0
 800c202:	460d      	mov	r5, r1
 800c204:	4bc3      	ldr	r3, [pc, #780]	; (800c514 <main+0xa48>)
 800c206:	689b      	ldr	r3, [r3, #8]
 800c208:	4618      	mov	r0, r3
 800c20a:	f7f4 f9a3 	bl	8000554 <__aeabi_ui2d>
 800c20e:	f04f 0200 	mov.w	r2, #0
 800c212:	4bc1      	ldr	r3, [pc, #772]	; (800c518 <main+0xa4c>)
 800c214:	f7f4 f862 	bl	80002dc <__adddf3>
 800c218:	4602      	mov	r2, r0
 800c21a:	460b      	mov	r3, r1
 800c21c:	4620      	mov	r0, r4
 800c21e:	4629      	mov	r1, r5
 800c220:	f7f4 fb38 	bl	8000894 <__aeabi_ddiv>
 800c224:	4603      	mov	r3, r0
 800c226:	460c      	mov	r4, r1
 800c228:	4618      	mov	r0, r3
 800c22a:	4621      	mov	r1, r4
 800c22c:	f04f 0200 	mov.w	r2, #0
 800c230:	4bba      	ldr	r3, [pc, #744]	; (800c51c <main+0xa50>)
 800c232:	f7f4 fa05 	bl	8000640 <__aeabi_dmul>
 800c236:	4603      	mov	r3, r0
 800c238:	460c      	mov	r4, r1
 800c23a:	4618      	mov	r0, r3
 800c23c:	4621      	mov	r1, r4
 800c23e:	f7f4 fcaf 	bl	8000ba0 <__aeabi_d2iz>
 800c242:	4602      	mov	r2, r0
 800c244:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c248:	3b04      	subs	r3, #4
 800c24a:	605a      	str	r2, [r3, #4]
	  statusEjection = detectEventsAndTriggerParachute((double) DataConvArray.IMU2[2], (double) DataConvArray.PITOT, (double) DataConvArray.BMP3[1], notLaunched, t_now);
 800c24c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800c250:	3b3c      	subs	r3, #60	; 0x3c
 800c252:	689b      	ldr	r3, [r3, #8]
 800c254:	4618      	mov	r0, r3
 800c256:	f7f4 f99f 	bl	8000598 <__aeabi_f2d>
 800c25a:	4604      	mov	r4, r0
 800c25c:	460d      	mov	r5, r1
 800c25e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800c262:	3b3c      	subs	r3, #60	; 0x3c
 800c264:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c268:	4618      	mov	r0, r3
 800c26a:	f7f4 f995 	bl	8000598 <__aeabi_f2d>
 800c26e:	4680      	mov	r8, r0
 800c270:	4689      	mov	r9, r1
 800c272:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800c276:	3b3c      	subs	r3, #60	; 0x3c
 800c278:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c27a:	4618      	mov	r0, r3
 800c27c:	f7f4 f98c 	bl	8000598 <__aeabi_f2d>
 800c280:	4682      	mov	sl, r0
 800c282:	468b      	mov	fp, r1
 800c284:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c288:	3b04      	subs	r3, #4
 800c28a:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c28e:	f102 022f 	add.w	r2, r2, #47	; 0x2f
 800c292:	7810      	ldrb	r0, [r2, #0]
 800c294:	e893 0006 	ldmia.w	r3, {r1, r2}
 800c298:	ec4b ab12 	vmov	d2, sl, fp
 800c29c:	ec49 8b11 	vmov	d1, r8, r9
 800c2a0:	ec45 4b10 	vmov	d0, r4, r5
 800c2a4:	f7ff f96a 	bl	800b57c <detectEventsAndTriggerParachute>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c2ae:	f102 0203 	add.w	r2, r2, #3
 800c2b2:	7013      	strb	r3, [r2, #0]
	  DataRawArray.Status2 = statusEjection;
 800c2b4:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c2b8:	3b30      	subs	r3, #48	; 0x30
 800c2ba:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c2be:	f102 0203 	add.w	r2, r2, #3
 800c2c2:	7812      	ldrb	r2, [r2, #0]
 800c2c4:	709a      	strb	r2, [r3, #2]
	  if(statusEjection >= 128){statusApogee = 1;}		//apogee is detected when MSB of statusEjection==1
 800c2c6:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c2ca:	f103 0303 	add.w	r3, r3, #3
 800c2ce:	f993 3000 	ldrsb.w	r3, [r3]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	da05      	bge.n	800c2e2 <main+0x816>
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c2dc:	f102 0233 	add.w	r2, r2, #51	; 0x33
 800c2e0:	7013      	strb	r3, [r2, #0]


	  if((HAL_GPIO_ReadPin(LIFTOFF_UMB_GPIO_Port, LIFTOFF_UMB_Pin) == GPIO_PIN_RESET) && (statusLaunched == 0)){
 800c2e2:	2102      	movs	r1, #2
 800c2e4:	488e      	ldr	r0, [pc, #568]	; (800c520 <main+0xa54>)
 800c2e6:	f7f6 f895 	bl	8002414 <HAL_GPIO_ReadPin>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d150      	bne.n	800c392 <main+0x8c6>
 800c2f0:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c2f4:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c2f8:	781b      	ldrb	r3, [r3, #0]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d149      	bne.n	800c392 <main+0x8c6>
		  statusLaunched = 1;
 800c2fe:	2301      	movs	r3, #1
 800c300:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c304:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800c308:	7013      	strb	r3, [r2, #0]
		  notLaunched = 0;
 800c30a:	2300      	movs	r3, #0
 800c30c:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c310:	f102 022f 	add.w	r2, r2, #47	; 0x2f
 800c314:	7013      	strb	r3, [r2, #0]
		  timeLaunch = timerInternal;
 800c316:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c31a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800c324:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800c328:	6013      	str	r3, [r2, #0]
		  timeWindowStart = timeLaunch + windowStart;
 800c32a:	4b7e      	ldr	r3, [pc, #504]	; (800c524 <main+0xa58>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800c332:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800c336:	6812      	ldr	r2, [r2, #0]
 800c338:	4413      	add	r3, r2
 800c33a:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c33e:	f102 0220 	add.w	r2, r2, #32
 800c342:	6013      	str	r3, [r2, #0]
		  timeWindowEnd = timeLaunch + windowEnd;
 800c344:	4b78      	ldr	r3, [pc, #480]	; (800c528 <main+0xa5c>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f507 5228 	add.w	r2, r7, #10752	; 0x2a00
 800c34c:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800c350:	6812      	ldr	r2, [r2, #0]
 800c352:	4413      	add	r3, r2
 800c354:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c358:	f102 021c 	add.w	r2, r2, #28
 800c35c:	6013      	str	r3, [r2, #0]
		  timeIgnitionEnd = timeWindowEnd + durationIgnition;
 800c35e:	4b73      	ldr	r3, [pc, #460]	; (800c52c <main+0xa60>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c366:	f102 021c 	add.w	r2, r2, #28
 800c36a:	6812      	ldr	r2, [r2, #0]
 800c36c:	4413      	add	r3, r2
 800c36e:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c372:	f102 0218 	add.w	r2, r2, #24
 800c376:	6013      	str	r3, [r2, #0]
		  timeGround = timeIgnitionEnd + timeDescent;
 800c378:	4b6d      	ldr	r3, [pc, #436]	; (800c530 <main+0xa64>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c380:	f102 0218 	add.w	r2, r2, #24
 800c384:	6812      	ldr	r2, [r2, #0]
 800c386:	4413      	add	r3, r2
 800c388:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c38c:	f102 0214 	add.w	r2, r2, #20
 800c390:	6013      	str	r3, [r2, #0]
	  }
	  if((statusLaunched == 1) && (statusApogee == 1) && (timerInternal > timeWindowStart) && (timerInternal < timeWindowEnd)){
 800c392:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c396:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c39a:	781b      	ldrb	r3, [r3, #0]
 800c39c:	2b01      	cmp	r3, #1
 800c39e:	d12a      	bne.n	800c3f6 <main+0x92a>
 800c3a0:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c3a4:	f103 0333 	add.w	r3, r3, #51	; 0x33
 800c3a8:	781b      	ldrb	r3, [r3, #0]
 800c3aa:	2b01      	cmp	r3, #1
 800c3ac:	d123      	bne.n	800c3f6 <main+0x92a>
 800c3ae:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c3b2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c3b6:	681a      	ldr	r2, [r3, #0]
 800c3b8:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c3bc:	f103 0320 	add.w	r3, r3, #32
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d917      	bls.n	800c3f6 <main+0x92a>
 800c3c6:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c3ca:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c3ce:	681a      	ldr	r2, [r3, #0]
 800c3d0:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c3d4:	f103 031c 	add.w	r3, r3, #28
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	429a      	cmp	r2, r3
 800c3dc:	d20b      	bcs.n	800c3f6 <main+0x92a>
		  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_SET);		// ejection parachute after detection
 800c3de:	2201      	movs	r2, #1
 800c3e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c3e4:	4853      	ldr	r0, [pc, #332]	; (800c534 <main+0xa68>)
 800c3e6:	f7f6 f82d 	bl	8002444 <HAL_GPIO_WritePin>
		  statusIgnition = 1;
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c3f0:	f102 0235 	add.w	r2, r2, #53	; 0x35
 800c3f4:	7013      	strb	r3, [r2, #0]
	  }
	  if((statusLaunched == 1) && (timerInternal >= timeWindowEnd) && (timerInternal <= timeIgnitionEnd)){
 800c3f6:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c3fa:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	2b01      	cmp	r3, #1
 800c402:	d123      	bne.n	800c44c <main+0x980>
 800c404:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c408:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c40c:	681a      	ldr	r2, [r3, #0]
 800c40e:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c412:	f103 031c 	add.w	r3, r3, #28
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	429a      	cmp	r2, r3
 800c41a:	d317      	bcc.n	800c44c <main+0x980>
 800c41c:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c420:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c424:	681a      	ldr	r2, [r3, #0]
 800c426:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c42a:	f103 0318 	add.w	r3, r3, #24
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	429a      	cmp	r2, r3
 800c432:	d80b      	bhi.n	800c44c <main+0x980>
		  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_SET);		// Force the ejection parachute
 800c434:	2201      	movs	r2, #1
 800c436:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c43a:	483e      	ldr	r0, [pc, #248]	; (800c534 <main+0xa68>)
 800c43c:	f7f6 f802 	bl	8002444 <HAL_GPIO_WritePin>
		  statusIgnition = 1;
 800c440:	2301      	movs	r3, #1
 800c442:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c446:	f102 0235 	add.w	r2, r2, #53	; 0x35
 800c44a:	7013      	strb	r3, [r2, #0]
	  }
	  if((statusLaunched == 1) && (timerInternal > timeIgnitionEnd)){
 800c44c:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c450:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	2b01      	cmp	r3, #1
 800c458:	d117      	bne.n	800c48a <main+0x9be>
 800c45a:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c45e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c462:	681a      	ldr	r2, [r3, #0]
 800c464:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c468:	f103 0318 	add.w	r3, r3, #24
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	429a      	cmp	r2, r3
 800c470:	d90b      	bls.n	800c48a <main+0x9be>
		  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);		// Stop ignition
 800c472:	2200      	movs	r2, #0
 800c474:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c478:	482e      	ldr	r0, [pc, #184]	; (800c534 <main+0xa68>)
 800c47a:	f7f5 ffe3 	bl	8002444 <HAL_GPIO_WritePin>
		  statusIgnition = 0;
 800c47e:	2300      	movs	r3, #0
 800c480:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c484:	f102 0235 	add.w	r2, r2, #53	; 0x35
 800c488:	7013      	strb	r3, [r2, #0]
	  }
	  if((statusLaunched == 1) && (timerInternal > timeGround)){					//report on ground
 800c48a:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c48e:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	2b01      	cmp	r3, #1
 800c496:	d116      	bne.n	800c4c6 <main+0x9fa>
 800c498:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c49c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c4a0:	681a      	ldr	r2, [r3, #0]
 800c4a2:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c4a6:	f103 0314 	add.w	r3, r3, #20
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	429a      	cmp	r2, r3
 800c4ae:	d90a      	bls.n	800c4c6 <main+0x9fa>
		  HAL_GPIO_WritePin(EN_FPV_GPIO_Port, EN_FPV_Pin, GPIO_PIN_RESET); 			//Stop FPV
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	2108      	movs	r1, #8
 800c4b4:	481a      	ldr	r0, [pc, #104]	; (800c520 <main+0xa54>)
 800c4b6:	f7f5 ffc5 	bl	8002444 <HAL_GPIO_WritePin>
		  statusGround = 1;
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c4c0:	f102 0230 	add.w	r2, r2, #48	; 0x30
 800c4c4:	7013      	strb	r3, [r2, #0]
	  }

	  //activate telemetry + FPV
	  if((HAL_GPIO_ReadPin(UMBIL1_TELEM_GPIO_Port, UMBIL1_TELEM_Pin) == GPIO_PIN_SET) && (statusGround==0)){
 800c4c6:	2110      	movs	r1, #16
 800c4c8:	4815      	ldr	r0, [pc, #84]	; (800c520 <main+0xa54>)
 800c4ca:	f7f5 ffa3 	bl	8002414 <HAL_GPIO_ReadPin>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d116      	bne.n	800c502 <main+0xa36>
 800c4d4:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c4d8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d10f      	bne.n	800c502 <main+0xa36>
		  HAL_GPIO_WritePin(EN_TELEM_GPIO_Port, EN_TELEM_Pin, GPIO_PIN_SET); 							//Activate telem
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	2104      	movs	r1, #4
 800c4e6:	480e      	ldr	r0, [pc, #56]	; (800c520 <main+0xa54>)
 800c4e8:	f7f5 ffac 	bl	8002444 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(EN_FPV_GPIO_Port, EN_FPV_Pin, GPIO_PIN_SET); 								//Activate FPV
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	2108      	movs	r1, #8
 800c4f0:	480b      	ldr	r0, [pc, #44]	; (800c520 <main+0xa54>)
 800c4f2:	f7f5 ffa7 	bl	8002444 <HAL_GPIO_WritePin>
		  statusTelem = 1;
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c4fc:	f102 0232 	add.w	r2, r2, #50	; 0x32
 800c500:	7013      	strb	r3, [r2, #0]
	  }
	  if(HAL_GPIO_ReadPin(UMBIL1_TELEM_GPIO_Port, UMBIL1_TELEM_Pin) == GPIO_PIN_RESET){			//command from LPS
 800c502:	2110      	movs	r1, #16
 800c504:	4806      	ldr	r0, [pc, #24]	; (800c520 <main+0xa54>)
 800c506:	f7f5 ff85 	bl	8002414 <HAL_GPIO_ReadPin>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d123      	bne.n	800c558 <main+0xa8c>
 800c510:	e012      	b.n	800c538 <main+0xa6c>
 800c512:	bf00      	nop
 800c514:	200005b4 	.word	0x200005b4
 800c518:	3ff00000 	.word	0x3ff00000
 800c51c:	408f4000 	.word	0x408f4000
 800c520:	40020000 	.word	0x40020000
 800c524:	08010ac4 	.word	0x08010ac4
 800c528:	08010ac8 	.word	0x08010ac8
 800c52c:	08010acc 	.word	0x08010acc
 800c530:	08010ad0 	.word	0x08010ad0
 800c534:	40020400 	.word	0x40020400
		  HAL_GPIO_WritePin(EN_TELEM_GPIO_Port, EN_TELEM_Pin, GPIO_PIN_RESET);							//Stop telem
 800c538:	2200      	movs	r2, #0
 800c53a:	2104      	movs	r1, #4
 800c53c:	48ab      	ldr	r0, [pc, #684]	; (800c7ec <main+0xd20>)
 800c53e:	f7f5 ff81 	bl	8002444 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(EN_FPV_GPIO_Port, EN_FPV_Pin, GPIO_PIN_RESET); 								//Stop FPV
 800c542:	2200      	movs	r2, #0
 800c544:	2108      	movs	r1, #8
 800c546:	48a9      	ldr	r0, [pc, #676]	; (800c7ec <main+0xd20>)
 800c548:	f7f5 ff7c 	bl	8002444 <HAL_GPIO_WritePin>
		  statusTelem = 0;
 800c54c:	2300      	movs	r3, #0
 800c54e:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c552:	f102 0232 	add.w	r2, r2, #50	; 0x32
 800c556:	7013      	strb	r3, [r2, #0]
	  //DataRawArray.Endline1[0] = 0;
	  //DataRawArray.Endline1[1] = 0;
	  //DataRawArray.Endline2[0] = '/r';
	  //DataRawArray.Endline2[1] = '/n';

	  if(HAL_GPIO_ReadPin(ARD_STATUS_GPIO_Port,ARD_STATUS_Pin) == GPIO_PIN_RESET){statusArduinoArming = 1;}
 800c558:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c55c:	48a4      	ldr	r0, [pc, #656]	; (800c7f0 <main+0xd24>)
 800c55e:	f7f5 ff59 	bl	8002414 <HAL_GPIO_ReadPin>
 800c562:	4603      	mov	r3, r0
 800c564:	2b00      	cmp	r3, #0
 800c566:	d106      	bne.n	800c576 <main+0xaaa>
 800c568:	2301      	movs	r3, #1
 800c56a:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c56e:	f102 0231 	add.w	r2, r2, #49	; 0x31
 800c572:	7013      	strb	r3, [r2, #0]
 800c574:	e005      	b.n	800c582 <main+0xab6>
	  else{statusArduinoArming = 0;}
 800c576:	2300      	movs	r3, #0
 800c578:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c57c:	f102 0231 	add.w	r2, r2, #49	; 0x31
 800c580:	7013      	strb	r3, [r2, #0]
	  status |= statusTelem << STATUS_TELEM;
 800c582:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c586:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800c58a:	781a      	ldrb	r2, [r3, #0]
 800c58c:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c590:	f103 0332 	add.w	r3, r3, #50	; 0x32
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	4313      	orrs	r3, r2
 800c598:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c59c:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800c5a0:	7013      	strb	r3, [r2, #0]
	  status |= statusLaunched << STATUS_LAUNCHED;
 800c5a2:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c5a6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	005b      	lsls	r3, r3, #1
 800c5ae:	b25a      	sxtb	r2, r3
 800c5b0:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c5b4:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800c5b8:	f993 3000 	ldrsb.w	r3, [r3]
 800c5bc:	4313      	orrs	r3, r2
 800c5be:	b25b      	sxtb	r3, r3
 800c5c0:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c5c4:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800c5c8:	7013      	strb	r3, [r2, #0]
	  status |= statusApogee << STATUS_APOGEE;
 800c5ca:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c5ce:	f103 0333 	add.w	r3, r3, #51	; 0x33
 800c5d2:	781b      	ldrb	r3, [r3, #0]
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	b25a      	sxtb	r2, r3
 800c5d8:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c5dc:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800c5e0:	f993 3000 	ldrsb.w	r3, [r3]
 800c5e4:	4313      	orrs	r3, r2
 800c5e6:	b25b      	sxtb	r3, r3
 800c5e8:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c5ec:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800c5f0:	7013      	strb	r3, [r2, #0]
	  status |= statusIgnition << STATUS_IGNITING;
 800c5f2:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c5f6:	f103 0335 	add.w	r3, r3, #53	; 0x35
 800c5fa:	781b      	ldrb	r3, [r3, #0]
 800c5fc:	00db      	lsls	r3, r3, #3
 800c5fe:	b25a      	sxtb	r2, r3
 800c600:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c604:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800c608:	f993 3000 	ldrsb.w	r3, [r3]
 800c60c:	4313      	orrs	r3, r2
 800c60e:	b25b      	sxtb	r3, r3
 800c610:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c614:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800c618:	7013      	strb	r3, [r2, #0]
	  status |= statusArduinoArming << STATUS_ARDUINO_ARMING;
 800c61a:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c61e:	f103 0331 	add.w	r3, r3, #49	; 0x31
 800c622:	781b      	ldrb	r3, [r3, #0]
 800c624:	011b      	lsls	r3, r3, #4
 800c626:	b25a      	sxtb	r2, r3
 800c628:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c62c:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800c630:	f993 3000 	ldrsb.w	r3, [r3]
 800c634:	4313      	orrs	r3, r2
 800c636:	b25b      	sxtb	r3, r3
 800c638:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c63c:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800c640:	7013      	strb	r3, [r2, #0]
	  status |= statusGround << STATUS_GROUND;
 800c642:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c646:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	015b      	lsls	r3, r3, #5
 800c64e:	b25a      	sxtb	r2, r3
 800c650:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c654:	f103 0336 	add.w	r3, r3, #54	; 0x36
 800c658:	f993 3000 	ldrsb.w	r3, [r3]
 800c65c:	4313      	orrs	r3, r2
 800c65e:	b25b      	sxtb	r3, r3
 800c660:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c664:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800c668:	7013      	strb	r3, [r2, #0]
	  DataRawArray.Status1 = status;
 800c66a:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c66e:	3b30      	subs	r3, #48	; 0x30
 800c670:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c674:	f102 0236 	add.w	r2, r2, #54	; 0x36
 800c678:	7812      	ldrb	r2, [r2, #0]
 800c67a:	705a      	strb	r2, [r3, #1]
	  DataRawArray.Battery1 = ADC_battery1;
 800c67c:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c680:	3b30      	subs	r3, #48	; 0x30
 800c682:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c686:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800c68a:	8812      	ldrh	r2, [r2, #0]
 800c68c:	819a      	strh	r2, [r3, #12]
	  //DataRawArray.Battery2 = ADC_battery2;
	  DataRawArray.Err_msg = (uint8_t) err_msg;
 800c68e:	4b59      	ldr	r3, [pc, #356]	; (800c7f4 <main+0xd28>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	b2da      	uxtb	r2, r3
 800c694:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c698:	3b30      	subs	r3, #48	; 0x30
 800c69a:	70da      	strb	r2, [r3, #3]
	  err_msg = 0;
 800c69c:	4b55      	ldr	r3, [pc, #340]	; (800c7f4 <main+0xd28>)
 800c69e:	2200      	movs	r2, #0
 800c6a0:	601a      	str	r2, [r3, #0]


	  if(statusArduinoArming == 1){HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_RESET);}
 800c6a2:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c6a6:	f103 0331 	add.w	r3, r3, #49	; 0x31
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d105      	bne.n	800c6bc <main+0xbf0>
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	2110      	movs	r1, #16
 800c6b4:	4850      	ldr	r0, [pc, #320]	; (800c7f8 <main+0xd2c>)
 800c6b6:	f7f5 fec5 	bl	8002444 <HAL_GPIO_WritePin>
 800c6ba:	e0ac      	b.n	800c816 <main+0xd4a>
	  else if(statusLaunched == 1){
 800c6bc:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c6c0:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c6c4:	781b      	ldrb	r3, [r3, #0]
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d16e      	bne.n	800c7a8 <main+0xcdc>
		  if(statusGround == 0){
 800c6ca:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c6ce:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d117      	bne.n	800c708 <main+0xc3c>
			  if(timerInternal < timeIgnitionEnd){HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_RESET);}	//before end of ignition : buzzer on
 800c6d8:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c6dc:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c6e6:	f103 0318 	add.w	r3, r3, #24
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d205      	bcs.n	800c6fc <main+0xc30>
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	2110      	movs	r1, #16
 800c6f4:	4840      	ldr	r0, [pc, #256]	; (800c7f8 <main+0xd2c>)
 800c6f6:	f7f5 fea5 	bl	8002444 <HAL_GPIO_WritePin>
 800c6fa:	e08c      	b.n	800c816 <main+0xd4a>
			  else{HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_SET);}									//after ignition, before ground : buzzer off
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	2110      	movs	r1, #16
 800c700:	483d      	ldr	r0, [pc, #244]	; (800c7f8 <main+0xd2c>)
 800c702:	f7f5 fe9f 	bl	8002444 <HAL_GPIO_WritePin>
 800c706:	e086      	b.n	800c816 <main+0xd4a>
		  }
		  else{																														//on ground, long beeping
			  if(counterBuzzer==1){HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_RESET);}
 800c708:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c70c:	f103 030c 	add.w	r3, r3, #12
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	2b01      	cmp	r3, #1
 800c714:	d105      	bne.n	800c722 <main+0xc56>
 800c716:	2200      	movs	r2, #0
 800c718:	2110      	movs	r1, #16
 800c71a:	4837      	ldr	r0, [pc, #220]	; (800c7f8 <main+0xd2c>)
 800c71c:	f7f5 fe92 	bl	8002444 <HAL_GPIO_WritePin>
 800c720:	e019      	b.n	800c756 <main+0xc8a>
			  else if(counterBuzzer==35){HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_SET);}
 800c722:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c726:	f103 030c 	add.w	r3, r3, #12
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	2b23      	cmp	r3, #35	; 0x23
 800c72e:	d105      	bne.n	800c73c <main+0xc70>
 800c730:	2201      	movs	r2, #1
 800c732:	2110      	movs	r1, #16
 800c734:	4830      	ldr	r0, [pc, #192]	; (800c7f8 <main+0xd2c>)
 800c736:	f7f5 fe85 	bl	8002444 <HAL_GPIO_WritePin>
 800c73a:	e00c      	b.n	800c756 <main+0xc8a>
			  else if(counterBuzzer>=100){counterBuzzer = 0;}
 800c73c:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c740:	f103 030c 	add.w	r3, r3, #12
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	2b63      	cmp	r3, #99	; 0x63
 800c748:	d905      	bls.n	800c756 <main+0xc8a>
 800c74a:	2300      	movs	r3, #0
 800c74c:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c750:	f102 020c 	add.w	r2, r2, #12
 800c754:	6013      	str	r3, [r2, #0]

			  if(counterTelem==1){HAL_GPIO_WritePin(EN_TELEM_GPIO_Port, EN_TELEM_Pin, GPIO_PIN_SET);}						//Activate Telem
 800c756:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c75a:	f103 0308 	add.w	r3, r3, #8
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	2b01      	cmp	r3, #1
 800c762:	d105      	bne.n	800c770 <main+0xca4>
 800c764:	2201      	movs	r2, #1
 800c766:	2104      	movs	r1, #4
 800c768:	4820      	ldr	r0, [pc, #128]	; (800c7ec <main+0xd20>)
 800c76a:	f7f5 fe6b 	bl	8002444 <HAL_GPIO_WritePin>
 800c76e:	e052      	b.n	800c816 <main+0xd4a>
			  else if(counterTelem==140){HAL_GPIO_WritePin(EN_TELEM_GPIO_Port, EN_TELEM_Pin, GPIO_PIN_RESET);} 				//Stop Telem
 800c770:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c774:	f103 0308 	add.w	r3, r3, #8
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	2b8c      	cmp	r3, #140	; 0x8c
 800c77c:	d105      	bne.n	800c78a <main+0xcbe>
 800c77e:	2200      	movs	r2, #0
 800c780:	2104      	movs	r1, #4
 800c782:	481a      	ldr	r0, [pc, #104]	; (800c7ec <main+0xd20>)
 800c784:	f7f5 fe5e 	bl	8002444 <HAL_GPIO_WritePin>
 800c788:	e045      	b.n	800c816 <main+0xd4a>
			  else if(counterTelem>=600){counterTelem = 0;}
 800c78a:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c78e:	f103 0308 	add.w	r3, r3, #8
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800c798:	d33d      	bcc.n	800c816 <main+0xd4a>
 800c79a:	2300      	movs	r3, #0
 800c79c:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c7a0:	f102 0208 	add.w	r2, r2, #8
 800c7a4:	6013      	str	r3, [r2, #0]
 800c7a6:	e036      	b.n	800c816 <main+0xd4a>
		  }
	  }
	  else if(statusLaunched==0){
 800c7a8:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c7ac:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800c7b0:	781b      	ldrb	r3, [r3, #0]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d12f      	bne.n	800c816 <main+0xd4a>
		  if(counterBuzzer==1){HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_RESET);}
 800c7b6:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c7ba:	f103 030c 	add.w	r3, r3, #12
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	2b01      	cmp	r3, #1
 800c7c2:	d105      	bne.n	800c7d0 <main+0xd04>
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	2110      	movs	r1, #16
 800c7c8:	480b      	ldr	r0, [pc, #44]	; (800c7f8 <main+0xd2c>)
 800c7ca:	f7f5 fe3b 	bl	8002444 <HAL_GPIO_WritePin>
 800c7ce:	e022      	b.n	800c816 <main+0xd4a>
		  else if(counterBuzzer==5){HAL_GPIO_WritePin(UMBIL2_BUZZER_GPIO_Port, UMBIL2_BUZZER_Pin, GPIO_PIN_SET);}
 800c7d0:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c7d4:	f103 030c 	add.w	r3, r3, #12
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	2b05      	cmp	r3, #5
 800c7dc:	d10e      	bne.n	800c7fc <main+0xd30>
 800c7de:	2201      	movs	r2, #1
 800c7e0:	2110      	movs	r1, #16
 800c7e2:	4805      	ldr	r0, [pc, #20]	; (800c7f8 <main+0xd2c>)
 800c7e4:	f7f5 fe2e 	bl	8002444 <HAL_GPIO_WritePin>
 800c7e8:	e015      	b.n	800c816 <main+0xd4a>
 800c7ea:	bf00      	nop
 800c7ec:	40020000 	.word	0x40020000
 800c7f0:	40020400 	.word	0x40020400
 800c7f4:	200005cc 	.word	0x200005cc
 800c7f8:	40020800 	.word	0x40020800
		  else if(counterBuzzer>=80){counterBuzzer = 0;}
 800c7fc:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c800:	f103 030c 	add.w	r3, r3, #12
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	2b4f      	cmp	r3, #79	; 0x4f
 800c808:	d905      	bls.n	800c816 <main+0xd4a>
 800c80a:	2300      	movs	r3, #0
 800c80c:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c810:	f102 020c 	add.w	r2, r2, #12
 800c814:	6013      	str	r3, [r2, #0]
	  }
	  //if liftoff put the buzzer always, then long beep for searching and just activate telem+fpv sometime

	  DataRawArrayFreez = DataRawArray;
 800c816:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 800c81a:	3a2c      	subs	r2, #44	; 0x2c
 800c81c:	f507 63af 	add.w	r3, r7, #1400	; 0x578
 800c820:	3b30      	subs	r3, #48	; 0x30
 800c822:	4610      	mov	r0, r2
 800c824:	4619      	mov	r1, r3
 800c826:	f240 437c 	movw	r3, #1148	; 0x47c
 800c82a:	461a      	mov	r2, r3
 800c82c:	f002 fdd0 	bl	800f3d0 <memcpy>
	  memset(pointDataRawArray, 0, sizeof(DataRawArray));
 800c830:	f240 427c 	movw	r2, #1148	; 0x47c
 800c834:	2100      	movs	r1, #0
 800c836:	f507 5328 	add.w	r3, r7, #10752	; 0x2a00
 800c83a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800c83e:	6818      	ldr	r0, [r3, #0]
 800c840:	f002 fdd1 	bl	800f3e6 <memset>
	  //uint8_t newl[2];
	  //newl[0] = '\r';
	  //newl[1] = '\n';
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_RESET);

	  if(epoch >= 20){
 800c844:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c848:	f103 0310 	add.w	r3, r3, #16
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	2b13      	cmp	r3, #19
 800c850:	d93d      	bls.n	800c8ce <main+0xe02>
		  epoch = 0;
 800c852:	2300      	movs	r3, #0
 800c854:	f507 5229 	add.w	r2, r7, #10816	; 0x2a40
 800c858:	f102 0210 	add.w	r2, r2, #16
 800c85c:	6013      	str	r3, [r2, #0]
		  if(f_write(&file, (uint8_t*) &DataRawArrayFreez.FrameNumber, SIZEWITHGPS, &bw) != FR_OK){err_msg |= ERR_WRITE_SD;}
 800c85e:	f607 13f8 	addw	r3, r7, #2552	; 0x9f8
 800c862:	3b34      	subs	r3, #52	; 0x34
 800c864:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 800c868:	392c      	subs	r1, #44	; 0x2c
 800c86a:	f607 10f8 	addw	r0, r7, #2552	; 0x9f8
 800c86e:	3830      	subs	r0, #48	; 0x30
 800c870:	228a      	movs	r2, #138	; 0x8a
 800c872:	f7fc fffb 	bl	800986c <f_write>
 800c876:	4603      	mov	r3, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d005      	beq.n	800c888 <main+0xdbc>
 800c87c:	4b38      	ldr	r3, [pc, #224]	; (800c960 <main+0xe94>)
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	f043 0302 	orr.w	r3, r3, #2
 800c884:	4a36      	ldr	r2, [pc, #216]	; (800c960 <main+0xe94>)
 800c886:	6013      	str	r3, [r2, #0]
		  if(f_sync(&file) != FR_OK){err_msg |= ERR_SYNC_SD;}
 800c888:	f607 13f8 	addw	r3, r7, #2552	; 0x9f8
 800c88c:	3b30      	subs	r3, #48	; 0x30
 800c88e:	4618      	mov	r0, r3
 800c890:	f7fd f980 	bl	8009b94 <f_sync>
 800c894:	4603      	mov	r3, r0
 800c896:	2b00      	cmp	r3, #0
 800c898:	d005      	beq.n	800c8a6 <main+0xdda>
 800c89a:	4b31      	ldr	r3, [pc, #196]	; (800c960 <main+0xe94>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f043 0304 	orr.w	r3, r3, #4
 800c8a2:	4a2f      	ldr	r2, [pc, #188]	; (800c960 <main+0xe94>)
 800c8a4:	6013      	str	r3, [r2, #0]
		  if(HAL_UART_Transmit(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, (uint16_t) SIZEWITHGPS,15) != HAL_OK){err_msg |= ERR_SEND_TELEM;}
 800c8a6:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 800c8aa:	392c      	subs	r1, #44	; 0x2c
 800c8ac:	230f      	movs	r3, #15
 800c8ae:	228a      	movs	r2, #138	; 0x8a
 800c8b0:	482c      	ldr	r0, [pc, #176]	; (800c964 <main+0xe98>)
 800c8b2:	f7f9 ffc7 	bl	8006844 <HAL_UART_Transmit>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	f43f aaa4 	beq.w	800be06 <main+0x33a>
 800c8be:	4b28      	ldr	r3, [pc, #160]	; (800c960 <main+0xe94>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f043 0308 	orr.w	r3, r3, #8
 800c8c6:	4a26      	ldr	r2, [pc, #152]	; (800c960 <main+0xe94>)
 800c8c8:	6013      	str	r3, [r2, #0]
 800c8ca:	f7ff ba9c 	b.w	800be06 <main+0x33a>
		  //HAL_UART_Transmit(&huart6, (uint8_t*)&newl, 2,1);
	  }
	  else{
		  if(f_write(&file, (uint8_t*) &DataRawArrayFreez.FrameNumber, SIZEWITHOUTGPS, &bw) != FR_OK){err_msg |= ERR_WRITE_SD;}
 800c8ce:	f607 13f8 	addw	r3, r7, #2552	; 0x9f8
 800c8d2:	3b34      	subs	r3, #52	; 0x34
 800c8d4:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 800c8d8:	392c      	subs	r1, #44	; 0x2c
 800c8da:	f607 10f8 	addw	r0, r7, #2552	; 0x9f8
 800c8de:	3830      	subs	r0, #48	; 0x30
 800c8e0:	2262      	movs	r2, #98	; 0x62
 800c8e2:	f7fc ffc3 	bl	800986c <f_write>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d005      	beq.n	800c8f8 <main+0xe2c>
 800c8ec:	4b1c      	ldr	r3, [pc, #112]	; (800c960 <main+0xe94>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	f043 0302 	orr.w	r3, r3, #2
 800c8f4:	4a1a      	ldr	r2, [pc, #104]	; (800c960 <main+0xe94>)
 800c8f6:	6013      	str	r3, [r2, #0]
		  if(epoch % 10 ==0){if(f_sync(&file) != FR_OK){err_msg |= ERR_SYNC_SD;}}
 800c8f8:	f507 5329 	add.w	r3, r7, #10816	; 0x2a40
 800c8fc:	f103 0310 	add.w	r3, r3, #16
 800c900:	6819      	ldr	r1, [r3, #0]
 800c902:	4b19      	ldr	r3, [pc, #100]	; (800c968 <main+0xe9c>)
 800c904:	fba3 2301 	umull	r2, r3, r3, r1
 800c908:	08da      	lsrs	r2, r3, #3
 800c90a:	4613      	mov	r3, r2
 800c90c:	009b      	lsls	r3, r3, #2
 800c90e:	4413      	add	r3, r2
 800c910:	005b      	lsls	r3, r3, #1
 800c912:	1aca      	subs	r2, r1, r3
 800c914:	2a00      	cmp	r2, #0
 800c916:	d10e      	bne.n	800c936 <main+0xe6a>
 800c918:	f607 13f8 	addw	r3, r7, #2552	; 0x9f8
 800c91c:	3b30      	subs	r3, #48	; 0x30
 800c91e:	4618      	mov	r0, r3
 800c920:	f7fd f938 	bl	8009b94 <f_sync>
 800c924:	4603      	mov	r3, r0
 800c926:	2b00      	cmp	r3, #0
 800c928:	d005      	beq.n	800c936 <main+0xe6a>
 800c92a:	4b0d      	ldr	r3, [pc, #52]	; (800c960 <main+0xe94>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f043 0304 	orr.w	r3, r3, #4
 800c932:	4a0b      	ldr	r2, [pc, #44]	; (800c960 <main+0xe94>)
 800c934:	6013      	str	r3, [r2, #0]
		  if(HAL_UART_Transmit(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, (uint16_t) SIZEWITHOUTGPS,12) != HAL_OK){err_msg |= ERR_SEND_TELEM;}
 800c936:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 800c93a:	392c      	subs	r1, #44	; 0x2c
 800c93c:	230c      	movs	r3, #12
 800c93e:	2262      	movs	r2, #98	; 0x62
 800c940:	4808      	ldr	r0, [pc, #32]	; (800c964 <main+0xe98>)
 800c942:	f7f9 ff7f 	bl	8006844 <HAL_UART_Transmit>
 800c946:	4603      	mov	r3, r0
 800c948:	2b00      	cmp	r3, #0
 800c94a:	f43f aa5c 	beq.w	800be06 <main+0x33a>
 800c94e:	4b04      	ldr	r3, [pc, #16]	; (800c960 <main+0xe94>)
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f043 0308 	orr.w	r3, r3, #8
 800c956:	4a02      	ldr	r2, [pc, #8]	; (800c960 <main+0xe94>)
 800c958:	6013      	str	r3, [r2, #0]
	  if(__HAL_TIM_GET_COUNTER(&htim2) > timerInternal + timeLoopMax){err_msg |= ERR_LOOP_TIME};
 800c95a:	f7ff ba54 	b.w	800be06 <main+0x33a>
 800c95e:	bf00      	nop
 800c960:	200005cc 	.word	0x200005cc
 800c964:	200031fc 	.word	0x200031fc
 800c968:	cccccccd 	.word	0xcccccccd

0800c96c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b0ac      	sub	sp, #176	; 0xb0
 800c970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c972:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800c976:	2234      	movs	r2, #52	; 0x34
 800c978:	2100      	movs	r1, #0
 800c97a:	4618      	mov	r0, r3
 800c97c:	f002 fd33 	bl	800f3e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c980:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c984:	2200      	movs	r2, #0
 800c986:	601a      	str	r2, [r3, #0]
 800c988:	605a      	str	r2, [r3, #4]
 800c98a:	609a      	str	r2, [r3, #8]
 800c98c:	60da      	str	r2, [r3, #12]
 800c98e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c990:	f107 030c 	add.w	r3, r7, #12
 800c994:	225c      	movs	r2, #92	; 0x5c
 800c996:	2100      	movs	r1, #0
 800c998:	4618      	mov	r0, r3
 800c99a:	f002 fd24 	bl	800f3e6 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800c99e:	2300      	movs	r3, #0
 800c9a0:	60bb      	str	r3, [r7, #8]
 800c9a2:	4a39      	ldr	r2, [pc, #228]	; (800ca88 <SystemClock_Config+0x11c>)
 800c9a4:	4b38      	ldr	r3, [pc, #224]	; (800ca88 <SystemClock_Config+0x11c>)
 800c9a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9ac:	6413      	str	r3, [r2, #64]	; 0x40
 800c9ae:	4b36      	ldr	r3, [pc, #216]	; (800ca88 <SystemClock_Config+0x11c>)
 800c9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9b6:	60bb      	str	r3, [r7, #8]
 800c9b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	607b      	str	r3, [r7, #4]
 800c9be:	4a33      	ldr	r2, [pc, #204]	; (800ca8c <SystemClock_Config+0x120>)
 800c9c0:	4b32      	ldr	r3, [pc, #200]	; (800ca8c <SystemClock_Config+0x120>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c9c8:	6013      	str	r3, [r2, #0]
 800c9ca:	4b30      	ldr	r3, [pc, #192]	; (800ca8c <SystemClock_Config+0x120>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c9d2:	607b      	str	r3, [r7, #4]
 800c9d4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800c9d6:	2306      	movs	r3, #6
 800c9d8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800c9da:	2305      	movs	r3, #5
 800c9dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800c9e6:	2310      	movs	r3, #16
 800c9e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c9ec:	2302      	movs	r3, #2
 800c9ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 800c9f8:	2308      	movs	r3, #8
 800c9fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 160;
 800c9fe:	23a0      	movs	r3, #160	; 0xa0
 800ca00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ca04:	2302      	movs	r3, #2
 800ca06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 13;
 800ca0a:	230d      	movs	r3, #13
 800ca0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800ca10:	2302      	movs	r3, #2
 800ca12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ca16:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	f7f6 ffee 	bl	80039fc <HAL_RCC_OscConfig>
 800ca20:	4603      	mov	r3, r0
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d001      	beq.n	800ca2a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800ca26:	f000 fc11 	bl	800d24c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ca2a:	230f      	movs	r3, #15
 800ca2c:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ca2e:	2302      	movs	r3, #2
 800ca30:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ca32:	2300      	movs	r3, #0
 800ca34:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ca36:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ca3a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ca3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ca40:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800ca42:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800ca46:	2105      	movs	r1, #5
 800ca48:	4618      	mov	r0, r3
 800ca4a:	f7f6 fa45 	bl	8002ed8 <HAL_RCC_ClockConfig>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d001      	beq.n	800ca58 <SystemClock_Config+0xec>
  {
    Error_Handler();
 800ca54:	f000 fbfa 	bl	800d24c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 800ca58:	f44f 7348 	mov.w	r3, #800	; 0x320
 800ca5c:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800ca5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ca62:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800ca64:	2300      	movs	r3, #0
 800ca66:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ca6c:	f107 030c 	add.w	r3, r7, #12
 800ca70:	4618      	mov	r0, r3
 800ca72:	f7f6 fb47 	bl	8003104 <HAL_RCCEx_PeriphCLKConfig>
 800ca76:	4603      	mov	r3, r0
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d001      	beq.n	800ca80 <SystemClock_Config+0x114>
  {
    Error_Handler();
 800ca7c:	f000 fbe6 	bl	800d24c <Error_Handler>
  }
}
 800ca80:	bf00      	nop
 800ca82:	37b0      	adds	r7, #176	; 0xb0
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}
 800ca88:	40023800 	.word	0x40023800
 800ca8c:	40007000 	.word	0x40007000

0800ca90 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b084      	sub	sp, #16
 800ca94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800ca96:	463b      	mov	r3, r7
 800ca98:	2200      	movs	r2, #0
 800ca9a:	601a      	str	r2, [r3, #0]
 800ca9c:	605a      	str	r2, [r3, #4]
 800ca9e:	609a      	str	r2, [r3, #8]
 800caa0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800caa2:	4b21      	ldr	r3, [pc, #132]	; (800cb28 <MX_ADC1_Init+0x98>)
 800caa4:	4a21      	ldr	r2, [pc, #132]	; (800cb2c <MX_ADC1_Init+0x9c>)
 800caa6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800caa8:	4b1f      	ldr	r3, [pc, #124]	; (800cb28 <MX_ADC1_Init+0x98>)
 800caaa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800caae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800cab0:	4b1d      	ldr	r3, [pc, #116]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cab2:	2200      	movs	r2, #0
 800cab4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800cab6:	4b1c      	ldr	r3, [pc, #112]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cab8:	2200      	movs	r2, #0
 800caba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800cabc:	4b1a      	ldr	r3, [pc, #104]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cabe:	2200      	movs	r2, #0
 800cac0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800cac2:	4b19      	ldr	r3, [pc, #100]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cac4:	2200      	movs	r2, #0
 800cac6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800caca:	4b17      	ldr	r3, [pc, #92]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cacc:	2200      	movs	r2, #0
 800cace:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cad0:	4b15      	ldr	r3, [pc, #84]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cad2:	4a17      	ldr	r2, [pc, #92]	; (800cb30 <MX_ADC1_Init+0xa0>)
 800cad4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800cad6:	4b14      	ldr	r3, [pc, #80]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cad8:	2200      	movs	r2, #0
 800cada:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800cadc:	4b12      	ldr	r3, [pc, #72]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cade:	2201      	movs	r2, #1
 800cae0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800cae2:	4b11      	ldr	r3, [pc, #68]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cae4:	2200      	movs	r2, #0
 800cae6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800caea:	4b0f      	ldr	r3, [pc, #60]	; (800cb28 <MX_ADC1_Init+0x98>)
 800caec:	2201      	movs	r2, #1
 800caee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800caf0:	480d      	ldr	r0, [pc, #52]	; (800cb28 <MX_ADC1_Init+0x98>)
 800caf2:	f7f4 fb39 	bl	8001168 <HAL_ADC_Init>
 800caf6:	4603      	mov	r3, r0
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d001      	beq.n	800cb00 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800cafc:	f000 fba6 	bl	800d24c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800cb00:	2309      	movs	r3, #9
 800cb02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800cb04:	2301      	movs	r3, #1
 800cb06:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800cb08:	2301      	movs	r3, #1
 800cb0a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cb0c:	463b      	mov	r3, r7
 800cb0e:	4619      	mov	r1, r3
 800cb10:	4805      	ldr	r0, [pc, #20]	; (800cb28 <MX_ADC1_Init+0x98>)
 800cb12:	f7f4 fcc5 	bl	80014a0 <HAL_ADC_ConfigChannel>
 800cb16:	4603      	mov	r3, r0
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d001      	beq.n	800cb20 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800cb1c:	f000 fb96 	bl	800d24c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  //hadc1.Init.DMAContinuousRequests = ENABLE;
  /* USER CODE END ADC1_Init 2 */

}
 800cb20:	bf00      	nop
 800cb22:	3710      	adds	r7, #16
 800cb24:	46bd      	mov	sp, r7
 800cb26:	bd80      	pop	{r7, pc}
 800cb28:	20003110 	.word	0x20003110
 800cb2c:	40012000 	.word	0x40012000
 800cb30:	0f000001 	.word	0x0f000001

0800cb34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800cb38:	4b12      	ldr	r3, [pc, #72]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb3a:	4a13      	ldr	r2, [pc, #76]	; (800cb88 <MX_I2C1_Init+0x54>)
 800cb3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800cb3e:	4b11      	ldr	r3, [pc, #68]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb40:	4a12      	ldr	r2, [pc, #72]	; (800cb8c <MX_I2C1_Init+0x58>)
 800cb42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800cb44:	4b0f      	ldr	r3, [pc, #60]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb46:	2200      	movs	r2, #0
 800cb48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800cb4a:	4b0e      	ldr	r3, [pc, #56]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800cb50:	4b0c      	ldr	r3, [pc, #48]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800cb56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800cb58:	4b0a      	ldr	r3, [pc, #40]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800cb5e:	4b09      	ldr	r3, [pc, #36]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb60:	2200      	movs	r2, #0
 800cb62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800cb64:	4b07      	ldr	r3, [pc, #28]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb66:	2200      	movs	r2, #0
 800cb68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800cb6a:	4b06      	ldr	r3, [pc, #24]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800cb70:	4804      	ldr	r0, [pc, #16]	; (800cb84 <MX_I2C1_Init+0x50>)
 800cb72:	f7f5 fc81 	bl	8002478 <HAL_I2C_Init>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d001      	beq.n	800cb80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800cb7c:	f000 fb66 	bl	800d24c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800cb80:	bf00      	nop
 800cb82:	bd80      	pop	{r7, pc}
 800cb84:	20002f44 	.word	0x20002f44
 800cb88:	40005400 	.word	0x40005400
 800cb8c:	000186a0 	.word	0x000186a0

0800cb90 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b086      	sub	sp, #24
 800cb94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800cb96:	1d3b      	adds	r3, r7, #4
 800cb98:	2200      	movs	r2, #0
 800cb9a:	601a      	str	r2, [r3, #0]
 800cb9c:	605a      	str	r2, [r3, #4]
 800cb9e:	609a      	str	r2, [r3, #8]
 800cba0:	60da      	str	r2, [r3, #12]
 800cba2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800cba4:	2300      	movs	r3, #0
 800cba6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800cba8:	4b24      	ldr	r3, [pc, #144]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbaa:	4a25      	ldr	r2, [pc, #148]	; (800cc40 <MX_RTC_Init+0xb0>)
 800cbac:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800cbae:	4b23      	ldr	r3, [pc, #140]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800cbb4:	4b21      	ldr	r3, [pc, #132]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbb6:	227f      	movs	r2, #127	; 0x7f
 800cbb8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800cbba:	4b20      	ldr	r3, [pc, #128]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbbc:	22ff      	movs	r2, #255	; 0xff
 800cbbe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800cbc0:	4b1e      	ldr	r3, [pc, #120]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800cbc6:	4b1d      	ldr	r3, [pc, #116]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbc8:	2200      	movs	r2, #0
 800cbca:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800cbcc:	4b1b      	ldr	r3, [pc, #108]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbce:	2200      	movs	r2, #0
 800cbd0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800cbd2:	481a      	ldr	r0, [pc, #104]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbd4:	f7f7 f96c 	bl	8003eb0 <HAL_RTC_Init>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d001      	beq.n	800cbe2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800cbde:	f000 fb35 	bl	800d24c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800cbea:	2300      	movs	r3, #0
 800cbec:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800cbee:	2300      	movs	r3, #0
 800cbf0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800cbf6:	1d3b      	adds	r3, r7, #4
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	480f      	ldr	r0, [pc, #60]	; (800cc3c <MX_RTC_Init+0xac>)
 800cbfe:	f7f7 f9e8 	bl	8003fd2 <HAL_RTC_SetTime>
 800cc02:	4603      	mov	r3, r0
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d001      	beq.n	800cc0c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800cc08:	f000 fb20 	bl	800d24c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800cc10:	2301      	movs	r3, #1
 800cc12:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800cc14:	2301      	movs	r3, #1
 800cc16:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800cc18:	2300      	movs	r3, #0
 800cc1a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800cc1c:	463b      	mov	r3, r7
 800cc1e:	2200      	movs	r2, #0
 800cc20:	4619      	mov	r1, r3
 800cc22:	4806      	ldr	r0, [pc, #24]	; (800cc3c <MX_RTC_Init+0xac>)
 800cc24:	f7f7 faf0 	bl	8004208 <HAL_RTC_SetDate>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d001      	beq.n	800cc32 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800cc2e:	f000 fb0d 	bl	800d24c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800cc32:	bf00      	nop
 800cc34:	3718      	adds	r7, #24
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	20003158 	.word	0x20003158
 800cc40:	40002800 	.word	0x40002800

0800cc44 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800cc44:	b480      	push	{r7}
 800cc46:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800cc48:	4b0c      	ldr	r3, [pc, #48]	; (800cc7c <MX_SDIO_SD_Init+0x38>)
 800cc4a:	4a0d      	ldr	r2, [pc, #52]	; (800cc80 <MX_SDIO_SD_Init+0x3c>)
 800cc4c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800cc4e:	4b0b      	ldr	r3, [pc, #44]	; (800cc7c <MX_SDIO_SD_Init+0x38>)
 800cc50:	2200      	movs	r2, #0
 800cc52:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800cc54:	4b09      	ldr	r3, [pc, #36]	; (800cc7c <MX_SDIO_SD_Init+0x38>)
 800cc56:	2200      	movs	r2, #0
 800cc58:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800cc5a:	4b08      	ldr	r3, [pc, #32]	; (800cc7c <MX_SDIO_SD_Init+0x38>)
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800cc60:	4b06      	ldr	r3, [pc, #24]	; (800cc7c <MX_SDIO_SD_Init+0x38>)
 800cc62:	2200      	movs	r2, #0
 800cc64:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800cc66:	4b05      	ldr	r3, [pc, #20]	; (800cc7c <MX_SDIO_SD_Init+0x38>)
 800cc68:	2200      	movs	r2, #0
 800cc6a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 800cc6c:	4b03      	ldr	r3, [pc, #12]	; (800cc7c <MX_SDIO_SD_Init+0x38>)
 800cc6e:	2203      	movs	r2, #3
 800cc70:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800cc72:	bf00      	nop
 800cc74:	46bd      	mov	sp, r7
 800cc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7a:	4770      	bx	lr
 800cc7c:	20003178 	.word	0x20003178
 800cc80:	40012c00 	.word	0x40012c00

0800cc84 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800cc88:	4b17      	ldr	r3, [pc, #92]	; (800cce8 <MX_SPI2_Init+0x64>)
 800cc8a:	4a18      	ldr	r2, [pc, #96]	; (800ccec <MX_SPI2_Init+0x68>)
 800cc8c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800cc8e:	4b16      	ldr	r3, [pc, #88]	; (800cce8 <MX_SPI2_Init+0x64>)
 800cc90:	f44f 7282 	mov.w	r2, #260	; 0x104
 800cc94:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800cc96:	4b14      	ldr	r3, [pc, #80]	; (800cce8 <MX_SPI2_Init+0x64>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800cc9c:	4b12      	ldr	r3, [pc, #72]	; (800cce8 <MX_SPI2_Init+0x64>)
 800cc9e:	2200      	movs	r2, #0
 800cca0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800cca2:	4b11      	ldr	r3, [pc, #68]	; (800cce8 <MX_SPI2_Init+0x64>)
 800cca4:	2200      	movs	r2, #0
 800cca6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800cca8:	4b0f      	ldr	r3, [pc, #60]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccaa:	2200      	movs	r2, #0
 800ccac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800ccae:	4b0e      	ldr	r3, [pc, #56]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ccb4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800ccb6:	4b0c      	ldr	r3, [pc, #48]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccb8:	2218      	movs	r2, #24
 800ccba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ccbc:	4b0a      	ldr	r3, [pc, #40]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800ccc2:	4b09      	ldr	r3, [pc, #36]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ccc8:	4b07      	ldr	r3, [pc, #28]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccca:	2200      	movs	r2, #0
 800cccc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800ccce:	4b06      	ldr	r3, [pc, #24]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccd0:	220a      	movs	r2, #10
 800ccd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800ccd4:	4804      	ldr	r0, [pc, #16]	; (800cce8 <MX_SPI2_Init+0x64>)
 800ccd6:	f7f8 fd97 	bl	8005808 <HAL_SPI_Init>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d001      	beq.n	800cce4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800cce0:	f000 fab4 	bl	800d24c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800cce4:	bf00      	nop
 800cce6:	bd80      	pop	{r7, pc}
 800cce8:	20002ed4 	.word	0x20002ed4
 800ccec:	40003800 	.word	0x40003800

0800ccf0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800ccf4:	4b17      	ldr	r3, [pc, #92]	; (800cd54 <MX_SPI3_Init+0x64>)
 800ccf6:	4a18      	ldr	r2, [pc, #96]	; (800cd58 <MX_SPI3_Init+0x68>)
 800ccf8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800ccfa:	4b16      	ldr	r3, [pc, #88]	; (800cd54 <MX_SPI3_Init+0x64>)
 800ccfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 800cd00:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800cd02:	4b14      	ldr	r3, [pc, #80]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd04:	2200      	movs	r2, #0
 800cd06:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800cd08:	4b12      	ldr	r3, [pc, #72]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800cd0e:	4b11      	ldr	r3, [pc, #68]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd10:	2200      	movs	r2, #0
 800cd12:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800cd14:	4b0f      	ldr	r3, [pc, #60]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd16:	2200      	movs	r2, #0
 800cd18:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800cd1a:	4b0e      	ldr	r3, [pc, #56]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cd20:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800cd22:	4b0c      	ldr	r3, [pc, #48]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd24:	2218      	movs	r2, #24
 800cd26:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800cd28:	4b0a      	ldr	r3, [pc, #40]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800cd2e:	4b09      	ldr	r3, [pc, #36]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd30:	2200      	movs	r2, #0
 800cd32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cd34:	4b07      	ldr	r3, [pc, #28]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd36:	2200      	movs	r2, #0
 800cd38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800cd3a:	4b06      	ldr	r3, [pc, #24]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd3c:	220a      	movs	r2, #10
 800cd3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800cd40:	4804      	ldr	r0, [pc, #16]	; (800cd54 <MX_SPI3_Init+0x64>)
 800cd42:	f7f8 fd61 	bl	8005808 <HAL_SPI_Init>
 800cd46:	4603      	mov	r3, r0
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d001      	beq.n	800cd50 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800cd4c:	f000 fa7e 	bl	800d24c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800cd50:	bf00      	nop
 800cd52:	bd80      	pop	{r7, pc}
 800cd54:	20002ff8 	.word	0x20002ff8
 800cd58:	40003c00 	.word	0x40003c00

0800cd5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b086      	sub	sp, #24
 800cd60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cd62:	f107 0308 	add.w	r3, r7, #8
 800cd66:	2200      	movs	r2, #0
 800cd68:	601a      	str	r2, [r3, #0]
 800cd6a:	605a      	str	r2, [r3, #4]
 800cd6c:	609a      	str	r2, [r3, #8]
 800cd6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cd70:	463b      	mov	r3, r7
 800cd72:	2200      	movs	r2, #0
 800cd74:	601a      	str	r2, [r3, #0]
 800cd76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800cd78:	4b1e      	ldr	r3, [pc, #120]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cd7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cd7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000;
 800cd80:	4b1c      	ldr	r3, [pc, #112]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cd82:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800cd86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cd88:	4b1a      	ldr	r3, [pc, #104]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800cd8e:	4b19      	ldr	r3, [pc, #100]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cd90:	f04f 32ff 	mov.w	r2, #4294967295
 800cd94:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cd96:	4b17      	ldr	r3, [pc, #92]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cd98:	2200      	movs	r2, #0
 800cd9a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cd9c:	4b15      	ldr	r3, [pc, #84]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cd9e:	2200      	movs	r2, #0
 800cda0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800cda2:	4814      	ldr	r0, [pc, #80]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cda4:	f7f9 fa7c 	bl	80062a0 <HAL_TIM_Base_Init>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d001      	beq.n	800cdb2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800cdae:	f000 fa4d 	bl	800d24c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cdb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cdb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800cdb8:	f107 0308 	add.w	r3, r7, #8
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	480d      	ldr	r0, [pc, #52]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cdc0:	f7f9 fabd 	bl	800633e <HAL_TIM_ConfigClockSource>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d001      	beq.n	800cdce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800cdca:	f000 fa3f 	bl	800d24c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800cdd6:	463b      	mov	r3, r7
 800cdd8:	4619      	mov	r1, r3
 800cdda:	4806      	ldr	r0, [pc, #24]	; (800cdf4 <MX_TIM2_Init+0x98>)
 800cddc:	f7f9 fca0 	bl	8006720 <HAL_TIMEx_MasterConfigSynchronization>
 800cde0:	4603      	mov	r3, r0
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d001      	beq.n	800cdea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800cde6:	f000 fa31 	bl	800d24c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800cdea:	bf00      	nop
 800cdec:	3718      	adds	r7, #24
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}
 800cdf2:	bf00      	nop
 800cdf4:	2000323c 	.word	0x2000323c

0800cdf8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800cdfc:	4b11      	ldr	r3, [pc, #68]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800cdfe:	4a12      	ldr	r2, [pc, #72]	; (800ce48 <MX_USART6_UART_Init+0x50>)
 800ce00:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800ce02:	4b10      	ldr	r3, [pc, #64]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800ce08:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800ce0a:	4b0e      	ldr	r3, [pc, #56]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800ce10:	4b0c      	ldr	r3, [pc, #48]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce12:	2200      	movs	r2, #0
 800ce14:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800ce16:	4b0b      	ldr	r3, [pc, #44]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce18:	2200      	movs	r2, #0
 800ce1a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800ce1c:	4b09      	ldr	r3, [pc, #36]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce1e:	220c      	movs	r2, #12
 800ce20:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ce22:	4b08      	ldr	r3, [pc, #32]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce24:	2200      	movs	r2, #0
 800ce26:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800ce28:	4b06      	ldr	r3, [pc, #24]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800ce2e:	4805      	ldr	r0, [pc, #20]	; (800ce44 <MX_USART6_UART_Init+0x4c>)
 800ce30:	f7f9 fcbb 	bl	80067aa <HAL_UART_Init>
 800ce34:	4603      	mov	r3, r0
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d001      	beq.n	800ce3e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800ce3a:	f000 fa07 	bl	800d24c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800ce3e:	bf00      	nop
 800ce40:	bd80      	pop	{r7, pc}
 800ce42:	bf00      	nop
 800ce44:	200031fc 	.word	0x200031fc
 800ce48:	40011400 	.word	0x40011400

0800ce4c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b082      	sub	sp, #8
 800ce50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800ce52:	2300      	movs	r3, #0
 800ce54:	607b      	str	r3, [r7, #4]
 800ce56:	4a27      	ldr	r2, [pc, #156]	; (800cef4 <MX_DMA_Init+0xa8>)
 800ce58:	4b26      	ldr	r3, [pc, #152]	; (800cef4 <MX_DMA_Init+0xa8>)
 800ce5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce60:	6313      	str	r3, [r2, #48]	; 0x30
 800ce62:	4b24      	ldr	r3, [pc, #144]	; (800cef4 <MX_DMA_Init+0xa8>)
 800ce64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ce6a:	607b      	str	r3, [r7, #4]
 800ce6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800ce6e:	2300      	movs	r3, #0
 800ce70:	603b      	str	r3, [r7, #0]
 800ce72:	4a20      	ldr	r2, [pc, #128]	; (800cef4 <MX_DMA_Init+0xa8>)
 800ce74:	4b1f      	ldr	r3, [pc, #124]	; (800cef4 <MX_DMA_Init+0xa8>)
 800ce76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ce7c:	6313      	str	r3, [r2, #48]	; 0x30
 800ce7e:	4b1d      	ldr	r3, [pc, #116]	; (800cef4 <MX_DMA_Init+0xa8>)
 800ce80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ce86:	603b      	str	r3, [r7, #0]
 800ce88:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	2100      	movs	r1, #0
 800ce8e:	200b      	movs	r0, #11
 800ce90:	f7f4 fe0f 	bl	8001ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800ce94:	200b      	movs	r0, #11
 800ce96:	f7f4 fe28 	bl	8001aea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	2100      	movs	r1, #0
 800ce9e:	200e      	movs	r0, #14
 800cea0:	f7f4 fe07 	bl	8001ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800cea4:	200e      	movs	r0, #14
 800cea6:	f7f4 fe20 	bl	8001aea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800ceaa:	2200      	movs	r2, #0
 800ceac:	2100      	movs	r1, #0
 800ceae:	200f      	movs	r0, #15
 800ceb0:	f7f4 fdff 	bl	8001ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800ceb4:	200f      	movs	r0, #15
 800ceb6:	f7f4 fe18 	bl	8001aea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800ceba:	2200      	movs	r2, #0
 800cebc:	2100      	movs	r1, #0
 800cebe:	2010      	movs	r0, #16
 800cec0:	f7f4 fdf7 	bl	8001ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800cec4:	2010      	movs	r0, #16
 800cec6:	f7f4 fe10 	bl	8001aea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800ceca:	2200      	movs	r2, #0
 800cecc:	2100      	movs	r1, #0
 800cece:	2039      	movs	r0, #57	; 0x39
 800ced0:	f7f4 fdef 	bl	8001ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800ced4:	2039      	movs	r0, #57	; 0x39
 800ced6:	f7f4 fe08 	bl	8001aea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800ceda:	2200      	movs	r2, #0
 800cedc:	2100      	movs	r1, #0
 800cede:	2046      	movs	r0, #70	; 0x46
 800cee0:	f7f4 fde7 	bl	8001ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800cee4:	2046      	movs	r0, #70	; 0x46
 800cee6:	f7f4 fe00 	bl	8001aea <HAL_NVIC_EnableIRQ>

}
 800ceea:	bf00      	nop
 800ceec:	3708      	adds	r7, #8
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}
 800cef2:	bf00      	nop
 800cef4:	40023800 	.word	0x40023800

0800cef8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b08a      	sub	sp, #40	; 0x28
 800cefc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cefe:	f107 0314 	add.w	r3, r7, #20
 800cf02:	2200      	movs	r2, #0
 800cf04:	601a      	str	r2, [r3, #0]
 800cf06:	605a      	str	r2, [r3, #4]
 800cf08:	609a      	str	r2, [r3, #8]
 800cf0a:	60da      	str	r2, [r3, #12]
 800cf0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cf0e:	2300      	movs	r3, #0
 800cf10:	613b      	str	r3, [r7, #16]
 800cf12:	4a81      	ldr	r2, [pc, #516]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf14:	4b80      	ldr	r3, [pc, #512]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf18:	f043 0304 	orr.w	r3, r3, #4
 800cf1c:	6313      	str	r3, [r2, #48]	; 0x30
 800cf1e:	4b7e      	ldr	r3, [pc, #504]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf22:	f003 0304 	and.w	r3, r3, #4
 800cf26:	613b      	str	r3, [r7, #16]
 800cf28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	60fb      	str	r3, [r7, #12]
 800cf2e:	4a7a      	ldr	r2, [pc, #488]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf30:	4b79      	ldr	r3, [pc, #484]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf38:	6313      	str	r3, [r2, #48]	; 0x30
 800cf3a:	4b77      	ldr	r3, [pc, #476]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf42:	60fb      	str	r3, [r7, #12]
 800cf44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf46:	2300      	movs	r3, #0
 800cf48:	60bb      	str	r3, [r7, #8]
 800cf4a:	4a73      	ldr	r2, [pc, #460]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf4c:	4b72      	ldr	r3, [pc, #456]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf50:	f043 0301 	orr.w	r3, r3, #1
 800cf54:	6313      	str	r3, [r2, #48]	; 0x30
 800cf56:	4b70      	ldr	r3, [pc, #448]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf5a:	f003 0301 	and.w	r3, r3, #1
 800cf5e:	60bb      	str	r3, [r7, #8]
 800cf60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800cf62:	2300      	movs	r3, #0
 800cf64:	607b      	str	r3, [r7, #4]
 800cf66:	4a6c      	ldr	r2, [pc, #432]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf68:	4b6b      	ldr	r3, [pc, #428]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf6c:	f043 0302 	orr.w	r3, r3, #2
 800cf70:	6313      	str	r3, [r2, #48]	; 0x30
 800cf72:	4b69      	ldr	r3, [pc, #420]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf76:	f003 0302 	and.w	r3, r3, #2
 800cf7a:	607b      	str	r3, [r7, #4]
 800cf7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800cf7e:	2300      	movs	r3, #0
 800cf80:	603b      	str	r3, [r7, #0]
 800cf82:	4a65      	ldr	r2, [pc, #404]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf84:	4b64      	ldr	r3, [pc, #400]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf88:	f043 0308 	orr.w	r3, r3, #8
 800cf8c:	6313      	str	r3, [r2, #48]	; 0x30
 800cf8e:	4b62      	ldr	r3, [pc, #392]	; (800d118 <MX_GPIO_Init+0x220>)
 800cf90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf92:	f003 0308 	and.w	r3, r3, #8
 800cf96:	603b      	str	r3, [r7, #0]
 800cf98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NSS_BMP3_Pin|UMBIL2_BUZZER_Pin, GPIO_PIN_SET);
 800cf9a:	2201      	movs	r2, #1
 800cf9c:	f242 0110 	movw	r1, #8208	; 0x2010
 800cfa0:	485e      	ldr	r0, [pc, #376]	; (800d11c <MX_GPIO_Init+0x224>)
 800cfa2:	f7f5 fa4f 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	210c      	movs	r1, #12
 800cfaa:	485c      	ldr	r0, [pc, #368]	; (800d11c <MX_GPIO_Init+0x224>)
 800cfac:	f7f5 fa4a 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_TELEM_Pin|EN_FPV_Pin|SPEED_TEST_Pin, GPIO_PIN_RESET);
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	218c      	movs	r1, #140	; 0x8c
 800cfb4:	485a      	ldr	r0, [pc, #360]	; (800d120 <MX_GPIO_Init+0x228>)
 800cfb6:	f7f5 fa45 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 800cfc0:	4857      	ldr	r0, [pc, #348]	; (800d120 <MX_GPIO_Init+0x228>)
 800cfc2:	f7f5 fa3f 	bl	8002444 <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cfcc:	4855      	ldr	r0, [pc, #340]	; (800d124 <MX_GPIO_Init+0x22c>)
 800cfce:	f7f5 fa39 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin UMBIL2_BUZZER_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin|UMBIL2_BUZZER_Pin;
 800cfd2:	f242 031c 	movw	r3, #8220	; 0x201c
 800cfd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cfd8:	2301      	movs	r3, #1
 800cfda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfdc:	2300      	movs	r3, #0
 800cfde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cfe4:	f107 0314 	add.w	r3, r7, #20
 800cfe8:	4619      	mov	r1, r3
 800cfea:	484c      	ldr	r0, [pc, #304]	; (800d11c <MX_GPIO_Init+0x224>)
 800cfec:	f7f5 f880 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 800cff0:	2323      	movs	r3, #35	; 0x23
 800cff2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cff4:	2303      	movs	r3, #3
 800cff6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cff8:	2300      	movs	r3, #0
 800cffa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cffc:	f107 0314 	add.w	r3, r7, #20
 800d000:	4619      	mov	r1, r3
 800d002:	4846      	ldr	r0, [pc, #280]	; (800d11c <MX_GPIO_Init+0x224>)
 800d004:	f7f5 f874 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6;
 800d008:	2361      	movs	r3, #97	; 0x61
 800d00a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d00c:	2303      	movs	r3, #3
 800d00e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d010:	2300      	movs	r3, #0
 800d012:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d014:	f107 0314 	add.w	r3, r7, #20
 800d018:	4619      	mov	r1, r3
 800d01a:	4841      	ldr	r0, [pc, #260]	; (800d120 <MX_GPIO_Init+0x228>)
 800d01c:	f7f5 f868 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIFTOFF_UMB_Pin */
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 800d020:	2302      	movs	r3, #2
 800d022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800d024:	4b40      	ldr	r3, [pc, #256]	; (800d128 <MX_GPIO_Init+0x230>)
 800d026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d028:	2300      	movs	r3, #0
 800d02a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 800d02c:	f107 0314 	add.w	r3, r7, #20
 800d030:	4619      	mov	r1, r3
 800d032:	483b      	ldr	r0, [pc, #236]	; (800d120 <MX_GPIO_Init+0x228>)
 800d034:	f7f5 f85c 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_TELEM_Pin EN_FPV_Pin SPEED_TEST_Pin */
  GPIO_InitStruct.Pin = EN_TELEM_Pin|EN_FPV_Pin|SPEED_TEST_Pin;
 800d038:	238c      	movs	r3, #140	; 0x8c
 800d03a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d03c:	2301      	movs	r3, #1
 800d03e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d040:	2300      	movs	r3, #0
 800d042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d044:	2300      	movs	r3, #0
 800d046:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d048:	f107 0314 	add.w	r3, r7, #20
 800d04c:	4619      	mov	r1, r3
 800d04e:	4834      	ldr	r0, [pc, #208]	; (800d120 <MX_GPIO_Init+0x228>)
 800d050:	f7f5 f84e 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UMBIL1_TELEM_Pin */
  GPIO_InitStruct.Pin = UMBIL1_TELEM_Pin;
 800d054:	2310      	movs	r3, #16
 800d056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d058:	2300      	movs	r3, #0
 800d05a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d05c:	2301      	movs	r3, #1
 800d05e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UMBIL1_TELEM_GPIO_Port, &GPIO_InitStruct);
 800d060:	f107 0314 	add.w	r3, r7, #20
 800d064:	4619      	mov	r1, r3
 800d066:	482e      	ldr	r0, [pc, #184]	; (800d120 <MX_GPIO_Init+0x228>)
 800d068:	f7f5 f842 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VBAT2_Pin PB10 PB12 */
  GPIO_InitStruct.Pin = VBAT2_Pin|GPIO_PIN_10|GPIO_PIN_12;
 800d06c:	f241 4301 	movw	r3, #5121	; 0x1401
 800d070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d072:	2303      	movs	r3, #3
 800d074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d076:	2300      	movs	r3, #0
 800d078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d07a:	f107 0314 	add.w	r3, r7, #20
 800d07e:	4619      	mov	r1, r3
 800d080:	4828      	ldr	r0, [pc, #160]	; (800d124 <MX_GPIO_Init+0x22c>)
 800d082:	f7f5 f835 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
 800d086:	2304      	movs	r3, #4
 800d088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d08a:	2300      	movs	r3, #0
 800d08c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d08e:	2300      	movs	r3, #0
 800d090:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 800d092:	f107 0314 	add.w	r3, r7, #20
 800d096:	4619      	mov	r1, r3
 800d098:	4822      	ldr	r0, [pc, #136]	; (800d124 <MX_GPIO_Init+0x22c>)
 800d09a:	f7f5 f829 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU3_Pin */
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800d09e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d0a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800d0a4:	4b21      	ldr	r3, [pc, #132]	; (800d12c <MX_GPIO_Init+0x234>)
 800d0a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 800d0ac:	f107 0314 	add.w	r3, r7, #20
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	481b      	ldr	r0, [pc, #108]	; (800d120 <MX_GPIO_Init+0x228>)
 800d0b4:	f7f5 f81c 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin NSS_GPS_Pin 
                           NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800d0b8:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 800d0bc:	617b      	str	r3, [r7, #20]
                          |NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d0c6:	2302      	movs	r3, #2
 800d0c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d0ca:	f107 0314 	add.w	r3, r7, #20
 800d0ce:	4619      	mov	r1, r3
 800d0d0:	4813      	ldr	r0, [pc, #76]	; (800d120 <MX_GPIO_Init+0x228>)
 800d0d2:	f7f5 f80d 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 800d0d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d0da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d0dc:	2301      	movs	r3, #1
 800d0de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 800d0e8:	f107 0314 	add.w	r3, r7, #20
 800d0ec:	4619      	mov	r1, r3
 800d0ee:	480d      	ldr	r0, [pc, #52]	; (800d124 <MX_GPIO_Init+0x22c>)
 800d0f0:	f7f4 fffe 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_STATUS_Pin */
  GPIO_InitStruct.Pin = ARD_STATUS_Pin;
 800d0f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d0f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800d0fe:	2302      	movs	r3, #2
 800d100:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_STATUS_GPIO_Port, &GPIO_InitStruct);
 800d102:	f107 0314 	add.w	r3, r7, #20
 800d106:	4619      	mov	r1, r3
 800d108:	4806      	ldr	r0, [pc, #24]	; (800d124 <MX_GPIO_Init+0x22c>)
 800d10a:	f7f4 fff1 	bl	80020f0 <HAL_GPIO_Init>

}
 800d10e:	bf00      	nop
 800d110:	3728      	adds	r7, #40	; 0x28
 800d112:	46bd      	mov	sp, r7
 800d114:	bd80      	pop	{r7, pc}
 800d116:	bf00      	nop
 800d118:	40023800 	.word	0x40023800
 800d11c:	40020800 	.word	0x40020800
 800d120:	40020000 	.word	0x40020000
 800d124:	40020400 	.word	0x40020400
 800d128:	10210000 	.word	0x10210000
 800d12c:	10110000 	.word	0x10110000

0800d130 <sensorsInitialization>:
	  r = f_sync(f);
}


// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3){
 800d130:	b580      	push	{r7, lr}
 800d132:	b084      	sub	sp, #16
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
	unsigned int err = 0;
 800d13a:	2300      	movs	r3, #0
 800d13c:	60fb      	str	r3, [r7, #12]
	//if(initIMU_fast(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= ERR_INIT_IMU3;}
	if(initIMU_slow(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= ERR_INIT_IMU2;}
 800d13e:	4a23      	ldr	r2, [pc, #140]	; (800d1cc <sensorsInitialization+0x9c>)
 800d140:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800d144:	4822      	ldr	r0, [pc, #136]	; (800d1d0 <sensorsInitialization+0xa0>)
 800d146:	f7fd f9df 	bl	800a508 <initIMU_slow>
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b01      	cmp	r3, #1
 800d14e:	d003      	beq.n	800d158 <sensorsInitialization+0x28>
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f043 0301 	orr.w	r3, r3, #1
 800d156:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= ERR_INIT_BMP2;}
 800d158:	4a1c      	ldr	r2, [pc, #112]	; (800d1cc <sensorsInitialization+0x9c>)
 800d15a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d15e:	481c      	ldr	r0, [pc, #112]	; (800d1d0 <sensorsInitialization+0xa0>)
 800d160:	f7fc ff22 	bl	8009fa8 <initBMP>
 800d164:	4603      	mov	r3, r0
 800d166:	2b01      	cmp	r3, #1
 800d168:	d003      	beq.n	800d172 <sensorsInitialization+0x42>
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f043 0304 	orr.w	r3, r3, #4
 800d170:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= ERR_INIT_BMP3;}
 800d172:	4a18      	ldr	r2, [pc, #96]	; (800d1d4 <sensorsInitialization+0xa4>)
 800d174:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d178:	4817      	ldr	r0, [pc, #92]	; (800d1d8 <sensorsInitialization+0xa8>)
 800d17a:	f7fc ff15 	bl	8009fa8 <initBMP>
 800d17e:	4603      	mov	r3, r0
 800d180:	2b01      	cmp	r3, #1
 800d182:	d003      	beq.n	800d18c <sensorsInitialization+0x5c>
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f043 0308 	orr.w	r3, r3, #8
 800d18a:	60fb      	str	r3, [r7, #12]
	if(initMAG(		NSS_MAG_GPIO_Port , NSS_MAG_Pin , &hspi2) != 1){err |= ERR_INIT_MAG;}
 800d18c:	4a0f      	ldr	r2, [pc, #60]	; (800d1cc <sensorsInitialization+0x9c>)
 800d18e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d192:	480f      	ldr	r0, [pc, #60]	; (800d1d0 <sensorsInitialization+0xa0>)
 800d194:	f7fd fcda 	bl	800ab4c <initMAG>
 800d198:	4603      	mov	r3, r0
 800d19a:	2b01      	cmp	r3, #1
 800d19c:	d003      	beq.n	800d1a6 <sensorsInitialization+0x76>
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	f043 0310 	orr.w	r3, r3, #16
 800d1a4:	60fb      	str	r3, [r7, #12]

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800d1a6:	4b09      	ldr	r3, [pc, #36]	; (800d1cc <sensorsInitialization+0x9c>)
 800d1a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d1ac:	4908      	ldr	r1, [pc, #32]	; (800d1d0 <sensorsInitialization+0xa0>)
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f7fc fe76 	bl	8009ea0 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800d1b4:	4b07      	ldr	r3, [pc, #28]	; (800d1d4 <sensorsInitialization+0xa4>)
 800d1b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d1ba:	4907      	ldr	r1, [pc, #28]	; (800d1d8 <sensorsInitialization+0xa8>)
 800d1bc:	6838      	ldr	r0, [r7, #0]
 800d1be:	f7fc fe6f 	bl	8009ea0 <readParamBmp>

	return err;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3710      	adds	r7, #16
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}
 800d1cc:	20002ed4 	.word	0x20002ed4
 800d1d0:	40020000 	.word	0x40020000
 800d1d4:	20002ff8 	.word	0x20002ff8
 800d1d8:	40020800 	.word	0x40020800

0800d1dc <convertSensors>:
	readMAG((uint8_t*) Array->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
	readPITOT((uint8_t*) Array->PITOT, &hi2c1);
}
*/

void convertSensors(ArrayConv *ArrayConverted, ArrayRaw *ArrayToConvert){
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b084      	sub	sp, #16
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
 800d1e4:	6039      	str	r1, [r7, #0]
	uint32_t cycleIMU3 = 10; //10
 800d1e6:	230a      	movs	r3, #10
 800d1e8:	60fb      	str	r3, [r7, #12]
	uint32_t cycleIMU2 = 4; //4
 800d1ea:	2304      	movs	r3, #4
 800d1ec:	60bb      	str	r3, [r7, #8]

	convIMU((uint8_t*) ArrayToConvert->IMU2, (float*) ArrayConverted->IMU2, cycleIMU2);
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	3310      	adds	r3, #16
 800d1f2:	6879      	ldr	r1, [r7, #4]
 800d1f4:	68ba      	ldr	r2, [r7, #8]
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7fd fb32 	bl	800a860 <convIMU>
	//convIMU((uint8_t*) ArrayToConvert->IMU3, (float*) ArrayConverted->IMU3, cycleIMU3);
	convBMP((int32_t*) ArrayToConvert->BMP2, (float*) ArrayConverted->BMP2);
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	3370      	adds	r3, #112	; 0x70
 800d206:	4619      	mov	r1, r3
 800d208:	4610      	mov	r0, r2
 800d20a:	f7fd f947 	bl	800a49c <convBMP>
	convBMP((int32_t*) ArrayToConvert->BMP3, (float*) ArrayConverted->BMP3);
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	3378      	adds	r3, #120	; 0x78
 800d218:	4619      	mov	r1, r3
 800d21a:	4610      	mov	r0, r2
 800d21c:	f7fd f93e 	bl	800a49c <convBMP>
	convMAG((uint8_t*) ArrayToConvert->MAG , (float*) ArrayConverted->MAG );
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	3380      	adds	r3, #128	; 0x80
 800d22a:	4619      	mov	r1, r3
 800d22c:	4610      	mov	r0, r2
 800d22e:	f7fd fcfb 	bl	800ac28 <convMAG>
	convSpeedPITOT((uint8_t*) &ArrayToConvert->PITOT, (float*) &ArrayConverted->PITOT);
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	f103 025e 	add.w	r2, r3, #94	; 0x5e
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	338c      	adds	r3, #140	; 0x8c
 800d23c:	4619      	mov	r1, r3
 800d23e:	4610      	mov	r0, r2
 800d240:	f7fd fd68 	bl	800ad14 <convSpeedPITOT>
}
 800d244:	bf00      	nop
 800d246:	3710      	adds	r7, #16
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}

0800d24c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d24c:	b480      	push	{r7}
 800d24e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800d250:	bf00      	nop
 800d252:	46bd      	mov	sp, r7
 800d254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d258:	4770      	bx	lr

0800d25a <write8>:

#include "readWrite.h"

//Fct to write (SPI) a byte and test if the writing has been successful
uint32_t write8(uint8_t registerAdress, uint8_t command, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800d25a:	b580      	push	{r7, lr}
 800d25c:	b088      	sub	sp, #32
 800d25e:	af02      	add	r7, sp, #8
 800d260:	603a      	str	r2, [r7, #0]
 800d262:	461a      	mov	r2, r3
 800d264:	4603      	mov	r3, r0
 800d266:	71fb      	strb	r3, [r7, #7]
 800d268:	460b      	mov	r3, r1
 800d26a:	71bb      	strb	r3, [r7, #6]
 800d26c:	4613      	mov	r3, r2
 800d26e:	80bb      	strh	r3, [r7, #4]
	uint16_t Size = 2;
 800d270:	2302      	movs	r3, #2
 800d272:	827b      	strh	r3, [r7, #18]
	uint8_t dataWrite[2] = {0};
 800d274:	2300      	movs	r3, #0
 800d276:	823b      	strh	r3, [r7, #16]
	dataWrite[0] = registerAdress;
 800d278:	79fb      	ldrb	r3, [r7, #7]
 800d27a:	743b      	strb	r3, [r7, #16]
	dataWrite[1] = command;
 800d27c:	79bb      	ldrb	r3, [r7, #6]
 800d27e:	747b      	strb	r3, [r7, #17]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800d280:	88bb      	ldrh	r3, [r7, #4]
 800d282:	2200      	movs	r2, #0
 800d284:	4619      	mov	r1, r3
 800d286:	6838      	ldr	r0, [r7, #0]
 800d288:	f7f5 f8dc 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, (uint8_t*) &dataWrite, Size, 10);
 800d28c:	8a7a      	ldrh	r2, [r7, #18]
 800d28e:	f107 0110 	add.w	r1, r7, #16
 800d292:	230a      	movs	r3, #10
 800d294:	6a38      	ldr	r0, [r7, #32]
 800d296:	f7f8 fb1a 	bl	80058ce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800d29a:	88bb      	ldrh	r3, [r7, #4]
 800d29c:	2201      	movs	r2, #1
 800d29e:	4619      	mov	r1, r3
 800d2a0:	6838      	ldr	r0, [r7, #0]
 800d2a2:	f7f5 f8cf 	bl	8002444 <HAL_GPIO_WritePin>

//	TESTING IF WRITING WAS SUCCESSFUL
	uint32_t test = 0;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	73fb      	strb	r3, [r7, #15]
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 800d2ae:	88ba      	ldrh	r2, [r7, #4]
 800d2b0:	f107 010f 	add.w	r1, r7, #15
 800d2b4:	79f8      	ldrb	r0, [r7, #7]
 800d2b6:	6a3b      	ldr	r3, [r7, #32]
 800d2b8:	9300      	str	r3, [sp, #0]
 800d2ba:	4613      	mov	r3, r2
 800d2bc:	683a      	ldr	r2, [r7, #0]
 800d2be:	f000 f80b 	bl	800d2d8 <read8>
	if(dataRead == command){test=1;}
 800d2c2:	7bfb      	ldrb	r3, [r7, #15]
 800d2c4:	79ba      	ldrb	r2, [r7, #6]
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d101      	bne.n	800d2ce <write8+0x74>
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	617b      	str	r3, [r7, #20]
	return test;
 800d2ce:	697b      	ldr	r3, [r7, #20]
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3718      	adds	r7, #24
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <read8>:

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b086      	sub	sp, #24
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	60b9      	str	r1, [r7, #8]
 800d2e0:	607a      	str	r2, [r7, #4]
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	73fb      	strb	r3, [r7, #15]
 800d2e8:	4613      	mov	r3, r2
 800d2ea:	81bb      	strh	r3, [r7, #12]
	uint16_t Size = 2;
 800d2ec:	2302      	movs	r3, #2
 800d2ee:	82fb      	strh	r3, [r7, #22]
	uint8_t dataRead[2] = {0};
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	82bb      	strh	r3, [r7, #20]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 800d2f4:	7bfb      	ldrb	r3, [r7, #15]
 800d2f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d2fa:	b2db      	uxtb	r3, r3
 800d2fc:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800d2fe:	89bb      	ldrh	r3, [r7, #12]
 800d300:	2200      	movs	r2, #0
 800d302:	4619      	mov	r1, r3
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f7f5 f89d 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &dataRead, Size, 10);
 800d30a:	8afa      	ldrh	r2, [r7, #22]
 800d30c:	f107 0114 	add.w	r1, r7, #20
 800d310:	230a      	movs	r3, #10
 800d312:	6a38      	ldr	r0, [r7, #32]
 800d314:	f7f8 fc0d 	bl	8005b32 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800d318:	89bb      	ldrh	r3, [r7, #12]
 800d31a:	2201      	movs	r2, #1
 800d31c:	4619      	mov	r1, r3
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f7f5 f890 	bl	8002444 <HAL_GPIO_WritePin>
	*data = dataRead[1];
 800d324:	7d7a      	ldrb	r2, [r7, #21]
 800d326:	68bb      	ldr	r3, [r7, #8]
 800d328:	701a      	strb	r2, [r3, #0]
}
 800d32a:	bf00      	nop
 800d32c:	3718      	adds	r7, #24
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}

0800d332 <readN>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void readN(uint8_t registerAdress, uint8_t *data, uint16_t number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800d332:	b580      	push	{r7, lr}
 800d334:	b086      	sub	sp, #24
 800d336:	af02      	add	r7, sp, #8
 800d338:	60b9      	str	r1, [r7, #8]
 800d33a:	607b      	str	r3, [r7, #4]
 800d33c:	4603      	mov	r3, r0
 800d33e:	73fb      	strb	r3, [r7, #15]
 800d340:	4613      	mov	r3, r2
 800d342:	81bb      	strh	r3, [r7, #12]
	data[0] = registerAdress | 0x80;
 800d344:	7bfb      	ldrb	r3, [r7, #15]
 800d346:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d34a:	b2da      	uxtb	r2, r3
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800d350:	8b3b      	ldrh	r3, [r7, #24]
 800d352:	2200      	movs	r2, #0
 800d354:	4619      	mov	r1, r3
 800d356:	6878      	ldr	r0, [r7, #4]
 800d358:	f7f5 f874 	bl	8002444 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, 1, 1);
 800d35c:	2301      	movs	r3, #1
 800d35e:	9300      	str	r3, [sp, #0]
 800d360:	2301      	movs	r3, #1
 800d362:	68ba      	ldr	r2, [r7, #8]
 800d364:	68b9      	ldr	r1, [r7, #8]
 800d366:	69f8      	ldr	r0, [r7, #28]
 800d368:	f7f8 fce9 	bl	8005d3e <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, number, 2);
 800d36c:	89ba      	ldrh	r2, [r7, #12]
 800d36e:	2302      	movs	r3, #2
 800d370:	9300      	str	r3, [sp, #0]
 800d372:	4613      	mov	r3, r2
 800d374:	68ba      	ldr	r2, [r7, #8]
 800d376:	68b9      	ldr	r1, [r7, #8]
 800d378:	69f8      	ldr	r0, [r7, #28]
 800d37a:	f7f8 fce0 	bl	8005d3e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800d37e:	8b3b      	ldrh	r3, [r7, #24]
 800d380:	2201      	movs	r2, #1
 800d382:	4619      	mov	r1, r3
 800d384:	6878      	ldr	r0, [r7, #4]
 800d386:	f7f5 f85d 	bl	8002444 <HAL_GPIO_WritePin>
}
 800d38a:	bf00      	nop
 800d38c:	3710      	adds	r7, #16
 800d38e:	46bd      	mov	sp, r7
 800d390:	bd80      	pop	{r7, pc}
	...

0800d394 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b082      	sub	sp, #8
 800d398:	af00      	add	r7, sp, #0
 800d39a:	4603      	mov	r3, r0
 800d39c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d39e:	4b0b      	ldr	r3, [pc, #44]	; (800d3cc <SD_CheckStatus+0x38>)
 800d3a0:	2201      	movs	r2, #1
 800d3a2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d3a4:	f7fe fb4c 	bl	800ba40 <BSP_SD_GetCardState>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d107      	bne.n	800d3be <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d3ae:	4b07      	ldr	r3, [pc, #28]	; (800d3cc <SD_CheckStatus+0x38>)
 800d3b0:	781b      	ldrb	r3, [r3, #0]
 800d3b2:	b2db      	uxtb	r3, r3
 800d3b4:	f023 0301 	bic.w	r3, r3, #1
 800d3b8:	b2da      	uxtb	r2, r3
 800d3ba:	4b04      	ldr	r3, [pc, #16]	; (800d3cc <SD_CheckStatus+0x38>)
 800d3bc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d3be:	4b03      	ldr	r3, [pc, #12]	; (800d3cc <SD_CheckStatus+0x38>)
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	b2db      	uxtb	r3, r3
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3708      	adds	r7, #8
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	20000018 	.word	0x20000018

0800d3d0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b082      	sub	sp, #8
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 800d3da:	4b0b      	ldr	r3, [pc, #44]	; (800d408 <SD_initialize+0x38>)
 800d3dc:	2201      	movs	r2, #1
 800d3de:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800d3e0:	f7fe facc 	bl	800b97c <BSP_SD_Init>
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d107      	bne.n	800d3fa <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800d3ea:	79fb      	ldrb	r3, [r7, #7]
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7ff ffd1 	bl	800d394 <SD_CheckStatus>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	461a      	mov	r2, r3
 800d3f6:	4b04      	ldr	r3, [pc, #16]	; (800d408 <SD_initialize+0x38>)
 800d3f8:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800d3fa:	4b03      	ldr	r3, [pc, #12]	; (800d408 <SD_initialize+0x38>)
 800d3fc:	781b      	ldrb	r3, [r3, #0]
 800d3fe:	b2db      	uxtb	r3, r3
}
 800d400:	4618      	mov	r0, r3
 800d402:	3708      	adds	r7, #8
 800d404:	46bd      	mov	sp, r7
 800d406:	bd80      	pop	{r7, pc}
 800d408:	20000018 	.word	0x20000018

0800d40c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b082      	sub	sp, #8
 800d410:	af00      	add	r7, sp, #0
 800d412:	4603      	mov	r3, r0
 800d414:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d416:	79fb      	ldrb	r3, [r7, #7]
 800d418:	4618      	mov	r0, r3
 800d41a:	f7ff ffbb 	bl	800d394 <SD_CheckStatus>
 800d41e:	4603      	mov	r3, r0
}
 800d420:	4618      	mov	r0, r3
 800d422:	3708      	adds	r7, #8
 800d424:	46bd      	mov	sp, r7
 800d426:	bd80      	pop	{r7, pc}

0800d428 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b086      	sub	sp, #24
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	60b9      	str	r1, [r7, #8]
 800d430:	607a      	str	r2, [r7, #4]
 800d432:	603b      	str	r3, [r7, #0]
 800d434:	4603      	mov	r3, r0
 800d436:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d438:	2301      	movs	r3, #1
 800d43a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800d43c:	f04f 33ff 	mov.w	r3, #4294967295
 800d440:	683a      	ldr	r2, [r7, #0]
 800d442:	6879      	ldr	r1, [r7, #4]
 800d444:	68b8      	ldr	r0, [r7, #8]
 800d446:	f7fe fabf 	bl	800b9c8 <BSP_SD_ReadBlocks>
 800d44a:	4603      	mov	r3, r0
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d107      	bne.n	800d460 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d450:	bf00      	nop
 800d452:	f7fe faf5 	bl	800ba40 <BSP_SD_GetCardState>
 800d456:	4603      	mov	r3, r0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d1fa      	bne.n	800d452 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800d45c:	2300      	movs	r3, #0
 800d45e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d460:	7dfb      	ldrb	r3, [r7, #23]
}
 800d462:	4618      	mov	r0, r3
 800d464:	3718      	adds	r7, #24
 800d466:	46bd      	mov	sp, r7
 800d468:	bd80      	pop	{r7, pc}

0800d46a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d46a:	b580      	push	{r7, lr}
 800d46c:	b086      	sub	sp, #24
 800d46e:	af00      	add	r7, sp, #0
 800d470:	60b9      	str	r1, [r7, #8]
 800d472:	607a      	str	r2, [r7, #4]
 800d474:	603b      	str	r3, [r7, #0]
 800d476:	4603      	mov	r3, r0
 800d478:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d47a:	2301      	movs	r3, #1
 800d47c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800d47e:	f04f 33ff 	mov.w	r3, #4294967295
 800d482:	683a      	ldr	r2, [r7, #0]
 800d484:	6879      	ldr	r1, [r7, #4]
 800d486:	68b8      	ldr	r0, [r7, #8]
 800d488:	f7fe fabc 	bl	800ba04 <BSP_SD_WriteBlocks>
 800d48c:	4603      	mov	r3, r0
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d107      	bne.n	800d4a2 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800d492:	bf00      	nop
 800d494:	f7fe fad4 	bl	800ba40 <BSP_SD_GetCardState>
 800d498:	4603      	mov	r3, r0
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d1fa      	bne.n	800d494 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800d49e:	2300      	movs	r3, #0
 800d4a0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d4a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	3718      	adds	r7, #24
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	bd80      	pop	{r7, pc}

0800d4ac <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d4ac:	b580      	push	{r7, lr}
 800d4ae:	b08c      	sub	sp, #48	; 0x30
 800d4b0:	af00      	add	r7, sp, #0
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	603a      	str	r2, [r7, #0]
 800d4b6:	71fb      	strb	r3, [r7, #7]
 800d4b8:	460b      	mov	r3, r1
 800d4ba:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d4bc:	2301      	movs	r3, #1
 800d4be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d4c2:	4b25      	ldr	r3, [pc, #148]	; (800d558 <SD_ioctl+0xac>)
 800d4c4:	781b      	ldrb	r3, [r3, #0]
 800d4c6:	b2db      	uxtb	r3, r3
 800d4c8:	f003 0301 	and.w	r3, r3, #1
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d001      	beq.n	800d4d4 <SD_ioctl+0x28>
 800d4d0:	2303      	movs	r3, #3
 800d4d2:	e03c      	b.n	800d54e <SD_ioctl+0xa2>

  switch (cmd)
 800d4d4:	79bb      	ldrb	r3, [r7, #6]
 800d4d6:	2b03      	cmp	r3, #3
 800d4d8:	d834      	bhi.n	800d544 <SD_ioctl+0x98>
 800d4da:	a201      	add	r2, pc, #4	; (adr r2, 800d4e0 <SD_ioctl+0x34>)
 800d4dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4e0:	0800d4f1 	.word	0x0800d4f1
 800d4e4:	0800d4f9 	.word	0x0800d4f9
 800d4e8:	0800d511 	.word	0x0800d511
 800d4ec:	0800d52b 	.word	0x0800d52b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d4f6:	e028      	b.n	800d54a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d4f8:	f107 030c 	add.w	r3, r7, #12
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7fe faaf 	bl	800ba60 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d508:	2300      	movs	r3, #0
 800d50a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d50e:	e01c      	b.n	800d54a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d510:	f107 030c 	add.w	r3, r7, #12
 800d514:	4618      	mov	r0, r3
 800d516:	f7fe faa3 	bl	800ba60 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d51a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d51c:	b29a      	uxth	r2, r3
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d522:	2300      	movs	r3, #0
 800d524:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d528:	e00f      	b.n	800d54a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d52a:	f107 030c 	add.w	r3, r7, #12
 800d52e:	4618      	mov	r0, r3
 800d530:	f7fe fa96 	bl	800ba60 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d536:	0a5a      	lsrs	r2, r3, #9
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d53c:	2300      	movs	r3, #0
 800d53e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d542:	e002      	b.n	800d54a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d544:	2304      	movs	r3, #4
 800d546:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800d54a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d54e:	4618      	mov	r0, r3
 800d550:	3730      	adds	r7, #48	; 0x30
 800d552:	46bd      	mov	sp, r7
 800d554:	bd80      	pop	{r7, pc}
 800d556:	bf00      	nop
 800d558:	20000018 	.word	0x20000018

0800d55c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b082      	sub	sp, #8
 800d560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d562:	2300      	movs	r3, #0
 800d564:	607b      	str	r3, [r7, #4]
 800d566:	4a10      	ldr	r2, [pc, #64]	; (800d5a8 <HAL_MspInit+0x4c>)
 800d568:	4b0f      	ldr	r3, [pc, #60]	; (800d5a8 <HAL_MspInit+0x4c>)
 800d56a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d56c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d570:	6453      	str	r3, [r2, #68]	; 0x44
 800d572:	4b0d      	ldr	r3, [pc, #52]	; (800d5a8 <HAL_MspInit+0x4c>)
 800d574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d57a:	607b      	str	r3, [r7, #4]
 800d57c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d57e:	2300      	movs	r3, #0
 800d580:	603b      	str	r3, [r7, #0]
 800d582:	4a09      	ldr	r2, [pc, #36]	; (800d5a8 <HAL_MspInit+0x4c>)
 800d584:	4b08      	ldr	r3, [pc, #32]	; (800d5a8 <HAL_MspInit+0x4c>)
 800d586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d58c:	6413      	str	r3, [r2, #64]	; 0x40
 800d58e:	4b06      	ldr	r3, [pc, #24]	; (800d5a8 <HAL_MspInit+0x4c>)
 800d590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d596:	603b      	str	r3, [r7, #0]
 800d598:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800d59a:	2007      	movs	r0, #7
 800d59c:	f7f4 fa7e 	bl	8001a9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d5a0:	bf00      	nop
 800d5a2:	3708      	adds	r7, #8
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}
 800d5a8:	40023800 	.word	0x40023800

0800d5ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b08a      	sub	sp, #40	; 0x28
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d5b4:	f107 0314 	add.w	r3, r7, #20
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	601a      	str	r2, [r3, #0]
 800d5bc:	605a      	str	r2, [r3, #4]
 800d5be:	609a      	str	r2, [r3, #8]
 800d5c0:	60da      	str	r2, [r3, #12]
 800d5c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	4a17      	ldr	r2, [pc, #92]	; (800d628 <HAL_ADC_MspInit+0x7c>)
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	d127      	bne.n	800d61e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	613b      	str	r3, [r7, #16]
 800d5d2:	4a16      	ldr	r2, [pc, #88]	; (800d62c <HAL_ADC_MspInit+0x80>)
 800d5d4:	4b15      	ldr	r3, [pc, #84]	; (800d62c <HAL_ADC_MspInit+0x80>)
 800d5d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d5dc:	6453      	str	r3, [r2, #68]	; 0x44
 800d5de:	4b13      	ldr	r3, [pc, #76]	; (800d62c <HAL_ADC_MspInit+0x80>)
 800d5e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d5e6:	613b      	str	r3, [r7, #16]
 800d5e8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	60fb      	str	r3, [r7, #12]
 800d5ee:	4a0f      	ldr	r2, [pc, #60]	; (800d62c <HAL_ADC_MspInit+0x80>)
 800d5f0:	4b0e      	ldr	r3, [pc, #56]	; (800d62c <HAL_ADC_MspInit+0x80>)
 800d5f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5f4:	f043 0302 	orr.w	r3, r3, #2
 800d5f8:	6313      	str	r3, [r2, #48]	; 0x30
 800d5fa:	4b0c      	ldr	r3, [pc, #48]	; (800d62c <HAL_ADC_MspInit+0x80>)
 800d5fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5fe:	f003 0302 	and.w	r3, r3, #2
 800d602:	60fb      	str	r3, [r7, #12]
 800d604:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = VBAT1_Pin;
 800d606:	2302      	movs	r3, #2
 800d608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d60a:	2303      	movs	r3, #3
 800d60c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d60e:	2300      	movs	r3, #0
 800d610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 800d612:	f107 0314 	add.w	r3, r7, #20
 800d616:	4619      	mov	r1, r3
 800d618:	4805      	ldr	r0, [pc, #20]	; (800d630 <HAL_ADC_MspInit+0x84>)
 800d61a:	f7f4 fd69 	bl	80020f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800d61e:	bf00      	nop
 800d620:	3728      	adds	r7, #40	; 0x28
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
 800d626:	bf00      	nop
 800d628:	40012000 	.word	0x40012000
 800d62c:	40023800 	.word	0x40023800
 800d630:	40020400 	.word	0x40020400

0800d634 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b08a      	sub	sp, #40	; 0x28
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d63c:	f107 0314 	add.w	r3, r7, #20
 800d640:	2200      	movs	r2, #0
 800d642:	601a      	str	r2, [r3, #0]
 800d644:	605a      	str	r2, [r3, #4]
 800d646:	609a      	str	r2, [r3, #8]
 800d648:	60da      	str	r2, [r3, #12]
 800d64a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	4a19      	ldr	r2, [pc, #100]	; (800d6b8 <HAL_I2C_MspInit+0x84>)
 800d652:	4293      	cmp	r3, r2
 800d654:	d12b      	bne.n	800d6ae <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d656:	2300      	movs	r3, #0
 800d658:	613b      	str	r3, [r7, #16]
 800d65a:	4a18      	ldr	r2, [pc, #96]	; (800d6bc <HAL_I2C_MspInit+0x88>)
 800d65c:	4b17      	ldr	r3, [pc, #92]	; (800d6bc <HAL_I2C_MspInit+0x88>)
 800d65e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d660:	f043 0302 	orr.w	r3, r3, #2
 800d664:	6313      	str	r3, [r2, #48]	; 0x30
 800d666:	4b15      	ldr	r3, [pc, #84]	; (800d6bc <HAL_I2C_MspInit+0x88>)
 800d668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d66a:	f003 0302 	and.w	r3, r3, #2
 800d66e:	613b      	str	r3, [r7, #16]
 800d670:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d672:	23c0      	movs	r3, #192	; 0xc0
 800d674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d676:	2312      	movs	r3, #18
 800d678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d67a:	2300      	movs	r3, #0
 800d67c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d67e:	2303      	movs	r3, #3
 800d680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800d682:	2304      	movs	r3, #4
 800d684:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d686:	f107 0314 	add.w	r3, r7, #20
 800d68a:	4619      	mov	r1, r3
 800d68c:	480c      	ldr	r0, [pc, #48]	; (800d6c0 <HAL_I2C_MspInit+0x8c>)
 800d68e:	f7f4 fd2f 	bl	80020f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800d692:	2300      	movs	r3, #0
 800d694:	60fb      	str	r3, [r7, #12]
 800d696:	4a09      	ldr	r2, [pc, #36]	; (800d6bc <HAL_I2C_MspInit+0x88>)
 800d698:	4b08      	ldr	r3, [pc, #32]	; (800d6bc <HAL_I2C_MspInit+0x88>)
 800d69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d69c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d6a0:	6413      	str	r3, [r2, #64]	; 0x40
 800d6a2:	4b06      	ldr	r3, [pc, #24]	; (800d6bc <HAL_I2C_MspInit+0x88>)
 800d6a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d6aa:	60fb      	str	r3, [r7, #12]
 800d6ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800d6ae:	bf00      	nop
 800d6b0:	3728      	adds	r7, #40	; 0x28
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}
 800d6b6:	bf00      	nop
 800d6b8:	40005400 	.word	0x40005400
 800d6bc:	40023800 	.word	0x40023800
 800d6c0:	40020400 	.word	0x40020400

0800d6c4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800d6c4:	b480      	push	{r7}
 800d6c6:	b083      	sub	sp, #12
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4a05      	ldr	r2, [pc, #20]	; (800d6e8 <HAL_RTC_MspInit+0x24>)
 800d6d2:	4293      	cmp	r3, r2
 800d6d4:	d102      	bne.n	800d6dc <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800d6d6:	4b05      	ldr	r3, [pc, #20]	; (800d6ec <HAL_RTC_MspInit+0x28>)
 800d6d8:	2201      	movs	r2, #1
 800d6da:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800d6dc:	bf00      	nop
 800d6de:	370c      	adds	r7, #12
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e6:	4770      	bx	lr
 800d6e8:	40002800 	.word	0x40002800
 800d6ec:	42470e3c 	.word	0x42470e3c

0800d6f0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b08a      	sub	sp, #40	; 0x28
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d6f8:	f107 0314 	add.w	r3, r7, #20
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	601a      	str	r2, [r3, #0]
 800d700:	605a      	str	r2, [r3, #4]
 800d702:	609a      	str	r2, [r3, #8]
 800d704:	60da      	str	r2, [r3, #12]
 800d706:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	4a28      	ldr	r2, [pc, #160]	; (800d7b0 <HAL_SD_MspInit+0xc0>)
 800d70e:	4293      	cmp	r3, r2
 800d710:	d14a      	bne.n	800d7a8 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800d712:	2300      	movs	r3, #0
 800d714:	613b      	str	r3, [r7, #16]
 800d716:	4a27      	ldr	r2, [pc, #156]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d718:	4b26      	ldr	r3, [pc, #152]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d71a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d71c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800d720:	6453      	str	r3, [r2, #68]	; 0x44
 800d722:	4b24      	ldr	r3, [pc, #144]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d726:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d72a:	613b      	str	r3, [r7, #16]
 800d72c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d72e:	2300      	movs	r3, #0
 800d730:	60fb      	str	r3, [r7, #12]
 800d732:	4a20      	ldr	r2, [pc, #128]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d734:	4b1f      	ldr	r3, [pc, #124]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d738:	f043 0304 	orr.w	r3, r3, #4
 800d73c:	6313      	str	r3, [r2, #48]	; 0x30
 800d73e:	4b1d      	ldr	r3, [pc, #116]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d742:	f003 0304 	and.w	r3, r3, #4
 800d746:	60fb      	str	r3, [r7, #12]
 800d748:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800d74a:	2300      	movs	r3, #0
 800d74c:	60bb      	str	r3, [r7, #8]
 800d74e:	4a19      	ldr	r2, [pc, #100]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d750:	4b18      	ldr	r3, [pc, #96]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d754:	f043 0308 	orr.w	r3, r3, #8
 800d758:	6313      	str	r3, [r2, #48]	; 0x30
 800d75a:	4b16      	ldr	r3, [pc, #88]	; (800d7b4 <HAL_SD_MspInit+0xc4>)
 800d75c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d75e:	f003 0308 	and.w	r3, r3, #8
 800d762:	60bb      	str	r3, [r7, #8]
 800d764:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800d766:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800d76a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d76c:	2302      	movs	r3, #2
 800d76e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d770:	2300      	movs	r3, #0
 800d772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d774:	2303      	movs	r3, #3
 800d776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d778:	230c      	movs	r3, #12
 800d77a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d77c:	f107 0314 	add.w	r3, r7, #20
 800d780:	4619      	mov	r1, r3
 800d782:	480d      	ldr	r0, [pc, #52]	; (800d7b8 <HAL_SD_MspInit+0xc8>)
 800d784:	f7f4 fcb4 	bl	80020f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d788:	2304      	movs	r3, #4
 800d78a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d78c:	2302      	movs	r3, #2
 800d78e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d790:	2300      	movs	r3, #0
 800d792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d794:	2303      	movs	r3, #3
 800d796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d798:	230c      	movs	r3, #12
 800d79a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d79c:	f107 0314 	add.w	r3, r7, #20
 800d7a0:	4619      	mov	r1, r3
 800d7a2:	4806      	ldr	r0, [pc, #24]	; (800d7bc <HAL_SD_MspInit+0xcc>)
 800d7a4:	f7f4 fca4 	bl	80020f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800d7a8:	bf00      	nop
 800d7aa:	3728      	adds	r7, #40	; 0x28
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}
 800d7b0:	40012c00 	.word	0x40012c00
 800d7b4:	40023800 	.word	0x40023800
 800d7b8:	40020800 	.word	0x40020800
 800d7bc:	40020c00 	.word	0x40020c00

0800d7c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b08c      	sub	sp, #48	; 0x30
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d7c8:	f107 031c 	add.w	r3, r7, #28
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	601a      	str	r2, [r3, #0]
 800d7d0:	605a      	str	r2, [r3, #4]
 800d7d2:	609a      	str	r2, [r3, #8]
 800d7d4:	60da      	str	r2, [r3, #12]
 800d7d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	4a8f      	ldr	r2, [pc, #572]	; (800da1c <HAL_SPI_MspInit+0x25c>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	f040 808a 	bne.w	800d8f8 <HAL_SPI_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	61bb      	str	r3, [r7, #24]
 800d7e8:	4a8d      	ldr	r2, [pc, #564]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d7ea:	4b8d      	ldr	r3, [pc, #564]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d7ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d7f2:	6413      	str	r3, [r2, #64]	; 0x40
 800d7f4:	4b8a      	ldr	r3, [pc, #552]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d7f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d7fc:	61bb      	str	r3, [r7, #24]
 800d7fe:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d800:	2300      	movs	r3, #0
 800d802:	617b      	str	r3, [r7, #20]
 800d804:	4a86      	ldr	r2, [pc, #536]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d806:	4b86      	ldr	r3, [pc, #536]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d80a:	f043 0302 	orr.w	r3, r3, #2
 800d80e:	6313      	str	r3, [r2, #48]	; 0x30
 800d810:	4b83      	ldr	r3, [pc, #524]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d814:	f003 0302 	and.w	r3, r3, #2
 800d818:	617b      	str	r3, [r7, #20]
 800d81a:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800d81c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800d820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d822:	2302      	movs	r3, #2
 800d824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d826:	2300      	movs	r3, #0
 800d828:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d82a:	2303      	movs	r3, #3
 800d82c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800d82e:	2305      	movs	r3, #5
 800d830:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d832:	f107 031c 	add.w	r3, r7, #28
 800d836:	4619      	mov	r1, r3
 800d838:	487a      	ldr	r0, [pc, #488]	; (800da24 <HAL_SPI_MspInit+0x264>)
 800d83a:	f7f4 fc59 	bl	80020f0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800d83e:	4b7a      	ldr	r3, [pc, #488]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d840:	4a7a      	ldr	r2, [pc, #488]	; (800da2c <HAL_SPI_MspInit+0x26c>)
 800d842:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800d844:	4b78      	ldr	r3, [pc, #480]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d846:	2200      	movs	r2, #0
 800d848:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d84a:	4b77      	ldr	r3, [pc, #476]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d84c:	2200      	movs	r2, #0
 800d84e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d850:	4b75      	ldr	r3, [pc, #468]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d852:	2200      	movs	r2, #0
 800d854:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d856:	4b74      	ldr	r3, [pc, #464]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d858:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d85c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d85e:	4b72      	ldr	r3, [pc, #456]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d860:	2200      	movs	r2, #0
 800d862:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d864:	4b70      	ldr	r3, [pc, #448]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d866:	2200      	movs	r2, #0
 800d868:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800d86a:	4b6f      	ldr	r3, [pc, #444]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d86c:	2200      	movs	r2, #0
 800d86e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800d870:	4b6d      	ldr	r3, [pc, #436]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d872:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d876:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d878:	4b6b      	ldr	r3, [pc, #428]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d87a:	2200      	movs	r2, #0
 800d87c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800d87e:	486a      	ldr	r0, [pc, #424]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d880:	f7f4 f94e 	bl	8001b20 <HAL_DMA_Init>
 800d884:	4603      	mov	r3, r0
 800d886:	2b00      	cmp	r3, #0
 800d888:	d001      	beq.n	800d88e <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800d88a:	f7ff fcdf 	bl	800d24c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	4a65      	ldr	r2, [pc, #404]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d892:	64da      	str	r2, [r3, #76]	; 0x4c
 800d894:	4a64      	ldr	r2, [pc, #400]	; (800da28 <HAL_SPI_MspInit+0x268>)
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800d89a:	4b65      	ldr	r3, [pc, #404]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d89c:	4a65      	ldr	r2, [pc, #404]	; (800da34 <HAL_SPI_MspInit+0x274>)
 800d89e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800d8a0:	4b63      	ldr	r3, [pc, #396]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d8a6:	4b62      	ldr	r3, [pc, #392]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8a8:	2240      	movs	r2, #64	; 0x40
 800d8aa:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d8ac:	4b60      	ldr	r3, [pc, #384]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d8b2:	4b5f      	ldr	r3, [pc, #380]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d8b8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d8ba:	4b5d      	ldr	r3, [pc, #372]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8bc:	2200      	movs	r2, #0
 800d8be:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d8c0:	4b5b      	ldr	r3, [pc, #364]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800d8c6:	4b5a      	ldr	r3, [pc, #360]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800d8cc:	4b58      	ldr	r3, [pc, #352]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d8d2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d8d4:	4b56      	ldr	r3, [pc, #344]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800d8da:	4855      	ldr	r0, [pc, #340]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8dc:	f7f4 f920 	bl	8001b20 <HAL_DMA_Init>
 800d8e0:	4603      	mov	r3, r0
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d001      	beq.n	800d8ea <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 800d8e6:	f7ff fcb1 	bl	800d24c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	4a50      	ldr	r2, [pc, #320]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8ee:	649a      	str	r2, [r3, #72]	; 0x48
 800d8f0:	4a4f      	ldr	r2, [pc, #316]	; (800da30 <HAL_SPI_MspInit+0x270>)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800d8f6:	e08d      	b.n	800da14 <HAL_SPI_MspInit+0x254>
  else if(hspi->Instance==SPI3)
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	4a4e      	ldr	r2, [pc, #312]	; (800da38 <HAL_SPI_MspInit+0x278>)
 800d8fe:	4293      	cmp	r3, r2
 800d900:	f040 8088 	bne.w	800da14 <HAL_SPI_MspInit+0x254>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800d904:	2300      	movs	r3, #0
 800d906:	613b      	str	r3, [r7, #16]
 800d908:	4a45      	ldr	r2, [pc, #276]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d90a:	4b45      	ldr	r3, [pc, #276]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d90c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d90e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d912:	6413      	str	r3, [r2, #64]	; 0x40
 800d914:	4b42      	ldr	r3, [pc, #264]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d918:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d91c:	613b      	str	r3, [r7, #16]
 800d91e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d920:	2300      	movs	r3, #0
 800d922:	60fb      	str	r3, [r7, #12]
 800d924:	4a3e      	ldr	r2, [pc, #248]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d926:	4b3e      	ldr	r3, [pc, #248]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d92a:	f043 0302 	orr.w	r3, r3, #2
 800d92e:	6313      	str	r3, [r2, #48]	; 0x30
 800d930:	4b3b      	ldr	r3, [pc, #236]	; (800da20 <HAL_SPI_MspInit+0x260>)
 800d932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d934:	f003 0302 	and.w	r3, r3, #2
 800d938:	60fb      	str	r3, [r7, #12]
 800d93a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800d93c:	2338      	movs	r3, #56	; 0x38
 800d93e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d940:	2302      	movs	r3, #2
 800d942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d944:	2300      	movs	r3, #0
 800d946:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d948:	2303      	movs	r3, #3
 800d94a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800d94c:	2306      	movs	r3, #6
 800d94e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d950:	f107 031c 	add.w	r3, r7, #28
 800d954:	4619      	mov	r1, r3
 800d956:	4833      	ldr	r0, [pc, #204]	; (800da24 <HAL_SPI_MspInit+0x264>)
 800d958:	f7f4 fbca 	bl	80020f0 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800d95c:	4b37      	ldr	r3, [pc, #220]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d95e:	4a38      	ldr	r2, [pc, #224]	; (800da40 <HAL_SPI_MspInit+0x280>)
 800d960:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800d962:	4b36      	ldr	r3, [pc, #216]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d964:	2200      	movs	r2, #0
 800d966:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d968:	4b34      	ldr	r3, [pc, #208]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d96a:	2200      	movs	r2, #0
 800d96c:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d96e:	4b33      	ldr	r3, [pc, #204]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d970:	2200      	movs	r2, #0
 800d972:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d974:	4b31      	ldr	r3, [pc, #196]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d976:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d97a:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d97c:	4b2f      	ldr	r3, [pc, #188]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d97e:	2200      	movs	r2, #0
 800d980:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d982:	4b2e      	ldr	r3, [pc, #184]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d984:	2200      	movs	r2, #0
 800d986:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800d988:	4b2c      	ldr	r3, [pc, #176]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d98a:	2200      	movs	r2, #0
 800d98c:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800d98e:	4b2b      	ldr	r3, [pc, #172]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d990:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d994:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d996:	4b29      	ldr	r3, [pc, #164]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d998:	2200      	movs	r2, #0
 800d99a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800d99c:	4827      	ldr	r0, [pc, #156]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d99e:	f7f4 f8bf 	bl	8001b20 <HAL_DMA_Init>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d001      	beq.n	800d9ac <HAL_SPI_MspInit+0x1ec>
      Error_Handler();
 800d9a8:	f7ff fc50 	bl	800d24c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	4a23      	ldr	r2, [pc, #140]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d9b0:	64da      	str	r2, [r3, #76]	; 0x4c
 800d9b2:	4a22      	ldr	r2, [pc, #136]	; (800da3c <HAL_SPI_MspInit+0x27c>)
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800d9b8:	4b22      	ldr	r3, [pc, #136]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9ba:	4a23      	ldr	r2, [pc, #140]	; (800da48 <HAL_SPI_MspInit+0x288>)
 800d9bc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800d9be:	4b21      	ldr	r3, [pc, #132]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d9c4:	4b1f      	ldr	r3, [pc, #124]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9c6:	2240      	movs	r2, #64	; 0x40
 800d9c8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d9ca:	4b1e      	ldr	r3, [pc, #120]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d9d0:	4b1c      	ldr	r3, [pc, #112]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d9d6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d9d8:	4b1a      	ldr	r3, [pc, #104]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9da:	2200      	movs	r2, #0
 800d9dc:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d9de:	4b19      	ldr	r3, [pc, #100]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800d9e4:	4b17      	ldr	r3, [pc, #92]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800d9ea:	4b16      	ldr	r3, [pc, #88]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d9f0:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d9f2:	4b14      	ldr	r3, [pc, #80]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800d9f8:	4812      	ldr	r0, [pc, #72]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800d9fa:	f7f4 f891 	bl	8001b20 <HAL_DMA_Init>
 800d9fe:	4603      	mov	r3, r0
 800da00:	2b00      	cmp	r3, #0
 800da02:	d001      	beq.n	800da08 <HAL_SPI_MspInit+0x248>
      Error_Handler();
 800da04:	f7ff fc22 	bl	800d24c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	4a0e      	ldr	r2, [pc, #56]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800da0c:	649a      	str	r2, [r3, #72]	; 0x48
 800da0e:	4a0d      	ldr	r2, [pc, #52]	; (800da44 <HAL_SPI_MspInit+0x284>)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6393      	str	r3, [r2, #56]	; 0x38
}
 800da14:	bf00      	nop
 800da16:	3730      	adds	r7, #48	; 0x30
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}
 800da1c:	40003800 	.word	0x40003800
 800da20:	40023800 	.word	0x40023800
 800da24:	40020400 	.word	0x40020400
 800da28:	20002f98 	.word	0x20002f98
 800da2c:	40026058 	.word	0x40026058
 800da30:	20003294 	.word	0x20003294
 800da34:	40026070 	.word	0x40026070
 800da38:	40003c00 	.word	0x40003c00
 800da3c:	200032f4 	.word	0x200032f4
 800da40:	40026010 	.word	0x40026010
 800da44:	20003050 	.word	0x20003050
 800da48:	40026088 	.word	0x40026088

0800da4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800da4c:	b480      	push	{r7}
 800da4e:	b085      	sub	sp, #20
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da5c:	d10d      	bne.n	800da7a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800da5e:	2300      	movs	r3, #0
 800da60:	60fb      	str	r3, [r7, #12]
 800da62:	4a09      	ldr	r2, [pc, #36]	; (800da88 <HAL_TIM_Base_MspInit+0x3c>)
 800da64:	4b08      	ldr	r3, [pc, #32]	; (800da88 <HAL_TIM_Base_MspInit+0x3c>)
 800da66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da68:	f043 0301 	orr.w	r3, r3, #1
 800da6c:	6413      	str	r3, [r2, #64]	; 0x40
 800da6e:	4b06      	ldr	r3, [pc, #24]	; (800da88 <HAL_TIM_Base_MspInit+0x3c>)
 800da70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da72:	f003 0301 	and.w	r3, r3, #1
 800da76:	60fb      	str	r3, [r7, #12]
 800da78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800da7a:	bf00      	nop
 800da7c:	3714      	adds	r7, #20
 800da7e:	46bd      	mov	sp, r7
 800da80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da84:	4770      	bx	lr
 800da86:	bf00      	nop
 800da88:	40023800 	.word	0x40023800

0800da8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b08a      	sub	sp, #40	; 0x28
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800da94:	f107 0314 	add.w	r3, r7, #20
 800da98:	2200      	movs	r2, #0
 800da9a:	601a      	str	r2, [r3, #0]
 800da9c:	605a      	str	r2, [r3, #4]
 800da9e:	609a      	str	r2, [r3, #8]
 800daa0:	60da      	str	r2, [r3, #12]
 800daa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	4a47      	ldr	r2, [pc, #284]	; (800dbc8 <HAL_UART_MspInit+0x13c>)
 800daaa:	4293      	cmp	r3, r2
 800daac:	f040 8088 	bne.w	800dbc0 <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800dab0:	2300      	movs	r3, #0
 800dab2:	613b      	str	r3, [r7, #16]
 800dab4:	4a45      	ldr	r2, [pc, #276]	; (800dbcc <HAL_UART_MspInit+0x140>)
 800dab6:	4b45      	ldr	r3, [pc, #276]	; (800dbcc <HAL_UART_MspInit+0x140>)
 800dab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800daba:	f043 0320 	orr.w	r3, r3, #32
 800dabe:	6453      	str	r3, [r2, #68]	; 0x44
 800dac0:	4b42      	ldr	r3, [pc, #264]	; (800dbcc <HAL_UART_MspInit+0x140>)
 800dac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dac4:	f003 0320 	and.w	r3, r3, #32
 800dac8:	613b      	str	r3, [r7, #16]
 800daca:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800dacc:	2300      	movs	r3, #0
 800dace:	60fb      	str	r3, [r7, #12]
 800dad0:	4a3e      	ldr	r2, [pc, #248]	; (800dbcc <HAL_UART_MspInit+0x140>)
 800dad2:	4b3e      	ldr	r3, [pc, #248]	; (800dbcc <HAL_UART_MspInit+0x140>)
 800dad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dad6:	f043 0304 	orr.w	r3, r3, #4
 800dada:	6313      	str	r3, [r2, #48]	; 0x30
 800dadc:	4b3b      	ldr	r3, [pc, #236]	; (800dbcc <HAL_UART_MspInit+0x140>)
 800dade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dae0:	f003 0304 	and.w	r3, r3, #4
 800dae4:	60fb      	str	r3, [r7, #12]
 800dae6:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800dae8:	23c0      	movs	r3, #192	; 0xc0
 800daea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800daec:	2302      	movs	r3, #2
 800daee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800daf0:	2301      	movs	r3, #1
 800daf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800daf4:	2303      	movs	r3, #3
 800daf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800daf8:	2308      	movs	r3, #8
 800dafa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dafc:	f107 0314 	add.w	r3, r7, #20
 800db00:	4619      	mov	r1, r3
 800db02:	4833      	ldr	r0, [pc, #204]	; (800dbd0 <HAL_UART_MspInit+0x144>)
 800db04:	f7f4 faf4 	bl	80020f0 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800db08:	4b32      	ldr	r3, [pc, #200]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db0a:	4a33      	ldr	r2, [pc, #204]	; (800dbd8 <HAL_UART_MspInit+0x14c>)
 800db0c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800db0e:	4b31      	ldr	r3, [pc, #196]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db10:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800db14:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800db16:	4b2f      	ldr	r3, [pc, #188]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db18:	2200      	movs	r2, #0
 800db1a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800db1c:	4b2d      	ldr	r3, [pc, #180]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db1e:	2200      	movs	r2, #0
 800db20:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800db22:	4b2c      	ldr	r3, [pc, #176]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800db28:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800db2a:	4b2a      	ldr	r3, [pc, #168]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db2c:	2200      	movs	r2, #0
 800db2e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800db30:	4b28      	ldr	r3, [pc, #160]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db32:	2200      	movs	r2, #0
 800db34:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800db36:	4b27      	ldr	r3, [pc, #156]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db38:	2200      	movs	r2, #0
 800db3a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800db3c:	4b25      	ldr	r3, [pc, #148]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db3e:	2200      	movs	r2, #0
 800db40:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800db42:	4b24      	ldr	r3, [pc, #144]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db44:	2200      	movs	r2, #0
 800db46:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800db48:	4822      	ldr	r0, [pc, #136]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db4a:	f7f3 ffe9 	bl	8001b20 <HAL_DMA_Init>
 800db4e:	4603      	mov	r3, r0
 800db50:	2b00      	cmp	r3, #0
 800db52:	d001      	beq.n	800db58 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800db54:	f7ff fb7a 	bl	800d24c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	4a1e      	ldr	r2, [pc, #120]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db5c:	635a      	str	r2, [r3, #52]	; 0x34
 800db5e:	4a1d      	ldr	r2, [pc, #116]	; (800dbd4 <HAL_UART_MspInit+0x148>)
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream7;
 800db64:	4b1d      	ldr	r3, [pc, #116]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db66:	4a1e      	ldr	r2, [pc, #120]	; (800dbe0 <HAL_UART_MspInit+0x154>)
 800db68:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800db6a:	4b1c      	ldr	r3, [pc, #112]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db6c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800db70:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800db72:	4b1a      	ldr	r3, [pc, #104]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db74:	2240      	movs	r2, #64	; 0x40
 800db76:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800db78:	4b18      	ldr	r3, [pc, #96]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db7a:	2200      	movs	r2, #0
 800db7c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800db7e:	4b17      	ldr	r3, [pc, #92]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800db84:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800db86:	4b15      	ldr	r3, [pc, #84]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db88:	2200      	movs	r2, #0
 800db8a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800db8c:	4b13      	ldr	r3, [pc, #76]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db8e:	2200      	movs	r2, #0
 800db90:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800db92:	4b12      	ldr	r3, [pc, #72]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db94:	2200      	movs	r2, #0
 800db96:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800db98:	4b10      	ldr	r3, [pc, #64]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800db9a:	2200      	movs	r2, #0
 800db9c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800db9e:	4b0f      	ldr	r3, [pc, #60]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800dba0:	2200      	movs	r2, #0
 800dba2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800dba4:	480d      	ldr	r0, [pc, #52]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800dba6:	f7f3 ffbb 	bl	8001b20 <HAL_DMA_Init>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d001      	beq.n	800dbb4 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800dbb0:	f7ff fb4c 	bl	800d24c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	4a09      	ldr	r2, [pc, #36]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800dbb8:	631a      	str	r2, [r3, #48]	; 0x30
 800dbba:	4a08      	ldr	r2, [pc, #32]	; (800dbdc <HAL_UART_MspInit+0x150>)
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800dbc0:	bf00      	nop
 800dbc2:	3728      	adds	r7, #40	; 0x28
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}
 800dbc8:	40011400 	.word	0x40011400
 800dbcc:	40023800 	.word	0x40023800
 800dbd0:	40020800 	.word	0x40020800
 800dbd4:	20002e74 	.word	0x20002e74
 800dbd8:	40026428 	.word	0x40026428
 800dbdc:	200030b0 	.word	0x200030b0
 800dbe0:	400264b8 	.word	0x400264b8

0800dbe4 <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800dbe4:	b480      	push	{r7}
 800dbe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800dbe8:	bf00      	nop
 800dbea:	46bd      	mov	sp, r7
 800dbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf0:	4770      	bx	lr

0800dbf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800dbf2:	b480      	push	{r7}
 800dbf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800dbf6:	bf00      	nop
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr

0800dc00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800dc04:	f7f3 fa6e 	bl	80010e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800dc08:	bf00      	nop
 800dc0a:	bd80      	pop	{r7, pc}

0800dc0c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800dc10:	4802      	ldr	r0, [pc, #8]	; (800dc1c <DMA1_Stream0_IRQHandler+0x10>)
 800dc12:	f7f4 f833 	bl	8001c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800dc16:	bf00      	nop
 800dc18:	bd80      	pop	{r7, pc}
 800dc1a:	bf00      	nop
 800dc1c:	200032f4 	.word	0x200032f4

0800dc20 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800dc24:	4802      	ldr	r0, [pc, #8]	; (800dc30 <DMA1_Stream3_IRQHandler+0x10>)
 800dc26:	f7f4 f829 	bl	8001c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800dc2a:	bf00      	nop
 800dc2c:	bd80      	pop	{r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	20002f98 	.word	0x20002f98

0800dc34 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800dc38:	4802      	ldr	r0, [pc, #8]	; (800dc44 <DMA1_Stream4_IRQHandler+0x10>)
 800dc3a:	f7f4 f81f 	bl	8001c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800dc3e:	bf00      	nop
 800dc40:	bd80      	pop	{r7, pc}
 800dc42:	bf00      	nop
 800dc44:	20003294 	.word	0x20003294

0800dc48 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800dc4c:	4802      	ldr	r0, [pc, #8]	; (800dc58 <DMA1_Stream5_IRQHandler+0x10>)
 800dc4e:	f7f4 f815 	bl	8001c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800dc52:	bf00      	nop
 800dc54:	bd80      	pop	{r7, pc}
 800dc56:	bf00      	nop
 800dc58:	20003050 	.word	0x20003050

0800dc5c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800dc60:	4802      	ldr	r0, [pc, #8]	; (800dc6c <DMA2_Stream1_IRQHandler+0x10>)
 800dc62:	f7f4 f80b 	bl	8001c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800dc66:	bf00      	nop
 800dc68:	bd80      	pop	{r7, pc}
 800dc6a:	bf00      	nop
 800dc6c:	20002e74 	.word	0x20002e74

0800dc70 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800dc74:	4802      	ldr	r0, [pc, #8]	; (800dc80 <DMA2_Stream7_IRQHandler+0x10>)
 800dc76:	f7f4 f801 	bl	8001c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800dc7a:	bf00      	nop
 800dc7c:	bd80      	pop	{r7, pc}
 800dc7e:	bf00      	nop
 800dc80:	200030b0 	.word	0x200030b0

0800dc84 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800dc84:	b590      	push	{r4, r7, lr}
 800dc86:	b087      	sub	sp, #28
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	60f8      	str	r0, [r7, #12]
 800dc8c:	60b9      	str	r1, [r7, #8]
 800dc8e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dc90:	2300      	movs	r3, #0
 800dc92:	617b      	str	r3, [r7, #20]
 800dc94:	e00a      	b.n	800dcac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800dc96:	68bc      	ldr	r4, [r7, #8]
 800dc98:	1c63      	adds	r3, r4, #1
 800dc9a:	60bb      	str	r3, [r7, #8]
 800dc9c:	f3af 8000 	nop.w
 800dca0:	4603      	mov	r3, r0
 800dca2:	b2db      	uxtb	r3, r3
 800dca4:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	3301      	adds	r3, #1
 800dcaa:	617b      	str	r3, [r7, #20]
 800dcac:	697a      	ldr	r2, [r7, #20]
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	429a      	cmp	r2, r3
 800dcb2:	dbf0      	blt.n	800dc96 <_read+0x12>
	}

return len;
 800dcb4:	687b      	ldr	r3, [r7, #4]
}
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	371c      	adds	r7, #28
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	bd90      	pop	{r4, r7, pc}

0800dcbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800dcbe:	b580      	push	{r7, lr}
 800dcc0:	b086      	sub	sp, #24
 800dcc2:	af00      	add	r7, sp, #0
 800dcc4:	60f8      	str	r0, [r7, #12]
 800dcc6:	60b9      	str	r1, [r7, #8]
 800dcc8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dcca:	2300      	movs	r3, #0
 800dccc:	617b      	str	r3, [r7, #20]
 800dcce:	e009      	b.n	800dce4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800dcd0:	68bb      	ldr	r3, [r7, #8]
 800dcd2:	1c5a      	adds	r2, r3, #1
 800dcd4:	60ba      	str	r2, [r7, #8]
 800dcd6:	781b      	ldrb	r3, [r3, #0]
 800dcd8:	4618      	mov	r0, r3
 800dcda:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	3301      	adds	r3, #1
 800dce2:	617b      	str	r3, [r7, #20]
 800dce4:	697a      	ldr	r2, [r7, #20]
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	429a      	cmp	r2, r3
 800dcea:	dbf1      	blt.n	800dcd0 <_write+0x12>
	}
	return len;
 800dcec:	687b      	ldr	r3, [r7, #4]
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	3718      	adds	r7, #24
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}
	...

0800dcf8 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b084      	sub	sp, #16
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800dd00:	4b11      	ldr	r3, [pc, #68]	; (800dd48 <_sbrk+0x50>)
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d102      	bne.n	800dd0e <_sbrk+0x16>
		heap_end = &end;
 800dd08:	4b0f      	ldr	r3, [pc, #60]	; (800dd48 <_sbrk+0x50>)
 800dd0a:	4a10      	ldr	r2, [pc, #64]	; (800dd4c <_sbrk+0x54>)
 800dd0c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800dd0e:	4b0e      	ldr	r3, [pc, #56]	; (800dd48 <_sbrk+0x50>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800dd14:	4b0c      	ldr	r3, [pc, #48]	; (800dd48 <_sbrk+0x50>)
 800dd16:	681a      	ldr	r2, [r3, #0]
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	4413      	add	r3, r2
 800dd1c:	466a      	mov	r2, sp
 800dd1e:	4293      	cmp	r3, r2
 800dd20:	d907      	bls.n	800dd32 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800dd22:	f001 faff 	bl	800f324 <__errno>
 800dd26:	4602      	mov	r2, r0
 800dd28:	230c      	movs	r3, #12
 800dd2a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800dd2c:	f04f 33ff 	mov.w	r3, #4294967295
 800dd30:	e006      	b.n	800dd40 <_sbrk+0x48>
	}

	heap_end += incr;
 800dd32:	4b05      	ldr	r3, [pc, #20]	; (800dd48 <_sbrk+0x50>)
 800dd34:	681a      	ldr	r2, [r3, #0]
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	4413      	add	r3, r2
 800dd3a:	4a03      	ldr	r2, [pc, #12]	; (800dd48 <_sbrk+0x50>)
 800dd3c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
}
 800dd40:	4618      	mov	r0, r3
 800dd42:	3710      	adds	r7, #16
 800dd44:	46bd      	mov	sp, r7
 800dd46:	bd80      	pop	{r7, pc}
 800dd48:	200005d4 	.word	0x200005d4
 800dd4c:	20003440 	.word	0x20003440

0800dd50 <_close>:

int _close(int file)
{
 800dd50:	b480      	push	{r7}
 800dd52:	b083      	sub	sp, #12
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
	return -1;
 800dd58:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	370c      	adds	r7, #12
 800dd60:	46bd      	mov	sp, r7
 800dd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd66:	4770      	bx	lr

0800dd68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800dd68:	b480      	push	{r7}
 800dd6a:	b083      	sub	sp, #12
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
 800dd70:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800dd78:	605a      	str	r2, [r3, #4]
	return 0;
 800dd7a:	2300      	movs	r3, #0
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	370c      	adds	r7, #12
 800dd80:	46bd      	mov	sp, r7
 800dd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd86:	4770      	bx	lr

0800dd88 <_isatty>:

int _isatty(int file)
{
 800dd88:	b480      	push	{r7}
 800dd8a:	b083      	sub	sp, #12
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
	return 1;
 800dd90:	2301      	movs	r3, #1
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	370c      	adds	r7, #12
 800dd96:	46bd      	mov	sp, r7
 800dd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9c:	4770      	bx	lr

0800dd9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800dd9e:	b480      	push	{r7}
 800dda0:	b085      	sub	sp, #20
 800dda2:	af00      	add	r7, sp, #0
 800dda4:	60f8      	str	r0, [r7, #12]
 800dda6:	60b9      	str	r1, [r7, #8]
 800dda8:	607a      	str	r2, [r7, #4]
	return 0;
 800ddaa:	2300      	movs	r3, #0
}
 800ddac:	4618      	mov	r0, r3
 800ddae:	3714      	adds	r7, #20
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb6:	4770      	bx	lr

0800ddb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ddb8:	b480      	push	{r7}
 800ddba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ddbc:	4a16      	ldr	r2, [pc, #88]	; (800de18 <SystemInit+0x60>)
 800ddbe:	4b16      	ldr	r3, [pc, #88]	; (800de18 <SystemInit+0x60>)
 800ddc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ddc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800ddcc:	4a13      	ldr	r2, [pc, #76]	; (800de1c <SystemInit+0x64>)
 800ddce:	4b13      	ldr	r3, [pc, #76]	; (800de1c <SystemInit+0x64>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	f043 0301 	orr.w	r3, r3, #1
 800ddd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800ddd8:	4b10      	ldr	r3, [pc, #64]	; (800de1c <SystemInit+0x64>)
 800ddda:	2200      	movs	r2, #0
 800dddc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800ddde:	4a0f      	ldr	r2, [pc, #60]	; (800de1c <SystemInit+0x64>)
 800dde0:	4b0e      	ldr	r3, [pc, #56]	; (800de1c <SystemInit+0x64>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800dde8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ddec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800ddee:	4b0b      	ldr	r3, [pc, #44]	; (800de1c <SystemInit+0x64>)
 800ddf0:	4a0b      	ldr	r2, [pc, #44]	; (800de20 <SystemInit+0x68>)
 800ddf2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800ddf4:	4a09      	ldr	r2, [pc, #36]	; (800de1c <SystemInit+0x64>)
 800ddf6:	4b09      	ldr	r3, [pc, #36]	; (800de1c <SystemInit+0x64>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ddfe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800de00:	4b06      	ldr	r3, [pc, #24]	; (800de1c <SystemInit+0x64>)
 800de02:	2200      	movs	r2, #0
 800de04:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800de06:	4b04      	ldr	r3, [pc, #16]	; (800de18 <SystemInit+0x60>)
 800de08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800de0c:	609a      	str	r2, [r3, #8]
#endif
}
 800de0e:	bf00      	nop
 800de10:	46bd      	mov	sp, r7
 800de12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de16:	4770      	bx	lr
 800de18:	e000ed00 	.word	0xe000ed00
 800de1c:	40023800 	.word	0x40023800
 800de20:	24003010 	.word	0x24003010

0800de24 <gpsSelect>:
static uint8_t gpsbuf[TOTAL_BUFFER_LENGTH] = {0};


/*Function definitions*/
void gpsSelect()
{
 800de24:	b580      	push	{r7, lr}
 800de26:	af00      	add	r7, sp, #0
	//Hold Chip select pin for GPS low to select the chip
	HAL_GPIO_WritePin(NSS_GPS_GPIO_Port, NSS_GPS_Pin, GPIO_PIN_RESET);
 800de28:	2200      	movs	r2, #0
 800de2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800de2e:	4802      	ldr	r0, [pc, #8]	; (800de38 <gpsSelect+0x14>)
 800de30:	f7f4 fb08 	bl	8002444 <HAL_GPIO_WritePin>
}
 800de34:	bf00      	nop
 800de36:	bd80      	pop	{r7, pc}
 800de38:	40020000 	.word	0x40020000

0800de3c <gpsDeselect>:


void gpsDeselect()
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	af00      	add	r7, sp, #0
	//Hold Chip select pin for GPS low to select the chip
	HAL_GPIO_WritePin(NSS_GPS_GPIO_Port, NSS_GPS_Pin, GPIO_PIN_SET);
 800de40:	2201      	movs	r2, #1
 800de42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800de46:	4802      	ldr	r0, [pc, #8]	; (800de50 <gpsDeselect+0x14>)
 800de48:	f7f4 fafc 	bl	8002444 <HAL_GPIO_WritePin>
}
 800de4c:	bf00      	nop
 800de4e:	bd80      	pop	{r7, pc}
 800de50:	40020000 	.word	0x40020000

0800de54 <GPS_ReceiveRawPacket>:


void GPS_ReceiveRawPacket(SPI_HandleTypeDef * spiHandle)
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b084      	sub	sp, #16
 800de58:	af02      	add	r7, sp, #8
 800de5a:	6078      	str	r0, [r7, #4]
	//uint8_t TxBuffer[TOTAL_BUFFER_LENGTH];
	//memset(TxBuffer, 255, sizeof(TxBuffer));
	if(HAL_SPI_TransmitReceive(spiHandle, 255, &gpsbuf, (uint16_t)TOTAL_BUFFER_LENGTH,10) == HAL_OK)
 800de5c:	230a      	movs	r3, #10
 800de5e:	9300      	str	r3, [sp, #0]
 800de60:	f44f 7316 	mov.w	r3, #600	; 0x258
 800de64:	4a07      	ldr	r2, [pc, #28]	; (800de84 <GPS_ReceiveRawPacket+0x30>)
 800de66:	21ff      	movs	r1, #255	; 0xff
 800de68:	6878      	ldr	r0, [r7, #4]
 800de6a:	f7f7 ff68 	bl	8005d3e <HAL_SPI_TransmitReceive>
 800de6e:	4603      	mov	r3, r0
 800de70:	2b00      	cmp	r3, #0
 800de72:	d002      	beq.n	800de7a <GPS_ReceiveRawPacket+0x26>
//			separatePackets();
//		}
	}
	else
	{
		printf("Error receiving bytes!");
 800de74:	4804      	ldr	r0, [pc, #16]	; (800de88 <GPS_ReceiveRawPacket+0x34>)
 800de76:	f001 fabf 	bl	800f3f8 <iprintf>
	}
	//return &gpsbuf[0];
}
 800de7a:	bf00      	nop
 800de7c:	3708      	adds	r7, #8
 800de7e:	46bd      	mov	sp, r7
 800de80:	bd80      	pop	{r7, pc}
 800de82:	bf00      	nop
 800de84:	20000ba4 	.word	0x20000ba4
 800de88:	08010678 	.word	0x08010678

0800de8c <GPS_ProcessRawPacket>:



gpsParsedPacketTypeDef * GPS_ProcessRawPacket(void)
{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b084      	sub	sp, #16
 800de90:	af00      	add	r7, sp, #0
	uint8_t sizeOfParsedPacketStruct;
	uint8_t parsePacketsNow = false;
 800de92:	2300      	movs	r3, #0
 800de94:	73fb      	strb	r3, [r7, #15]

	//all packets are received here
	memset(copyBuffer, 0, sizeof(copyBuffer));
 800de96:	f44f 7216 	mov.w	r2, #600	; 0x258
 800de9a:	2100      	movs	r1, #0
 800de9c:	4819      	ldr	r0, [pc, #100]	; (800df04 <GPS_ProcessRawPacket+0x78>)
 800de9e:	f001 faa2 	bl	800f3e6 <memset>
	//now copy the buffer
	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800dea2:	2300      	movs	r3, #0
 800dea4:	60bb      	str	r3, [r7, #8]
 800dea6:	e00b      	b.n	800dec0 <GPS_ProcessRawPacket+0x34>
	{
		copyBuffer[i] = gpsbuf[i];
 800dea8:	4a17      	ldr	r2, [pc, #92]	; (800df08 <GPS_ProcessRawPacket+0x7c>)
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	4413      	add	r3, r2
 800deae:	7819      	ldrb	r1, [r3, #0]
 800deb0:	4a14      	ldr	r2, [pc, #80]	; (800df04 <GPS_ProcessRawPacket+0x78>)
 800deb2:	68bb      	ldr	r3, [r7, #8]
 800deb4:	4413      	add	r3, r2
 800deb6:	460a      	mov	r2, r1
 800deb8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	3301      	adds	r3, #1
 800debe:	60bb      	str	r3, [r7, #8]
 800dec0:	68bb      	ldr	r3, [r7, #8]
 800dec2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800dec6:	dbef      	blt.n	800dea8 <GPS_ProcessRawPacket+0x1c>
	}
	//check first ten bytes to prevent parsing unnecessarily in case there is some garbage present in the buffer
	for(int i = 0; i < 20; i++)
 800dec8:	2300      	movs	r3, #0
 800deca:	607b      	str	r3, [r7, #4]
 800decc:	e00b      	b.n	800dee6 <GPS_ProcessRawPacket+0x5a>
	{
		if(copyBuffer[i] == '$')
 800dece:	4a0d      	ldr	r2, [pc, #52]	; (800df04 <GPS_ProcessRawPacket+0x78>)
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	4413      	add	r3, r2
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	2b24      	cmp	r3, #36	; 0x24
 800ded8:	d102      	bne.n	800dee0 <GPS_ProcessRawPacket+0x54>
		{
			parsePacketsNow = true;
 800deda:	2301      	movs	r3, #1
 800dedc:	73fb      	strb	r3, [r7, #15]
			break;
 800dede:	e005      	b.n	800deec <GPS_ProcessRawPacket+0x60>
	for(int i = 0; i < 20; i++)
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	3301      	adds	r3, #1
 800dee4:	607b      	str	r3, [r7, #4]
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2b13      	cmp	r3, #19
 800deea:	ddf0      	ble.n	800dece <GPS_ProcessRawPacket+0x42>
		}
	}
	if(parsePacketsNow == true)
 800deec:	7bfb      	ldrb	r3, [r7, #15]
 800deee:	2b01      	cmp	r3, #1
 800def0:	d103      	bne.n	800defa <GPS_ProcessRawPacket+0x6e>
	{
		sizeOfParsedPacketStruct = sizeof(parsedPacketData);
 800def2:	2324      	movs	r3, #36	; 0x24
 800def4:	70fb      	strb	r3, [r7, #3]
		//call this function after every chunk of packets
		separatePackets();
 800def6:	f000 f80b 	bl	800df10 <separatePackets>
	}
	return &parsedPacketData;
 800defa:	4b04      	ldr	r3, [pc, #16]	; (800df0c <GPS_ProcessRawPacket+0x80>)
}
 800defc:	4618      	mov	r0, r3
 800defe:	3710      	adds	r7, #16
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}
 800df04:	200005d8 	.word	0x200005d8
 800df08:	20000ba4 	.word	0x20000ba4
 800df0c:	20003418 	.word	0x20003418

0800df10 <separatePackets>:




void separatePackets(void)
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b082      	sub	sp, #8
 800df14:	af00      	add	r7, sp, #0
	uint8_t receivedPacketCount = 0;
 800df16:	2300      	movs	r3, #0
 800df18:	71fb      	strb	r3, [r7, #7]
	//clear the storage
	memset(&parsedPacketData, 0, sizeof(parsedPacketData));
 800df1a:	2224      	movs	r2, #36	; 0x24
 800df1c:	2100      	movs	r1, #0
 800df1e:	4888      	ldr	r0, [pc, #544]	; (800e140 <separatePackets+0x230>)
 800df20:	f001 fa61 	bl	800f3e6 <memset>

	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800df24:	2300      	movs	r3, #0
 800df26:	603b      	str	r3, [r7, #0]
 800df28:	e0fe      	b.n	800e128 <separatePackets+0x218>
	{
		if(copyBuffer[i] == '$')
 800df2a:	4a86      	ldr	r2, [pc, #536]	; (800e144 <separatePackets+0x234>)
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	4413      	add	r3, r2
 800df30:	781b      	ldrb	r3, [r3, #0]
 800df32:	2b24      	cmp	r3, #36	; 0x24
 800df34:	f040 80f5 	bne.w	800e122 <separatePackets+0x212>
		{
			if(receivedPacketCount == 0)
 800df38:	79fb      	ldrb	r3, [r7, #7]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d112      	bne.n	800df64 <separatePackets+0x54>
			{
				//sentence1 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence1[0], '\r');
 800df3e:	683b      	ldr	r3, [r7, #0]
 800df40:	4a80      	ldr	r2, [pc, #512]	; (800e144 <separatePackets+0x234>)
 800df42:	4413      	add	r3, r2
 800df44:	220d      	movs	r2, #13
 800df46:	4980      	ldr	r1, [pc, #512]	; (800e148 <separatePackets+0x238>)
 800df48:	4618      	mov	r0, r3
 800df4a:	f000 fb33 	bl	800e5b4 <gpsStrCpyCh>
 800df4e:	4603      	mov	r3, r0
 800df50:	461a      	mov	r2, r3
 800df52:	683b      	ldr	r3, [r7, #0]
 800df54:	4413      	add	r3, r2
 800df56:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 1;
 800df58:	2301      	movs	r3, #1
 800df5a:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence1[0]);
 800df5c:	487a      	ldr	r0, [pc, #488]	; (800e148 <separatePackets+0x238>)
 800df5e:	f000 faa1 	bl	800e4a4 <parseReceivedPackets>
 800df62:	e0de      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 1)
 800df64:	79fb      	ldrb	r3, [r7, #7]
 800df66:	2b01      	cmp	r3, #1
 800df68:	d112      	bne.n	800df90 <separatePackets+0x80>
			{
//				sentence2 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence2[0], '\r');
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	4a75      	ldr	r2, [pc, #468]	; (800e144 <separatePackets+0x234>)
 800df6e:	4413      	add	r3, r2
 800df70:	220d      	movs	r2, #13
 800df72:	4976      	ldr	r1, [pc, #472]	; (800e14c <separatePackets+0x23c>)
 800df74:	4618      	mov	r0, r3
 800df76:	f000 fb1d 	bl	800e5b4 <gpsStrCpyCh>
 800df7a:	4603      	mov	r3, r0
 800df7c:	461a      	mov	r2, r3
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	4413      	add	r3, r2
 800df82:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 2;
 800df84:	2302      	movs	r3, #2
 800df86:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence2[0]);
 800df88:	4870      	ldr	r0, [pc, #448]	; (800e14c <separatePackets+0x23c>)
 800df8a:	f000 fa8b 	bl	800e4a4 <parseReceivedPackets>
 800df8e:	e0c8      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 2)
 800df90:	79fb      	ldrb	r3, [r7, #7]
 800df92:	2b02      	cmp	r3, #2
 800df94:	d112      	bne.n	800dfbc <separatePackets+0xac>
			{
//				sentence3 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence3[0], '\r');
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	4a6a      	ldr	r2, [pc, #424]	; (800e144 <separatePackets+0x234>)
 800df9a:	4413      	add	r3, r2
 800df9c:	220d      	movs	r2, #13
 800df9e:	496c      	ldr	r1, [pc, #432]	; (800e150 <separatePackets+0x240>)
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f000 fb07 	bl	800e5b4 <gpsStrCpyCh>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	461a      	mov	r2, r3
 800dfaa:	683b      	ldr	r3, [r7, #0]
 800dfac:	4413      	add	r3, r2
 800dfae:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 3;
 800dfb0:	2303      	movs	r3, #3
 800dfb2:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence3[0]);
 800dfb4:	4866      	ldr	r0, [pc, #408]	; (800e150 <separatePackets+0x240>)
 800dfb6:	f000 fa75 	bl	800e4a4 <parseReceivedPackets>
 800dfba:	e0b2      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 3)
 800dfbc:	79fb      	ldrb	r3, [r7, #7]
 800dfbe:	2b03      	cmp	r3, #3
 800dfc0:	d112      	bne.n	800dfe8 <separatePackets+0xd8>
			{
//				sentence4 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence4[0], '\r');
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	4a5f      	ldr	r2, [pc, #380]	; (800e144 <separatePackets+0x234>)
 800dfc6:	4413      	add	r3, r2
 800dfc8:	220d      	movs	r2, #13
 800dfca:	4962      	ldr	r1, [pc, #392]	; (800e154 <separatePackets+0x244>)
 800dfcc:	4618      	mov	r0, r3
 800dfce:	f000 faf1 	bl	800e5b4 <gpsStrCpyCh>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	461a      	mov	r2, r3
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	4413      	add	r3, r2
 800dfda:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 4;
 800dfdc:	2304      	movs	r3, #4
 800dfde:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence4[0]);
 800dfe0:	485c      	ldr	r0, [pc, #368]	; (800e154 <separatePackets+0x244>)
 800dfe2:	f000 fa5f 	bl	800e4a4 <parseReceivedPackets>
 800dfe6:	e09c      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 4)
 800dfe8:	79fb      	ldrb	r3, [r7, #7]
 800dfea:	2b04      	cmp	r3, #4
 800dfec:	d112      	bne.n	800e014 <separatePackets+0x104>
			{
//				sentence5 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence5[0], '\r');
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	4a54      	ldr	r2, [pc, #336]	; (800e144 <separatePackets+0x234>)
 800dff2:	4413      	add	r3, r2
 800dff4:	220d      	movs	r2, #13
 800dff6:	4958      	ldr	r1, [pc, #352]	; (800e158 <separatePackets+0x248>)
 800dff8:	4618      	mov	r0, r3
 800dffa:	f000 fadb 	bl	800e5b4 <gpsStrCpyCh>
 800dffe:	4603      	mov	r3, r0
 800e000:	461a      	mov	r2, r3
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	4413      	add	r3, r2
 800e006:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 5;
 800e008:	2305      	movs	r3, #5
 800e00a:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence5[0]);
 800e00c:	4852      	ldr	r0, [pc, #328]	; (800e158 <separatePackets+0x248>)
 800e00e:	f000 fa49 	bl	800e4a4 <parseReceivedPackets>
 800e012:	e086      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 5)
 800e014:	79fb      	ldrb	r3, [r7, #7]
 800e016:	2b05      	cmp	r3, #5
 800e018:	d112      	bne.n	800e040 <separatePackets+0x130>
			{
//				sentence6 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence6[0], '\r');
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	4a49      	ldr	r2, [pc, #292]	; (800e144 <separatePackets+0x234>)
 800e01e:	4413      	add	r3, r2
 800e020:	220d      	movs	r2, #13
 800e022:	494e      	ldr	r1, [pc, #312]	; (800e15c <separatePackets+0x24c>)
 800e024:	4618      	mov	r0, r3
 800e026:	f000 fac5 	bl	800e5b4 <gpsStrCpyCh>
 800e02a:	4603      	mov	r3, r0
 800e02c:	461a      	mov	r2, r3
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	4413      	add	r3, r2
 800e032:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 6;
 800e034:	2306      	movs	r3, #6
 800e036:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence6[0]);
 800e038:	4848      	ldr	r0, [pc, #288]	; (800e15c <separatePackets+0x24c>)
 800e03a:	f000 fa33 	bl	800e4a4 <parseReceivedPackets>
 800e03e:	e070      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 6)
 800e040:	79fb      	ldrb	r3, [r7, #7]
 800e042:	2b06      	cmp	r3, #6
 800e044:	d112      	bne.n	800e06c <separatePackets+0x15c>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence7[0], '\r');
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	4a3e      	ldr	r2, [pc, #248]	; (800e144 <separatePackets+0x234>)
 800e04a:	4413      	add	r3, r2
 800e04c:	220d      	movs	r2, #13
 800e04e:	4944      	ldr	r1, [pc, #272]	; (800e160 <separatePackets+0x250>)
 800e050:	4618      	mov	r0, r3
 800e052:	f000 faaf 	bl	800e5b4 <gpsStrCpyCh>
 800e056:	4603      	mov	r3, r0
 800e058:	461a      	mov	r2, r3
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	4413      	add	r3, r2
 800e05e:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 7;
 800e060:	2307      	movs	r3, #7
 800e062:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence7[0]);
 800e064:	483e      	ldr	r0, [pc, #248]	; (800e160 <separatePackets+0x250>)
 800e066:	f000 fa1d 	bl	800e4a4 <parseReceivedPackets>
 800e06a:	e05a      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 7)
 800e06c:	79fb      	ldrb	r3, [r7, #7]
 800e06e:	2b07      	cmp	r3, #7
 800e070:	d112      	bne.n	800e098 <separatePackets+0x188>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence8[0], '\r');
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	4a33      	ldr	r2, [pc, #204]	; (800e144 <separatePackets+0x234>)
 800e076:	4413      	add	r3, r2
 800e078:	220d      	movs	r2, #13
 800e07a:	493a      	ldr	r1, [pc, #232]	; (800e164 <separatePackets+0x254>)
 800e07c:	4618      	mov	r0, r3
 800e07e:	f000 fa99 	bl	800e5b4 <gpsStrCpyCh>
 800e082:	4603      	mov	r3, r0
 800e084:	461a      	mov	r2, r3
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	4413      	add	r3, r2
 800e08a:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 8;
 800e08c:	2308      	movs	r3, #8
 800e08e:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence8[0]);
 800e090:	4834      	ldr	r0, [pc, #208]	; (800e164 <separatePackets+0x254>)
 800e092:	f000 fa07 	bl	800e4a4 <parseReceivedPackets>
 800e096:	e044      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 8)
 800e098:	79fb      	ldrb	r3, [r7, #7]
 800e09a:	2b08      	cmp	r3, #8
 800e09c:	d112      	bne.n	800e0c4 <separatePackets+0x1b4>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence9[0], '\r');
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	4a28      	ldr	r2, [pc, #160]	; (800e144 <separatePackets+0x234>)
 800e0a2:	4413      	add	r3, r2
 800e0a4:	220d      	movs	r2, #13
 800e0a6:	4930      	ldr	r1, [pc, #192]	; (800e168 <separatePackets+0x258>)
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f000 fa83 	bl	800e5b4 <gpsStrCpyCh>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	461a      	mov	r2, r3
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	4413      	add	r3, r2
 800e0b6:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 9;
 800e0b8:	2309      	movs	r3, #9
 800e0ba:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence9[0]);
 800e0bc:	482a      	ldr	r0, [pc, #168]	; (800e168 <separatePackets+0x258>)
 800e0be:	f000 f9f1 	bl	800e4a4 <parseReceivedPackets>
 800e0c2:	e02e      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 9)
 800e0c4:	79fb      	ldrb	r3, [r7, #7]
 800e0c6:	2b09      	cmp	r3, #9
 800e0c8:	d112      	bne.n	800e0f0 <separatePackets+0x1e0>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence10[0], '\r');
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	4a1d      	ldr	r2, [pc, #116]	; (800e144 <separatePackets+0x234>)
 800e0ce:	4413      	add	r3, r2
 800e0d0:	220d      	movs	r2, #13
 800e0d2:	4926      	ldr	r1, [pc, #152]	; (800e16c <separatePackets+0x25c>)
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	f000 fa6d 	bl	800e5b4 <gpsStrCpyCh>
 800e0da:	4603      	mov	r3, r0
 800e0dc:	461a      	mov	r2, r3
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	4413      	add	r3, r2
 800e0e2:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 10;
 800e0e4:	230a      	movs	r3, #10
 800e0e6:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence10[0]);
 800e0e8:	4820      	ldr	r0, [pc, #128]	; (800e16c <separatePackets+0x25c>)
 800e0ea:	f000 f9db 	bl	800e4a4 <parseReceivedPackets>
 800e0ee:	e018      	b.n	800e122 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 10)
 800e0f0:	79fb      	ldrb	r3, [r7, #7]
 800e0f2:	2b0a      	cmp	r3, #10
 800e0f4:	d112      	bne.n	800e11c <separatePackets+0x20c>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence11[0], '\r');
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	4a12      	ldr	r2, [pc, #72]	; (800e144 <separatePackets+0x234>)
 800e0fa:	4413      	add	r3, r2
 800e0fc:	220d      	movs	r2, #13
 800e0fe:	491c      	ldr	r1, [pc, #112]	; (800e170 <separatePackets+0x260>)
 800e100:	4618      	mov	r0, r3
 800e102:	f000 fa57 	bl	800e5b4 <gpsStrCpyCh>
 800e106:	4603      	mov	r3, r0
 800e108:	461a      	mov	r2, r3
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	4413      	add	r3, r2
 800e10e:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 11;
 800e110:	230b      	movs	r3, #11
 800e112:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence11[0]);
 800e114:	4816      	ldr	r0, [pc, #88]	; (800e170 <separatePackets+0x260>)
 800e116:	f000 f9c5 	bl	800e4a4 <parseReceivedPackets>
 800e11a:	e002      	b.n	800e122 <separatePackets+0x212>
			}
			else
			{
				printf("separatePackets: Error or no packets remaining in the buffer!");
 800e11c:	4815      	ldr	r0, [pc, #84]	; (800e174 <separatePackets+0x264>)
 800e11e:	f001 f96b 	bl	800f3f8 <iprintf>
	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	3301      	adds	r3, #1
 800e126:	603b      	str	r3, [r7, #0]
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800e12e:	f6ff aefc 	blt.w	800df2a <separatePackets+0x1a>
			}
		}
	}

	//now that we have separate packets, we can extract relevant info
	storeParsedData();
 800e132:	f000 f821 	bl	800e178 <storeParsedData>

}
 800e136:	bf00      	nop
 800e138:	3708      	adds	r7, #8
 800e13a:	46bd      	mov	sp, r7
 800e13c:	bd80      	pop	{r7, pc}
 800e13e:	bf00      	nop
 800e140:	20003418 	.word	0x20003418
 800e144:	200005d8 	.word	0x200005d8
 800e148:	20000830 	.word	0x20000830
 800e14c:	20000880 	.word	0x20000880
 800e150:	200008d0 	.word	0x200008d0
 800e154:	20000920 	.word	0x20000920
 800e158:	20000970 	.word	0x20000970
 800e15c:	200009c0 	.word	0x200009c0
 800e160:	20000a10 	.word	0x20000a10
 800e164:	20000a60 	.word	0x20000a60
 800e168:	20000ab0 	.word	0x20000ab0
 800e16c:	20000b00 	.word	0x20000b00
 800e170:	20000b50 	.word	0x20000b50
 800e174:	08010690 	.word	0x08010690

0800e178 <storeParsedData>:


void storeParsedData(void)
{
 800e178:	b590      	push	{r4, r7, lr}
 800e17a:	b087      	sub	sp, #28
 800e17c:	af00      	add	r7, sp, #0
//	//			  parsedPacketData.dateTime.value.time.millisecs = time.SubSeconds;
//	parsedPacketData.dateTime.time.millisecs = 999 - (rtcTime.SubSeconds * 999 / rtcTime.SecondFraction);
//	printf("RTC Time : %u : %u : %u.%u", parsedPacketData.dateTime.time.hours, parsedPacketData.dateTime.time.minutes, parsedPacketData.dateTime.time.seconds, parsedPacketData.dateTime.time.millisecs);

	//assigning Latitude from RMC
	float latValue = (float)framermc.latitude.value;
 800e17e:	4bb5      	ldr	r3, [pc, #724]	; (800e454 <storeParsedData+0x2dc>)
 800e180:	689b      	ldr	r3, [r3, #8]
 800e182:	ee07 3a90 	vmov	s15, r3
 800e186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e18a:	edc7 7a05 	vstr	s15, [r7, #20]
	float latScale = (float)framermc.latitude.scale;
 800e18e:	4bb1      	ldr	r3, [pc, #708]	; (800e454 <storeParsedData+0x2dc>)
 800e190:	68db      	ldr	r3, [r3, #12]
 800e192:	ee07 3a90 	vmov	s15, r3
 800e196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e19a:	edc7 7a04 	vstr	s15, [r7, #16]

	//stored in fix-point format
	//			  parsedPacketData.currentLatitude.value = roundf(100000 * (trunc(latValue/(latScale*100)) + ((((latValue/(latScale*100)) - (trunc(latValue/(latScale*100)))) * 100)/60)));
//	newLatitude = roundf(100000 * (trunc(latValue/(latScale*100)) + ((((latValue/(latScale*100)) - (trunc(latValue/(latScale*100)))) * 100)/60)));
	newLatitude = latValue/latScale;
 800e19e:	edd7 6a05 	vldr	s13, [r7, #20]
 800e1a2:	ed97 7a04 	vldr	s14, [r7, #16]
 800e1a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e1aa:	4bab      	ldr	r3, [pc, #684]	; (800e458 <storeParsedData+0x2e0>)
 800e1ac:	edc3 7a00 	vstr	s15, [r3]
	parsedPacketData.currentLatitude = newLatitude;
 800e1b0:	4ba9      	ldr	r3, [pc, #676]	; (800e458 <storeParsedData+0x2e0>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	4aa9      	ldr	r2, [pc, #676]	; (800e45c <storeParsedData+0x2e4>)
 800e1b6:	6013      	str	r3, [r2, #0]

	//trunc(value/(scale*100)) + ((((value/(scale*100)) - (trunc(value/(scale*100)))) * 100)/60);
	printf("RMC Lat : %u / 100000", parsedPacketData.currentLatitude);
 800e1b8:	4ba8      	ldr	r3, [pc, #672]	; (800e45c <storeParsedData+0x2e4>)
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7f2 f9eb 	bl	8000598 <__aeabi_f2d>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	460c      	mov	r4, r1
 800e1c6:	461a      	mov	r2, r3
 800e1c8:	4623      	mov	r3, r4
 800e1ca:	48a5      	ldr	r0, [pc, #660]	; (800e460 <storeParsedData+0x2e8>)
 800e1cc:	f001 f914 	bl	800f3f8 <iprintf>

	//assigning Longitude from RMC
	float longValue = (float)framermc.longitude.value;
 800e1d0:	4ba0      	ldr	r3, [pc, #640]	; (800e454 <storeParsedData+0x2dc>)
 800e1d2:	691b      	ldr	r3, [r3, #16]
 800e1d4:	ee07 3a90 	vmov	s15, r3
 800e1d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e1dc:	edc7 7a03 	vstr	s15, [r7, #12]
	float longScale = (float)framermc.longitude.scale;
 800e1e0:	4b9c      	ldr	r3, [pc, #624]	; (800e454 <storeParsedData+0x2dc>)
 800e1e2:	695b      	ldr	r3, [r3, #20]
 800e1e4:	ee07 3a90 	vmov	s15, r3
 800e1e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e1ec:	edc7 7a02 	vstr	s15, [r7, #8]

	//stored in fix-point format
	//			  parsedPacketData.currentLongitude.value = roundf(100000 * (trunc(longValue/(longScale*100)) + ((((longValue/(longScale*100)) - (trunc(longValue/(longScale*100)))) * 100)/60)));
//	newLongitude = roundf(100000 * (trunc(longValue/(longScale*100)) + ((((longValue/(longScale*100)) - (trunc(longValue/(longScale*100)))) * 100)/60)));
	newLongitude = longValue/longScale;
 800e1f0:	edd7 6a03 	vldr	s13, [r7, #12]
 800e1f4:	ed97 7a02 	vldr	s14, [r7, #8]
 800e1f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e1fc:	4b99      	ldr	r3, [pc, #612]	; (800e464 <storeParsedData+0x2ec>)
 800e1fe:	edc3 7a00 	vstr	s15, [r3]
	parsedPacketData.currentLongitude = newLongitude;
 800e202:	4b98      	ldr	r3, [pc, #608]	; (800e464 <storeParsedData+0x2ec>)
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	4a95      	ldr	r2, [pc, #596]	; (800e45c <storeParsedData+0x2e4>)
 800e208:	6053      	str	r3, [r2, #4]

	printf("RMC Long : %u / 100000", parsedPacketData.currentLongitude);
 800e20a:	4b94      	ldr	r3, [pc, #592]	; (800e45c <storeParsedData+0x2e4>)
 800e20c:	685b      	ldr	r3, [r3, #4]
 800e20e:	4618      	mov	r0, r3
 800e210:	f7f2 f9c2 	bl	8000598 <__aeabi_f2d>
 800e214:	4603      	mov	r3, r0
 800e216:	460c      	mov	r4, r1
 800e218:	461a      	mov	r2, r3
 800e21a:	4623      	mov	r3, r4
 800e21c:	4892      	ldr	r0, [pc, #584]	; (800e468 <storeParsedData+0x2f0>)
 800e21e:	f001 f8eb 	bl	800f3f8 <iprintf>

	//from RMC
	if(framermc.status == 'V')
 800e222:	4b8c      	ldr	r3, [pc, #560]	; (800e454 <storeParsedData+0x2dc>)
 800e224:	799b      	ldrb	r3, [r3, #6]
 800e226:	2b56      	cmp	r3, #86	; 0x56
 800e228:	d110      	bne.n	800e24c <storeParsedData+0xd4>
	{
		parsedPacketData.fixParamters.fixBits.fixValidity = DATA_INVALID;
 800e22a:	4a8c      	ldr	r2, [pc, #560]	; (800e45c <storeParsedData+0x2e4>)
 800e22c:	f892 3020 	ldrb.w	r3, [r2, #32]
 800e230:	f36f 0300 	bfc	r3, #0, #1
 800e234:	f882 3020 	strb.w	r3, [r2, #32]
		printf("Fix Parameters . Fix validity from RMC: %u", parsedPacketData.fixParamters.fixBits.fixValidity);
 800e238:	4b88      	ldr	r3, [pc, #544]	; (800e45c <storeParsedData+0x2e4>)
 800e23a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e23e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e242:	b2db      	uxtb	r3, r3
 800e244:	4619      	mov	r1, r3
 800e246:	4889      	ldr	r0, [pc, #548]	; (800e46c <storeParsedData+0x2f4>)
 800e248:	f001 f8d6 	bl	800f3f8 <iprintf>

	}
	if(framermc.status == 'A')
 800e24c:	4b81      	ldr	r3, [pc, #516]	; (800e454 <storeParsedData+0x2dc>)
 800e24e:	799b      	ldrb	r3, [r3, #6]
 800e250:	2b41      	cmp	r3, #65	; 0x41
 800e252:	d111      	bne.n	800e278 <storeParsedData+0x100>
	{
		parsedPacketData.fixParamters.fixBits.fixValidity = DATA_VALID;
 800e254:	4a81      	ldr	r2, [pc, #516]	; (800e45c <storeParsedData+0x2e4>)
 800e256:	f892 3020 	ldrb.w	r3, [r2, #32]
 800e25a:	f043 0301 	orr.w	r3, r3, #1
 800e25e:	f882 3020 	strb.w	r3, [r2, #32]
		printf("Fix Parameters . Fix validity from RMC: %u", parsedPacketData.fixParamters.fixBits.fixValidity);
 800e262:	4b7e      	ldr	r3, [pc, #504]	; (800e45c <storeParsedData+0x2e4>)
 800e264:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e268:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e26c:	b2db      	uxtb	r3, r3
 800e26e:	4619      	mov	r1, r3
 800e270:	487e      	ldr	r0, [pc, #504]	; (800e46c <storeParsedData+0x2f4>)
 800e272:	f001 f8c1 	bl	800f3f8 <iprintf>
 800e276:	e002      	b.n	800e27e <storeParsedData+0x106>

	}
	else
	{
		printf("RMC status wrong");  //when 'N' comes
 800e278:	487d      	ldr	r0, [pc, #500]	; (800e470 <storeParsedData+0x2f8>)
 800e27a:	f001 f8bd 	bl	800f3f8 <iprintf>
	}

	//assigning altitude from GGA
	float altValue = (float)framegga.altitude.value;
 800e27e:	4b7d      	ldr	r3, [pc, #500]	; (800e474 <storeParsedData+0x2fc>)
 800e280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e282:	ee07 3a90 	vmov	s15, r3
 800e286:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e28a:	edc7 7a01 	vstr	s15, [r7, #4]
	float altScale = (float)framegga.altitude.scale;
 800e28e:	4b79      	ldr	r3, [pc, #484]	; (800e474 <storeParsedData+0x2fc>)
 800e290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e292:	ee07 3a90 	vmov	s15, r3
 800e296:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e29a:	edc7 7a00 	vstr	s15, [r7]

	//stored in fix-point format
//	newAltitude = roundf(100000 * (trunc(altValue/(altScale*100)) + ((((altValue/(altScale*100)) - (trunc(altValue/(altScale*100)))) * 100)/60)));
	newAltitude = altValue/altScale;
 800e29e:	edd7 6a01 	vldr	s13, [r7, #4]
 800e2a2:	ed97 7a00 	vldr	s14, [r7]
 800e2a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e2aa:	4b73      	ldr	r3, [pc, #460]	; (800e478 <storeParsedData+0x300>)
 800e2ac:	edc3 7a00 	vstr	s15, [r3]
	parsedPacketData.currentAltitude = newAltitude;
 800e2b0:	4b71      	ldr	r3, [pc, #452]	; (800e478 <storeParsedData+0x300>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	4a69      	ldr	r2, [pc, #420]	; (800e45c <storeParsedData+0x2e4>)
 800e2b6:	6093      	str	r3, [r2, #8]
	printf("GGA Altitude : %u / 100000", parsedPacketData.currentAltitude);
 800e2b8:	4b68      	ldr	r3, [pc, #416]	; (800e45c <storeParsedData+0x2e4>)
 800e2ba:	689b      	ldr	r3, [r3, #8]
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f7f2 f96b 	bl	8000598 <__aeabi_f2d>
 800e2c2:	4603      	mov	r3, r0
 800e2c4:	460c      	mov	r4, r1
 800e2c6:	461a      	mov	r2, r3
 800e2c8:	4623      	mov	r3, r4
 800e2ca:	486c      	ldr	r0, [pc, #432]	; (800e47c <storeParsedData+0x304>)
 800e2cc:	f001 f894 	bl	800f3f8 <iprintf>

	//assigning GNSS fix quality indication from GGA
	parsedPacketData.fixParamters.fixBits.fixQualityIndication = framegga.fix_quality;
 800e2d0:	4b68      	ldr	r3, [pc, #416]	; (800e474 <storeParsedData+0x2fc>)
 800e2d2:	7e1b      	ldrb	r3, [r3, #24]
 800e2d4:	f003 0307 	and.w	r3, r3, #7
 800e2d8:	b2d9      	uxtb	r1, r3
 800e2da:	4a60      	ldr	r2, [pc, #384]	; (800e45c <storeParsedData+0x2e4>)
 800e2dc:	f892 3020 	ldrb.w	r3, [r2, #32]
 800e2e0:	f361 0343 	bfi	r3, r1, #1, #3
 800e2e4:	f882 3020 	strb.w	r3, [r2, #32]
	printf("Fix Parameters . Fix quality indication from GGA: %u", parsedPacketData.fixParamters.fixBits.fixQualityIndication);
 800e2e8:	4b5c      	ldr	r3, [pc, #368]	; (800e45c <storeParsedData+0x2e4>)
 800e2ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e2ee:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800e2f2:	b2db      	uxtb	r3, r3
 800e2f4:	4619      	mov	r1, r3
 800e2f6:	4862      	ldr	r0, [pc, #392]	; (800e480 <storeParsedData+0x308>)
 800e2f8:	f001 f87e 	bl	800f3f8 <iprintf>

	//from GSA
	parsedPacketData.fixParamters.fixBits.fixStatus = framegsa.fix_type;
 800e2fc:	4b61      	ldr	r3, [pc, #388]	; (800e484 <storeParsedData+0x30c>)
 800e2fe:	785b      	ldrb	r3, [r3, #1]
 800e300:	f003 0303 	and.w	r3, r3, #3
 800e304:	b2d9      	uxtb	r1, r3
 800e306:	4a55      	ldr	r2, [pc, #340]	; (800e45c <storeParsedData+0x2e4>)
 800e308:	f892 3020 	ldrb.w	r3, [r2, #32]
 800e30c:	f361 1305 	bfi	r3, r1, #4, #2
 800e310:	f882 3020 	strb.w	r3, [r2, #32]
	printf("Fix Parameters . Fix Type from GSA: %u (%u)", parsedPacketData.fixParamters.fixBits.fixStatus);
 800e314:	4b51      	ldr	r3, [pc, #324]	; (800e45c <storeParsedData+0x2e4>)
 800e316:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e31a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800e31e:	b2db      	uxtb	r3, r3
 800e320:	4619      	mov	r1, r3
 800e322:	4859      	ldr	r0, [pc, #356]	; (800e488 <storeParsedData+0x310>)
 800e324:	f001 f868 	bl	800f3f8 <iprintf>

	//assigning PDOP from GSA
	parsedPacketData.pDOP = (float)(framegsa.pdop.value)/(framegsa.pdop.scale);
 800e328:	4b56      	ldr	r3, [pc, #344]	; (800e484 <storeParsedData+0x30c>)
 800e32a:	691b      	ldr	r3, [r3, #16]
 800e32c:	ee07 3a90 	vmov	s15, r3
 800e330:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e334:	4b53      	ldr	r3, [pc, #332]	; (800e484 <storeParsedData+0x30c>)
 800e336:	695b      	ldr	r3, [r3, #20]
 800e338:	ee07 3a90 	vmov	s15, r3
 800e33c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e344:	4b45      	ldr	r3, [pc, #276]	; (800e45c <storeParsedData+0x2e4>)
 800e346:	edc3 7a03 	vstr	s15, [r3, #12]
	printf("PDOP: %u (%u)", parsedPacketData.pDOP);
 800e34a:	4b44      	ldr	r3, [pc, #272]	; (800e45c <storeParsedData+0x2e4>)
 800e34c:	68db      	ldr	r3, [r3, #12]
 800e34e:	4618      	mov	r0, r3
 800e350:	f7f2 f922 	bl	8000598 <__aeabi_f2d>
 800e354:	4603      	mov	r3, r0
 800e356:	460c      	mov	r4, r1
 800e358:	461a      	mov	r2, r3
 800e35a:	4623      	mov	r3, r4
 800e35c:	484b      	ldr	r0, [pc, #300]	; (800e48c <storeParsedData+0x314>)
 800e35e:	f001 f84b 	bl	800f3f8 <iprintf>

	//assigning HDOP from GSA
	parsedPacketData.hDOP = (float)(framegsa.hdop.value)/(framegsa.hdop.scale);
 800e362:	4b48      	ldr	r3, [pc, #288]	; (800e484 <storeParsedData+0x30c>)
 800e364:	699b      	ldr	r3, [r3, #24]
 800e366:	ee07 3a90 	vmov	s15, r3
 800e36a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e36e:	4b45      	ldr	r3, [pc, #276]	; (800e484 <storeParsedData+0x30c>)
 800e370:	69db      	ldr	r3, [r3, #28]
 800e372:	ee07 3a90 	vmov	s15, r3
 800e376:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e37a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e37e:	4b37      	ldr	r3, [pc, #220]	; (800e45c <storeParsedData+0x2e4>)
 800e380:	edc3 7a04 	vstr	s15, [r3, #16]
	printf("HDOP: %u (%u)", parsedPacketData.hDOP);
 800e384:	4b35      	ldr	r3, [pc, #212]	; (800e45c <storeParsedData+0x2e4>)
 800e386:	691b      	ldr	r3, [r3, #16]
 800e388:	4618      	mov	r0, r3
 800e38a:	f7f2 f905 	bl	8000598 <__aeabi_f2d>
 800e38e:	4603      	mov	r3, r0
 800e390:	460c      	mov	r4, r1
 800e392:	461a      	mov	r2, r3
 800e394:	4623      	mov	r3, r4
 800e396:	483e      	ldr	r0, [pc, #248]	; (800e490 <storeParsedData+0x318>)
 800e398:	f001 f82e 	bl	800f3f8 <iprintf>

	//assigning VDOP from GSA
	parsedPacketData.vDOP = (float)(framegsa.vdop.value)/(framegsa.vdop.scale);
 800e39c:	4b39      	ldr	r3, [pc, #228]	; (800e484 <storeParsedData+0x30c>)
 800e39e:	6a1b      	ldr	r3, [r3, #32]
 800e3a0:	ee07 3a90 	vmov	s15, r3
 800e3a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e3a8:	4b36      	ldr	r3, [pc, #216]	; (800e484 <storeParsedData+0x30c>)
 800e3aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3ac:	ee07 3a90 	vmov	s15, r3
 800e3b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e3b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e3b8:	4b28      	ldr	r3, [pc, #160]	; (800e45c <storeParsedData+0x2e4>)
 800e3ba:	edc3 7a05 	vstr	s15, [r3, #20]
	printf("VDOP: %u (%u)", parsedPacketData.vDOP);
 800e3be:	4b27      	ldr	r3, [pc, #156]	; (800e45c <storeParsedData+0x2e4>)
 800e3c0:	695b      	ldr	r3, [r3, #20]
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	f7f2 f8e8 	bl	8000598 <__aeabi_f2d>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	460c      	mov	r4, r1
 800e3cc:	461a      	mov	r2, r3
 800e3ce:	4623      	mov	r3, r4
 800e3d0:	4830      	ldr	r0, [pc, #192]	; (800e494 <storeParsedData+0x31c>)
 800e3d2:	f001 f811 	bl	800f3f8 <iprintf>

	//assigning heading from VTG
	parsedPacketData.magneticHeading = (float)(framevtg.true_track_degrees.value)/(framevtg.true_track_degrees.scale);
 800e3d6:	4b30      	ldr	r3, [pc, #192]	; (800e498 <storeParsedData+0x320>)
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	ee07 3a90 	vmov	s15, r3
 800e3de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e3e2:	4b2d      	ldr	r3, [pc, #180]	; (800e498 <storeParsedData+0x320>)
 800e3e4:	685b      	ldr	r3, [r3, #4]
 800e3e6:	ee07 3a90 	vmov	s15, r3
 800e3ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e3ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e3f2:	4b1a      	ldr	r3, [pc, #104]	; (800e45c <storeParsedData+0x2e4>)
 800e3f4:	edc3 7a06 	vstr	s15, [r3, #24]
	printf("Heading: %u (%u)", parsedPacketData.magneticHeading);
 800e3f8:	4b18      	ldr	r3, [pc, #96]	; (800e45c <storeParsedData+0x2e4>)
 800e3fa:	699b      	ldr	r3, [r3, #24]
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f7f2 f8cb 	bl	8000598 <__aeabi_f2d>
 800e402:	4603      	mov	r3, r0
 800e404:	460c      	mov	r4, r1
 800e406:	461a      	mov	r2, r3
 800e408:	4623      	mov	r3, r4
 800e40a:	4824      	ldr	r0, [pc, #144]	; (800e49c <storeParsedData+0x324>)
 800e40c:	f000 fff4 	bl	800f3f8 <iprintf>

	//assigning ground speed in kmph from VTG
	parsedPacketData.groundSpeedKmph = (float)(framevtg.speed_kph.value)/(framevtg.speed_kph.scale);
 800e410:	4b21      	ldr	r3, [pc, #132]	; (800e498 <storeParsedData+0x320>)
 800e412:	695b      	ldr	r3, [r3, #20]
 800e414:	ee07 3a90 	vmov	s15, r3
 800e418:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e41c:	4b1e      	ldr	r3, [pc, #120]	; (800e498 <storeParsedData+0x320>)
 800e41e:	699b      	ldr	r3, [r3, #24]
 800e420:	ee07 3a90 	vmov	s15, r3
 800e424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e428:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e42c:	4b0b      	ldr	r3, [pc, #44]	; (800e45c <storeParsedData+0x2e4>)
 800e42e:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("Speed (Kmph): %u (%u)", parsedPacketData.groundSpeedKmph);
 800e432:	4b0a      	ldr	r3, [pc, #40]	; (800e45c <storeParsedData+0x2e4>)
 800e434:	69db      	ldr	r3, [r3, #28]
 800e436:	4618      	mov	r0, r3
 800e438:	f7f2 f8ae 	bl	8000598 <__aeabi_f2d>
 800e43c:	4603      	mov	r3, r0
 800e43e:	460c      	mov	r4, r1
 800e440:	461a      	mov	r2, r3
 800e442:	4623      	mov	r3, r4
 800e444:	4816      	ldr	r0, [pc, #88]	; (800e4a0 <storeParsedData+0x328>)
 800e446:	f000 ffd7 	bl	800f3f8 <iprintf>
}
 800e44a:	bf00      	nop
 800e44c:	371c      	adds	r7, #28
 800e44e:	46bd      	mov	sp, r7
 800e450:	bd90      	pop	{r4, r7, pc}
 800e452:	bf00      	nop
 800e454:	200033e0 	.word	0x200033e0
 800e458:	20003410 	.word	0x20003410
 800e45c:	20003418 	.word	0x20003418
 800e460:	080106d0 	.word	0x080106d0
 800e464:	20003414 	.word	0x20003414
 800e468:	080106e8 	.word	0x080106e8
 800e46c:	08010700 	.word	0x08010700
 800e470:	0801072c 	.word	0x0801072c
 800e474:	20003354 	.word	0x20003354
 800e478:	200033bc 	.word	0x200033bc
 800e47c:	08010740 	.word	0x08010740
 800e480:	0801075c 	.word	0x0801075c
 800e484:	20003390 	.word	0x20003390
 800e488:	08010794 	.word	0x08010794
 800e48c:	080107c0 	.word	0x080107c0
 800e490:	080107d0 	.word	0x080107d0
 800e494:	080107e0 	.word	0x080107e0
 800e498:	200033c0 	.word	0x200033c0
 800e49c:	080107f0 	.word	0x080107f0
 800e4a0:	08010804 	.word	0x08010804

0800e4a4 <parseReceivedPackets>:




void parseReceivedPackets(uint8_t * sentenceToParse)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b082      	sub	sp, #8
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
	switch(nmea_sentence_id(sentenceToParse, false))
 800e4ac:	2100      	movs	r1, #0
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f000 f8c4 	bl	800e63c <nmea_sentence_id>
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	3b01      	subs	r3, #1
 800e4b8:	2b09      	cmp	r3, #9
 800e4ba:	d857      	bhi.n	800e56c <parseReceivedPackets+0xc8>
 800e4bc:	a201      	add	r2, pc, #4	; (adr r2, 800e4c4 <parseReceivedPackets+0x20>)
 800e4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4c2:	bf00      	nop
 800e4c4:	0800e4ed 	.word	0x0800e4ed
 800e4c8:	0800e56d 	.word	0x0800e56d
 800e4cc:	0800e56d 	.word	0x0800e56d
 800e4d0:	0800e56d 	.word	0x0800e56d
 800e4d4:	0800e56d 	.word	0x0800e56d
 800e4d8:	0800e54f 	.word	0x0800e54f
 800e4dc:	0800e56d 	.word	0x0800e56d
 800e4e0:	0800e513 	.word	0x0800e513
 800e4e4:	0800e56d 	.word	0x0800e56d
 800e4e8:	0800e531 	.word	0x0800e531
	{
		case NMEA_SENTENCE_RMC:
		{
			printf("NMEA Packet: %s", sentenceToParse);
 800e4ec:	6879      	ldr	r1, [r7, #4]
 800e4ee:	4823      	ldr	r0, [pc, #140]	; (800e57c <parseReceivedPackets+0xd8>)
 800e4f0:	f000 ff82 	bl	800f3f8 <iprintf>
			if (nmea_parse_rmc(&framermc, sentenceToParse))
 800e4f4:	6879      	ldr	r1, [r7, #4]
 800e4f6:	4822      	ldr	r0, [pc, #136]	; (800e580 <parseReceivedPackets+0xdc>)
 800e4f8:	f000 fd44 	bl	800ef84 <nmea_parse_rmc>
 800e4fc:	4603      	mov	r3, r0
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d003      	beq.n	800e50a <parseReceivedPackets+0x66>
			{
				printf("RMC data stored");
 800e502:	4820      	ldr	r0, [pc, #128]	; (800e584 <parseReceivedPackets+0xe0>)
 800e504:	f000 ff78 	bl	800f3f8 <iprintf>
			{
				printf("$xxRMC sentence is not parsed\n");
			}

		}
		break;
 800e508:	e034      	b.n	800e574 <parseReceivedPackets+0xd0>
				printf("$xxRMC sentence is not parsed\n");
 800e50a:	481f      	ldr	r0, [pc, #124]	; (800e588 <parseReceivedPackets+0xe4>)
 800e50c:	f000 ffe8 	bl	800f4e0 <puts>
		break;
 800e510:	e030      	b.n	800e574 <parseReceivedPackets+0xd0>

		case NMEA_SENTENCE_GGA:
		{
			if (nmea_parse_gga(&framegga, sentenceToParse))
 800e512:	6879      	ldr	r1, [r7, #4]
 800e514:	481d      	ldr	r0, [pc, #116]	; (800e58c <parseReceivedPackets+0xe8>)
 800e516:	f000 fe27 	bl	800f168 <nmea_parse_gga>
 800e51a:	4603      	mov	r3, r0
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d003      	beq.n	800e528 <parseReceivedPackets+0x84>
			{
				printf("GGA data stored");
 800e520:	481b      	ldr	r0, [pc, #108]	; (800e590 <parseReceivedPackets+0xec>)
 800e522:	f000 ff69 	bl	800f3f8 <iprintf>
			else
			{
				printf("$xxGGA sentence is not parsed\n");
			}
		}
		break;
 800e526:	e025      	b.n	800e574 <parseReceivedPackets+0xd0>
				printf("$xxGGA sentence is not parsed\n");
 800e528:	481a      	ldr	r0, [pc, #104]	; (800e594 <parseReceivedPackets+0xf0>)
 800e52a:	f000 ffd9 	bl	800f4e0 <puts>
		break;
 800e52e:	e021      	b.n	800e574 <parseReceivedPackets+0xd0>

		case NMEA_SENTENCE_VTG:
		{
			if (nmea_parse_vtg(&framevtg, sentenceToParse))
 800e530:	6879      	ldr	r1, [r7, #4]
 800e532:	4819      	ldr	r0, [pc, #100]	; (800e598 <parseReceivedPackets+0xf4>)
 800e534:	f000 fe82 	bl	800f23c <nmea_parse_vtg>
 800e538:	4603      	mov	r3, r0
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d003      	beq.n	800e546 <parseReceivedPackets+0xa2>
			{
				printf("VTG data stored");
 800e53e:	4817      	ldr	r0, [pc, #92]	; (800e59c <parseReceivedPackets+0xf8>)
 800e540:	f000 ff5a 	bl	800f3f8 <iprintf>
			else
			{
				printf("$xxVTG sentence is not parsed\n");
			}
		}
		break;
 800e544:	e016      	b.n	800e574 <parseReceivedPackets+0xd0>
				printf("$xxVTG sentence is not parsed\n");
 800e546:	4816      	ldr	r0, [pc, #88]	; (800e5a0 <parseReceivedPackets+0xfc>)
 800e548:	f000 ffca 	bl	800f4e0 <puts>
		break;
 800e54c:	e012      	b.n	800e574 <parseReceivedPackets+0xd0>

		case NMEA_SENTENCE_GSA:
		{
			if(nmea_parse_gsa(&framegsa, sentenceToParse))
 800e54e:	6879      	ldr	r1, [r7, #4]
 800e550:	4814      	ldr	r0, [pc, #80]	; (800e5a4 <parseReceivedPackets+0x100>)
 800e552:	f000 fd7b 	bl	800f04c <nmea_parse_gsa>
 800e556:	4603      	mov	r3, r0
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d003      	beq.n	800e564 <parseReceivedPackets+0xc0>
			{
				printf("GSA data stored");
 800e55c:	4812      	ldr	r0, [pc, #72]	; (800e5a8 <parseReceivedPackets+0x104>)
 800e55e:	f000 ff4b 	bl	800f3f8 <iprintf>
			else
			{
				printf("$xxGSA sentence is not parsed\n");
			}
		}
		break;
 800e562:	e007      	b.n	800e574 <parseReceivedPackets+0xd0>
				printf("$xxGSA sentence is not parsed\n");
 800e564:	4811      	ldr	r0, [pc, #68]	; (800e5ac <parseReceivedPackets+0x108>)
 800e566:	f000 ffbb 	bl	800f4e0 <puts>
		break;
 800e56a:	e003      	b.n	800e574 <parseReceivedPackets+0xd0>

		default:
			printf("Received some other unknown packet");
 800e56c:	4810      	ldr	r0, [pc, #64]	; (800e5b0 <parseReceivedPackets+0x10c>)
 800e56e:	f000 ff43 	bl	800f3f8 <iprintf>
		break;
 800e572:	bf00      	nop
//	}
//	else
//	{
//		printf("waiting for fix :( ");
//	}
}
 800e574:	bf00      	nop
 800e576:	3708      	adds	r7, #8
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}
 800e57c:	0801081c 	.word	0x0801081c
 800e580:	200033e0 	.word	0x200033e0
 800e584:	0801082c 	.word	0x0801082c
 800e588:	0801083c 	.word	0x0801083c
 800e58c:	20003354 	.word	0x20003354
 800e590:	0801085c 	.word	0x0801085c
 800e594:	0801086c 	.word	0x0801086c
 800e598:	200033c0 	.word	0x200033c0
 800e59c:	0801088c 	.word	0x0801088c
 800e5a0:	0801089c 	.word	0x0801089c
 800e5a4:	20003390 	.word	0x20003390
 800e5a8:	080108bc 	.word	0x080108bc
 800e5ac:	080108cc 	.word	0x080108cc
 800e5b0:	080108ec 	.word	0x080108ec

0800e5b4 <gpsStrCpyCh>:
  * @param  Char Character until which the characters are to be copied.
  * @note   This function copies the characters from Src String to Dest String, until character 'char' is found.
  * @retval Index count
  */
uint16_t gpsStrCpyCh(uint8_t *StrSrc, uint8_t *StrDest, uint8_t Char)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b087      	sub	sp, #28
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	60f8      	str	r0, [r7, #12]
 800e5bc:	60b9      	str	r1, [r7, #8]
 800e5be:	4613      	mov	r3, r2
 800e5c0:	71fb      	strb	r3, [r7, #7]
	uint8_t Index = 0;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	75fb      	strb	r3, [r7, #23]

	//copy into string until the character is encountered
	while((StrSrc[Index] != Char) && (Index <= 80))
 800e5c6:	e00a      	b.n	800e5de <gpsStrCpyCh+0x2a>
	{
		StrDest[Index] = StrSrc[Index];
 800e5c8:	7dfb      	ldrb	r3, [r7, #23]
 800e5ca:	68ba      	ldr	r2, [r7, #8]
 800e5cc:	4413      	add	r3, r2
 800e5ce:	7dfa      	ldrb	r2, [r7, #23]
 800e5d0:	68f9      	ldr	r1, [r7, #12]
 800e5d2:	440a      	add	r2, r1
 800e5d4:	7812      	ldrb	r2, [r2, #0]
 800e5d6:	701a      	strb	r2, [r3, #0]
		Index++;
 800e5d8:	7dfb      	ldrb	r3, [r7, #23]
 800e5da:	3301      	adds	r3, #1
 800e5dc:	75fb      	strb	r3, [r7, #23]
	while((StrSrc[Index] != Char) && (Index <= 80))
 800e5de:	7dfb      	ldrb	r3, [r7, #23]
 800e5e0:	68fa      	ldr	r2, [r7, #12]
 800e5e2:	4413      	add	r3, r2
 800e5e4:	781b      	ldrb	r3, [r3, #0]
 800e5e6:	79fa      	ldrb	r2, [r7, #7]
 800e5e8:	429a      	cmp	r2, r3
 800e5ea:	d002      	beq.n	800e5f2 <gpsStrCpyCh+0x3e>
 800e5ec:	7dfb      	ldrb	r3, [r7, #23]
 800e5ee:	2b50      	cmp	r3, #80	; 0x50
 800e5f0:	d9ea      	bls.n	800e5c8 <gpsStrCpyCh+0x14>
	}
	return Index;
 800e5f2:	7dfb      	ldrb	r3, [r7, #23]
 800e5f4:	b29b      	uxth	r3, r3
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	371c      	adds	r7, #28
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e600:	4770      	bx	lr

0800e602 <nmea_isfield>:

	return true;
}


static inline bool nmea_isfield(char c) {
 800e602:	b580      	push	{r7, lr}
 800e604:	b082      	sub	sp, #8
 800e606:	af00      	add	r7, sp, #0
 800e608:	4603      	mov	r3, r0
 800e60a:	71fb      	strb	r3, [r7, #7]
	return isprint((unsigned char) c) && c != ',' && c != '*';
 800e60c:	79fb      	ldrb	r3, [r7, #7]
 800e60e:	4618      	mov	r0, r3
 800e610:	f000 feb2 	bl	800f378 <isprint>
 800e614:	4603      	mov	r3, r0
 800e616:	2b00      	cmp	r3, #0
 800e618:	d007      	beq.n	800e62a <nmea_isfield+0x28>
 800e61a:	79fb      	ldrb	r3, [r7, #7]
 800e61c:	2b2c      	cmp	r3, #44	; 0x2c
 800e61e:	d004      	beq.n	800e62a <nmea_isfield+0x28>
 800e620:	79fb      	ldrb	r3, [r7, #7]
 800e622:	2b2a      	cmp	r3, #42	; 0x2a
 800e624:	d001      	beq.n	800e62a <nmea_isfield+0x28>
 800e626:	2301      	movs	r3, #1
 800e628:	e000      	b.n	800e62c <nmea_isfield+0x2a>
 800e62a:	2300      	movs	r3, #0
 800e62c:	f003 0301 	and.w	r3, r3, #1
 800e630:	b2db      	uxtb	r3, r3
}
 800e632:	4618      	mov	r0, r3
 800e634:	3708      	adds	r7, #8
 800e636:	46bd      	mov	sp, r7
 800e638:	bd80      	pop	{r7, pc}
	...

0800e63c <nmea_sentence_id>:
}


//returns the ID of the nmea sentence
enum nmea_sentence_id nmea_sentence_id(const char *sentence, bool strict)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b084      	sub	sp, #16
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
 800e644:	460b      	mov	r3, r1
 800e646:	70fb      	strb	r3, [r7, #3]
//	if (!nmea_check(sentence, strict))
//		return NMEA_INVALID;

	char type[6];
	if (!nmea_scan(sentence, "t", type))
 800e648:	f107 0308 	add.w	r3, r7, #8
 800e64c:	461a      	mov	r2, r3
 800e64e:	4945      	ldr	r1, [pc, #276]	; (800e764 <nmea_sentence_id+0x128>)
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f000 f89d 	bl	800e790 <nmea_scan>
 800e656:	4603      	mov	r3, r0
 800e658:	f083 0301 	eor.w	r3, r3, #1
 800e65c:	b2db      	uxtb	r3, r3
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d002      	beq.n	800e668 <nmea_sentence_id+0x2c>
		return NMEA_INVALID;
 800e662:	f04f 33ff 	mov.w	r3, #4294967295
 800e666:	e078      	b.n	800e75a <nmea_sentence_id+0x11e>

	if (!strcmp(type+2, "RMC"))
 800e668:	f107 0308 	add.w	r3, r7, #8
 800e66c:	3302      	adds	r3, #2
 800e66e:	493e      	ldr	r1, [pc, #248]	; (800e768 <nmea_sentence_id+0x12c>)
 800e670:	4618      	mov	r0, r3
 800e672:	f7f1 fdcd 	bl	8000210 <strcmp>
 800e676:	4603      	mov	r3, r0
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d101      	bne.n	800e680 <nmea_sentence_id+0x44>
		return NMEA_SENTENCE_RMC;
 800e67c:	2301      	movs	r3, #1
 800e67e:	e06c      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GNS"))
 800e680:	f107 0308 	add.w	r3, r7, #8
 800e684:	3302      	adds	r3, #2
 800e686:	4939      	ldr	r1, [pc, #228]	; (800e76c <nmea_sentence_id+0x130>)
 800e688:	4618      	mov	r0, r3
 800e68a:	f7f1 fdc1 	bl	8000210 <strcmp>
 800e68e:	4603      	mov	r3, r0
 800e690:	2b00      	cmp	r3, #0
 800e692:	d101      	bne.n	800e698 <nmea_sentence_id+0x5c>
		return NMEA_SENTENCE_GNS;
 800e694:	2302      	movs	r3, #2
 800e696:	e060      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GSV"))
 800e698:	f107 0308 	add.w	r3, r7, #8
 800e69c:	3302      	adds	r3, #2
 800e69e:	4934      	ldr	r1, [pc, #208]	; (800e770 <nmea_sentence_id+0x134>)
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	f7f1 fdb5 	bl	8000210 <strcmp>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d101      	bne.n	800e6b0 <nmea_sentence_id+0x74>
		return NMEA_SENTENCE_GSV;
 800e6ac:	2303      	movs	r3, #3
 800e6ae:	e054      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GST"))
 800e6b0:	f107 0308 	add.w	r3, r7, #8
 800e6b4:	3302      	adds	r3, #2
 800e6b6:	492f      	ldr	r1, [pc, #188]	; (800e774 <nmea_sentence_id+0x138>)
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	f7f1 fda9 	bl	8000210 <strcmp>
 800e6be:	4603      	mov	r3, r0
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d101      	bne.n	800e6c8 <nmea_sentence_id+0x8c>
		return NMEA_SENTENCE_GST;
 800e6c4:	2304      	movs	r3, #4
 800e6c6:	e048      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GBS"))
 800e6c8:	f107 0308 	add.w	r3, r7, #8
 800e6cc:	3302      	adds	r3, #2
 800e6ce:	492a      	ldr	r1, [pc, #168]	; (800e778 <nmea_sentence_id+0x13c>)
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	f7f1 fd9d 	bl	8000210 <strcmp>
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d101      	bne.n	800e6e0 <nmea_sentence_id+0xa4>
		return NMEA_SENTENCE_GBS;
 800e6dc:	2305      	movs	r3, #5
 800e6de:	e03c      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GSA"))
 800e6e0:	f107 0308 	add.w	r3, r7, #8
 800e6e4:	3302      	adds	r3, #2
 800e6e6:	4925      	ldr	r1, [pc, #148]	; (800e77c <nmea_sentence_id+0x140>)
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	f7f1 fd91 	bl	8000210 <strcmp>
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d101      	bne.n	800e6f8 <nmea_sentence_id+0xbc>
		return NMEA_SENTENCE_GSA;
 800e6f4:	2306      	movs	r3, #6
 800e6f6:	e030      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "ZDA"))
 800e6f8:	f107 0308 	add.w	r3, r7, #8
 800e6fc:	3302      	adds	r3, #2
 800e6fe:	4920      	ldr	r1, [pc, #128]	; (800e780 <nmea_sentence_id+0x144>)
 800e700:	4618      	mov	r0, r3
 800e702:	f7f1 fd85 	bl	8000210 <strcmp>
 800e706:	4603      	mov	r3, r0
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d101      	bne.n	800e710 <nmea_sentence_id+0xd4>
		return NMEA_SENTENCE_ZDA;
 800e70c:	2307      	movs	r3, #7
 800e70e:	e024      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GGA"))
 800e710:	f107 0308 	add.w	r3, r7, #8
 800e714:	3302      	adds	r3, #2
 800e716:	491b      	ldr	r1, [pc, #108]	; (800e784 <nmea_sentence_id+0x148>)
 800e718:	4618      	mov	r0, r3
 800e71a:	f7f1 fd79 	bl	8000210 <strcmp>
 800e71e:	4603      	mov	r3, r0
 800e720:	2b00      	cmp	r3, #0
 800e722:	d101      	bne.n	800e728 <nmea_sentence_id+0xec>
		return NMEA_SENTENCE_GGA;
 800e724:	2308      	movs	r3, #8
 800e726:	e018      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GLL"))
 800e728:	f107 0308 	add.w	r3, r7, #8
 800e72c:	3302      	adds	r3, #2
 800e72e:	4916      	ldr	r1, [pc, #88]	; (800e788 <nmea_sentence_id+0x14c>)
 800e730:	4618      	mov	r0, r3
 800e732:	f7f1 fd6d 	bl	8000210 <strcmp>
 800e736:	4603      	mov	r3, r0
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d101      	bne.n	800e740 <nmea_sentence_id+0x104>
		return NMEA_SENTENCE_GLL;
 800e73c:	2309      	movs	r3, #9
 800e73e:	e00c      	b.n	800e75a <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "VTG"))
 800e740:	f107 0308 	add.w	r3, r7, #8
 800e744:	3302      	adds	r3, #2
 800e746:	4911      	ldr	r1, [pc, #68]	; (800e78c <nmea_sentence_id+0x150>)
 800e748:	4618      	mov	r0, r3
 800e74a:	f7f1 fd61 	bl	8000210 <strcmp>
 800e74e:	4603      	mov	r3, r0
 800e750:	2b00      	cmp	r3, #0
 800e752:	d101      	bne.n	800e758 <nmea_sentence_id+0x11c>
		return NMEA_SENTENCE_VTG;
 800e754:	230a      	movs	r3, #10
 800e756:	e000      	b.n	800e75a <nmea_sentence_id+0x11e>

	return NMEA_UNKNOWN;   //for any other sentence
 800e758:	2300      	movs	r3, #0
}
 800e75a:	4618      	mov	r0, r3
 800e75c:	3710      	adds	r7, #16
 800e75e:	46bd      	mov	sp, r7
 800e760:	bd80      	pop	{r7, pc}
 800e762:	bf00      	nop
 800e764:	08010918 	.word	0x08010918
 800e768:	0801091c 	.word	0x0801091c
 800e76c:	08010920 	.word	0x08010920
 800e770:	08010924 	.word	0x08010924
 800e774:	08010928 	.word	0x08010928
 800e778:	0801092c 	.word	0x0801092c
 800e77c:	08010930 	.word	0x08010930
 800e780:	08010934 	.word	0x08010934
 800e784:	08010938 	.word	0x08010938
 800e788:	0801093c 	.word	0x0801093c
 800e78c:	08010940 	.word	0x08010940

0800e790 <nmea_scan>:



bool nmea_scan(const char *sentence, const char *format, ...)
{
 800e790:	b40e      	push	{r1, r2, r3}
 800e792:	b580      	push	{r7, lr}
 800e794:	b0a7      	sub	sp, #156	; 0x9c
 800e796:	af00      	add	r7, sp, #0
 800e798:	6078      	str	r0, [r7, #4]
	bool result = false;
 800e79a:	2300      	movs	r3, #0
 800e79c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	bool optional = false;
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	va_list ap;   //variable list object
	va_start(ap, format);
 800e7a6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800e7aa:	62fb      	str	r3, [r7, #44]	; 0x2c

	const char *field = sentence;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		} else { \
			field = NULL; \
		} \
		} while (0)

	while (*format) {
 800e7b2:	e3b9      	b.n	800ef28 <nmea_scan+0x798>
		char type = *format++;
 800e7b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800e7b8:	1c5a      	adds	r2, r3, #1
 800e7ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800e7be:	781b      	ldrb	r3, [r3, #0]
 800e7c0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		if (type == ';') {
 800e7c4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e7c8:	2b3b      	cmp	r3, #59	; 0x3b
 800e7ca:	d103      	bne.n	800e7d4 <nmea_scan+0x44>
			// All further fields are optional.
			optional = true;
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			continue;
 800e7d2:	e3a9      	b.n	800ef28 <nmea_scan+0x798>
		}

		if (!field && !optional) {
 800e7d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d107      	bne.n	800e7ec <nmea_scan+0x5c>
 800e7dc:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800e7e0:	f083 0301 	eor.w	r3, r3, #1
 800e7e4:	b2db      	uxtb	r3, r3
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	f040 83a8 	bne.w	800ef3c <nmea_scan+0x7ac>
			// Field requested but we ran out of input. Bail out.
			goto parse_error;
		}

		switch (type) {
 800e7ec:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e7f0:	3b44      	subs	r3, #68	; 0x44
 800e7f2:	2b35      	cmp	r3, #53	; 0x35
 800e7f4:	f200 83a4 	bhi.w	800ef40 <nmea_scan+0x7b0>
 800e7f8:	a201      	add	r2, pc, #4	; (adr r2, 800e800 <nmea_scan+0x70>)
 800e7fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7fe:	bf00      	nop
 800e800:	0800ecad 	.word	0x0800ecad
 800e804:	0800ef41 	.word	0x0800ef41
 800e808:	0800ef41 	.word	0x0800ef41
 800e80c:	0800ef41 	.word	0x0800ef41
 800e810:	0800ef41 	.word	0x0800ef41
 800e814:	0800ef41 	.word	0x0800ef41
 800e818:	0800ef41 	.word	0x0800ef41
 800e81c:	0800ef41 	.word	0x0800ef41
 800e820:	0800ef41 	.word	0x0800ef41
 800e824:	0800ef41 	.word	0x0800ef41
 800e828:	0800ef41 	.word	0x0800ef41
 800e82c:	0800ef41 	.word	0x0800ef41
 800e830:	0800ef41 	.word	0x0800ef41
 800e834:	0800ef41 	.word	0x0800ef41
 800e838:	0800ef41 	.word	0x0800ef41
 800e83c:	0800ef41 	.word	0x0800ef41
 800e840:	0800ed93 	.word	0x0800ed93
 800e844:	0800ef41 	.word	0x0800ef41
 800e848:	0800ef41 	.word	0x0800ef41
 800e84c:	0800ef41 	.word	0x0800ef41
 800e850:	0800ef41 	.word	0x0800ef41
 800e854:	0800ef41 	.word	0x0800ef41
 800e858:	0800ef41 	.word	0x0800ef41
 800e85c:	0800ef41 	.word	0x0800ef41
 800e860:	0800ef41 	.word	0x0800ef41
 800e864:	0800ef41 	.word	0x0800ef41
 800e868:	0800ef41 	.word	0x0800ef41
 800e86c:	0800eef3 	.word	0x0800eef3
 800e870:	0800ef41 	.word	0x0800ef41
 800e874:	0800ef41 	.word	0x0800ef41
 800e878:	0800ef41 	.word	0x0800ef41
 800e87c:	0800e8d9 	.word	0x0800e8d9
 800e880:	0800e913 	.word	0x0800e913
 800e884:	0800ef41 	.word	0x0800ef41
 800e888:	0800e9b7 	.word	0x0800e9b7
 800e88c:	0800ef41 	.word	0x0800ef41
 800e890:	0800ef41 	.word	0x0800ef41
 800e894:	0800eb73 	.word	0x0800eb73
 800e898:	0800ef41 	.word	0x0800ef41
 800e89c:	0800ef41 	.word	0x0800ef41
 800e8a0:	0800ef41 	.word	0x0800ef41
 800e8a4:	0800ef41 	.word	0x0800ef41
 800e8a8:	0800ef41 	.word	0x0800ef41
 800e8ac:	0800ef41 	.word	0x0800ef41
 800e8b0:	0800ef41 	.word	0x0800ef41
 800e8b4:	0800ef41 	.word	0x0800ef41
 800e8b8:	0800ef41 	.word	0x0800ef41
 800e8bc:	0800ebf3 	.word	0x0800ebf3
 800e8c0:	0800ec3f 	.word	0x0800ec3f
 800e8c4:	0800ef41 	.word	0x0800ef41
 800e8c8:	0800ef41 	.word	0x0800ef41
 800e8cc:	0800ef41 	.word	0x0800ef41
 800e8d0:	0800ef41 	.word	0x0800ef41
 800e8d4:	0800ebb3 	.word	0x0800ebb3
		case 'c': { // Single character field (char).
			//                char value = '\0';   //initialize the char value with null character
			value = 0;
 800e8d8:	4bcb      	ldr	r3, [pc, #812]	; (800ec08 <nmea_scan+0x478>)
 800e8da:	2200      	movs	r2, #0
 800e8dc:	701a      	strb	r2, [r3, #0]
			if (field && nmea_isfield(*field))
 800e8de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d00d      	beq.n	800e902 <nmea_scan+0x172>
 800e8e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e8ea:	781b      	ldrb	r3, [r3, #0]
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	f7ff fe88 	bl	800e602 <nmea_isfield>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d004      	beq.n	800e902 <nmea_scan+0x172>
				value = *field;
 800e8f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e8fc:	781a      	ldrb	r2, [r3, #0]
 800e8fe:	4bc2      	ldr	r3, [pc, #776]	; (800ec08 <nmea_scan+0x478>)
 800e900:	701a      	strb	r2, [r3, #0]

			*va_arg(ap, char *) = value;
 800e902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e904:	1d1a      	adds	r2, r3, #4
 800e906:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	4abf      	ldr	r2, [pc, #764]	; (800ec08 <nmea_scan+0x478>)
 800e90c:	7812      	ldrb	r2, [r2, #0]
 800e90e:	701a      	strb	r2, [r3, #0]
			//								*va_arg(ap, uint8_t *) = value;
		} break;
 800e910:	e2f0      	b.n	800eef4 <nmea_scan+0x764>

		case 'd': { // Single character direction field (int).
			int value = 0;
 800e912:	2300      	movs	r3, #0
 800e914:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			if (field && nmea_isfield(*field))
 800e918:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d042      	beq.n	800e9a6 <nmea_scan+0x216>
 800e920:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e924:	781b      	ldrb	r3, [r3, #0]
 800e926:	4618      	mov	r0, r3
 800e928:	f7ff fe6b 	bl	800e602 <nmea_isfield>
 800e92c:	4603      	mov	r3, r0
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d039      	beq.n	800e9a6 <nmea_scan+0x216>
			{
				switch (*field)
 800e932:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e936:	781b      	ldrb	r3, [r3, #0]
 800e938:	3b45      	subs	r3, #69	; 0x45
 800e93a:	2b12      	cmp	r3, #18
 800e93c:	f200 8302 	bhi.w	800ef44 <nmea_scan+0x7b4>
 800e940:	a201      	add	r2, pc, #4	; (adr r2, 800e948 <nmea_scan+0x1b8>)
 800e942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e946:	bf00      	nop
 800e948:	0800e995 	.word	0x0800e995
 800e94c:	0800ef45 	.word	0x0800ef45
 800e950:	0800ef45 	.word	0x0800ef45
 800e954:	0800ef45 	.word	0x0800ef45
 800e958:	0800ef45 	.word	0x0800ef45
 800e95c:	0800ef45 	.word	0x0800ef45
 800e960:	0800ef45 	.word	0x0800ef45
 800e964:	0800ef45 	.word	0x0800ef45
 800e968:	0800ef45 	.word	0x0800ef45
 800e96c:	0800e995 	.word	0x0800e995
 800e970:	0800ef45 	.word	0x0800ef45
 800e974:	0800ef45 	.word	0x0800ef45
 800e978:	0800ef45 	.word	0x0800ef45
 800e97c:	0800ef45 	.word	0x0800ef45
 800e980:	0800e99d 	.word	0x0800e99d
 800e984:	0800ef45 	.word	0x0800ef45
 800e988:	0800ef45 	.word	0x0800ef45
 800e98c:	0800ef45 	.word	0x0800ef45
 800e990:	0800e99d 	.word	0x0800e99d
				{
				case 'N':
				case 'E': value = 1;
 800e994:	2301      	movs	r3, #1
 800e996:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				break;
 800e99a:	e004      	b.n	800e9a6 <nmea_scan+0x216>

				case 'S':
				case 'W':	value = -1;
 800e99c:	f04f 33ff 	mov.w	r3, #4294967295
 800e9a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				break;
 800e9a4:	bf00      	nop

				default:	goto parse_error;
				}
			}

			*va_arg(ap, int *) = value;
 800e9a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9a8:	1d1a      	adds	r2, r3, #4
 800e9aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800e9b2:	601a      	str	r2, [r3, #0]

		} break;
 800e9b4:	e29e      	b.n	800eef4 <nmea_scan+0x764>

		case 'f': { // Fractional value with scale (refer struct nmea_float).
			int sign = 0;
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			int_least32_t value = -1;
 800e9bc:	f04f 33ff 	mov.w	r3, #4294967295
 800e9c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			int_least32_t scale = 0;
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

			if (field)
 800e9ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	f000 8097 	beq.w	800eb02 <nmea_scan+0x372>
			{
				while (nmea_isfield(*field))
 800e9d4:	e08b      	b.n	800eaee <nmea_scan+0x35e>
				{
					if (*field == '+' && !sign && value == -1)
 800e9d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e9da:	781b      	ldrb	r3, [r3, #0]
 800e9dc:	2b2b      	cmp	r3, #43	; 0x2b
 800e9de:	d10c      	bne.n	800e9fa <nmea_scan+0x26a>
 800e9e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d108      	bne.n	800e9fa <nmea_scan+0x26a>
 800e9e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e9ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9f0:	d103      	bne.n	800e9fa <nmea_scan+0x26a>
					{
						sign = 1;
 800e9f2:	2301      	movs	r3, #1
 800e9f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e9f8:	e074      	b.n	800eae4 <nmea_scan+0x354>
					}
					else if (*field == '-' && !sign && value == -1)
 800e9fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e9fe:	781b      	ldrb	r3, [r3, #0]
 800ea00:	2b2d      	cmp	r3, #45	; 0x2d
 800ea02:	d10d      	bne.n	800ea20 <nmea_scan+0x290>
 800ea04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d109      	bne.n	800ea20 <nmea_scan+0x290>
 800ea0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ea10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea14:	d104      	bne.n	800ea20 <nmea_scan+0x290>
					{
						sign = -1;
 800ea16:	f04f 33ff 	mov.w	r3, #4294967295
 800ea1a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ea1e:	e061      	b.n	800eae4 <nmea_scan+0x354>
					}
					else if (isdigit((unsigned char) *field))
 800ea20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ea24:	781b      	ldrb	r3, [r3, #0]
 800ea26:	3b30      	subs	r3, #48	; 0x30
 800ea28:	2b09      	cmp	r3, #9
 800ea2a:	d838      	bhi.n	800ea9e <nmea_scan+0x30e>
					{
						int digit = *field - '0';
 800ea2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ea30:	781b      	ldrb	r3, [r3, #0]
 800ea32:	3b30      	subs	r3, #48	; 0x30
 800ea34:	63fb      	str	r3, [r7, #60]	; 0x3c
						if (value == -1)
 800ea36:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ea3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea3e:	d102      	bne.n	800ea46 <nmea_scan+0x2b6>
							value = 0;
 800ea40:	2300      	movs	r3, #0
 800ea42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
						if (value > (INT_LEAST32_MAX-digit) / 10)
 800ea46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ea48:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800ea4c:	1a9b      	subs	r3, r3, r2
 800ea4e:	4a6f      	ldr	r2, [pc, #444]	; (800ec0c <nmea_scan+0x47c>)
 800ea50:	fb82 1203 	smull	r1, r2, r2, r3
 800ea54:	1092      	asrs	r2, r2, #2
 800ea56:	17db      	asrs	r3, r3, #31
 800ea58:	1ad2      	subs	r2, r2, r3
 800ea5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ea5e:	429a      	cmp	r2, r3
 800ea60:	da05      	bge.n	800ea6e <nmea_scan+0x2de>
						{
							/* we ran out of bits, what do we do? */
							if (scale)
 800ea62:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	f000 826e 	beq.w	800ef48 <nmea_scan+0x7b8>
							{
								/* truncate extra precision */
								break;
 800ea6c:	e049      	b.n	800eb02 <nmea_scan+0x372>
							{
								/* integer overflow. bail out. */
								goto parse_error;
							}
						}
						value = (10 * value) + digit;
 800ea6e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800ea72:	4613      	mov	r3, r2
 800ea74:	009b      	lsls	r3, r3, #2
 800ea76:	4413      	add	r3, r2
 800ea78:	005b      	lsls	r3, r3, #1
 800ea7a:	461a      	mov	r2, r3
 800ea7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea7e:	4413      	add	r3, r2
 800ea80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
						if (scale)
 800ea84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d02b      	beq.n	800eae4 <nmea_scan+0x354>
							scale *= 10;
 800ea8c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ea90:	4613      	mov	r3, r2
 800ea92:	009b      	lsls	r3, r3, #2
 800ea94:	4413      	add	r3, r2
 800ea96:	005b      	lsls	r3, r3, #1
 800ea98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ea9c:	e022      	b.n	800eae4 <nmea_scan+0x354>
					}
					else if (*field == '.' && scale == 0)
 800ea9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	2b2e      	cmp	r3, #46	; 0x2e
 800eaa6:	d107      	bne.n	800eab8 <nmea_scan+0x328>
 800eaa8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d103      	bne.n	800eab8 <nmea_scan+0x328>
					{
						scale = 1;
 800eab0:	2301      	movs	r3, #1
 800eab2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800eab6:	e015      	b.n	800eae4 <nmea_scan+0x354>
					}
					else if (*field == ' ')
 800eab8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800eabc:	781b      	ldrb	r3, [r3, #0]
 800eabe:	2b20      	cmp	r3, #32
 800eac0:	f040 8244 	bne.w	800ef4c <nmea_scan+0x7bc>
					{
						/* Allow spaces at the start of the field. Not NMEA
						 * conformant, but some modules do this. */
						if (sign != 0 || value != -1 || scale != 0)
 800eac4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	f040 8250 	bne.w	800ef6e <nmea_scan+0x7de>
 800eace:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ead2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ead6:	f040 824a 	bne.w	800ef6e <nmea_scan+0x7de>
 800eada:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800eade:	2b00      	cmp	r3, #0
 800eae0:	f040 8245 	bne.w	800ef6e <nmea_scan+0x7de>
					}
					else
					{
						goto parse_error;
					}
					field++;
 800eae4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800eae8:	3301      	adds	r3, #1
 800eaea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				while (nmea_isfield(*field))
 800eaee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800eaf2:	781b      	ldrb	r3, [r3, #0]
 800eaf4:	4618      	mov	r0, r3
 800eaf6:	f7ff fd84 	bl	800e602 <nmea_isfield>
 800eafa:	4603      	mov	r3, r0
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	f47f af6a 	bne.w	800e9d6 <nmea_scan+0x246>
				}
			}

			if ((sign || scale) && value == -1)
 800eb02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d103      	bne.n	800eb12 <nmea_scan+0x382>
 800eb0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d005      	beq.n	800eb1e <nmea_scan+0x38e>
 800eb12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800eb16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb1a:	f000 8219 	beq.w	800ef50 <nmea_scan+0x7c0>
				goto parse_error;

			if (value == -1) {
 800eb1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800eb22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb26:	d106      	bne.n	800eb36 <nmea_scan+0x3a6>
				/* No digits were scanned. */
				value = 0;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
				scale = 0;
 800eb2e:	2300      	movs	r3, #0
 800eb30:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800eb34:	e006      	b.n	800eb44 <nmea_scan+0x3b4>
			} else if (scale == 0) {
 800eb36:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d102      	bne.n	800eb44 <nmea_scan+0x3b4>
				/* No decimal point. */
				scale = 1;
 800eb3e:	2301      	movs	r3, #1
 800eb40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			}
			if (sign)
 800eb44:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d007      	beq.n	800eb5c <nmea_scan+0x3cc>
				value *= sign;
 800eb4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800eb50:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800eb54:	fb02 f303 	mul.w	r3, r2, r3
 800eb58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

			*va_arg(ap, struct nmea_float *) = (struct nmea_float) {value, scale};
 800eb5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb5e:	1d1a      	adds	r2, r3, #4
 800eb60:	62fa      	str	r2, [r7, #44]	; 0x2c
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800eb68:	601a      	str	r2, [r3, #0]
 800eb6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800eb6e:	605a      	str	r2, [r3, #4]
		} break;
 800eb70:	e1c0      	b.n	800eef4 <nmea_scan+0x764>

		case 'i': { // Integer value, default 0 (int).
			int value = 0;
 800eb72:	2300      	movs	r3, #0
 800eb74:	67fb      	str	r3, [r7, #124]	; 0x7c

			if (field) {
 800eb76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d011      	beq.n	800eba2 <nmea_scan+0x412>
				char *endptr;
				value = strtol(field, &endptr, 10);
 800eb7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800eb82:	220a      	movs	r2, #10
 800eb84:	4619      	mov	r1, r3
 800eb86:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800eb8a:	f000 fd31 	bl	800f5f0 <strtol>
 800eb8e:	67f8      	str	r0, [r7, #124]	; 0x7c
				if (nmea_isfield(*endptr))
 800eb90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	4618      	mov	r0, r3
 800eb96:	f7ff fd34 	bl	800e602 <nmea_isfield>
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	f040 81d9 	bne.w	800ef54 <nmea_scan+0x7c4>
					goto parse_error;
			}

			*va_arg(ap, uint8_t *) = (uint8_t)value;
 800eba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eba4:	1d1a      	adds	r2, r3, #4
 800eba6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800ebac:	b2d2      	uxtb	r2, r2
 800ebae:	701a      	strb	r2, [r3, #0]
		} break;
 800ebb0:	e1a0      	b.n	800eef4 <nmea_scan+0x764>

		case 'y': { // year in ZDA, default 0 (int).
			int value = 0;
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	67bb      	str	r3, [r7, #120]	; 0x78

			if (field) {
 800ebb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d011      	beq.n	800ebe2 <nmea_scan+0x452>
				char *endptr;
				value = strtol(field, &endptr, 10);
 800ebbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ebc2:	220a      	movs	r2, #10
 800ebc4:	4619      	mov	r1, r3
 800ebc6:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800ebca:	f000 fd11 	bl	800f5f0 <strtol>
 800ebce:	67b8      	str	r0, [r7, #120]	; 0x78
				if (nmea_isfield(*endptr))
 800ebd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebd2:	781b      	ldrb	r3, [r3, #0]
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f7ff fd14 	bl	800e602 <nmea_isfield>
 800ebda:	4603      	mov	r3, r0
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	f040 81bb 	bne.w	800ef58 <nmea_scan+0x7c8>
					goto parse_error;
			}

			*va_arg(ap, uint16_t *) = (uint16_t)value;
 800ebe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebe4:	1d1a      	adds	r2, r3, #4
 800ebe6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ebec:	b292      	uxth	r2, r2
 800ebee:	801a      	strh	r2, [r3, #0]
		} break;
 800ebf0:	e180      	b.n	800eef4 <nmea_scan+0x764>

		case 's': { // String value (char *).
			//                char *buf = va_arg(ap, char *);
			unsigned char *buf = va_arg(ap, uint8_t *);
 800ebf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebf4:	1d1a      	adds	r2, r3, #4
 800ebf6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	677b      	str	r3, [r7, #116]	; 0x74

			if (field) {
 800ebfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d018      	beq.n	800ec36 <nmea_scan+0x4a6>
				while (nmea_isfield(*field))
 800ec04:	e00e      	b.n	800ec24 <nmea_scan+0x494>
 800ec06:	bf00      	nop
 800ec08:	20000ba0 	.word	0x20000ba0
 800ec0c:	66666667 	.word	0x66666667
					*buf++ = *field++;
 800ec10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ec12:	1c5a      	adds	r2, r3, #1
 800ec14:	677a      	str	r2, [r7, #116]	; 0x74
 800ec16:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800ec1a:	1c51      	adds	r1, r2, #1
 800ec1c:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
 800ec20:	7812      	ldrb	r2, [r2, #0]
 800ec22:	701a      	strb	r2, [r3, #0]
				while (nmea_isfield(*field))
 800ec24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ec28:	781b      	ldrb	r3, [r3, #0]
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f7ff fce9 	bl	800e602 <nmea_isfield>
 800ec30:	4603      	mov	r3, r0
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d1ec      	bne.n	800ec10 <nmea_scan+0x480>
			}

			*buf = '\0';  //last char, stored as string!
 800ec36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ec38:	2200      	movs	r2, #0
 800ec3a:	701a      	strb	r2, [r3, #0]
		} break;
 800ec3c:	e15a      	b.n	800eef4 <nmea_scan+0x764>

		case 't': { // NMEA talker+sentence identifier (char *).
			// This field is always mandatory.
			if (!field)
 800ec3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	f000 818a 	beq.w	800ef5c <nmea_scan+0x7cc>
				goto parse_error;

			if (field[0] != '$')
 800ec48:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ec4c:	781b      	ldrb	r3, [r3, #0]
 800ec4e:	2b24      	cmp	r3, #36	; 0x24
 800ec50:	f040 8186 	bne.w	800ef60 <nmea_scan+0x7d0>
				goto parse_error;
			for (int f=0; f<5; f++)
 800ec54:	2300      	movs	r3, #0
 800ec56:	673b      	str	r3, [r7, #112]	; 0x70
 800ec58:	e013      	b.n	800ec82 <nmea_scan+0x4f2>
				if (!nmea_isfield(field[1+f]))
 800ec5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ec5c:	3301      	adds	r3, #1
 800ec5e:	461a      	mov	r2, r3
 800ec60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ec64:	4413      	add	r3, r2
 800ec66:	781b      	ldrb	r3, [r3, #0]
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f7ff fcca 	bl	800e602 <nmea_isfield>
 800ec6e:	4603      	mov	r3, r0
 800ec70:	f083 0301 	eor.w	r3, r3, #1
 800ec74:	b2db      	uxtb	r3, r3
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	f040 8174 	bne.w	800ef64 <nmea_scan+0x7d4>
			for (int f=0; f<5; f++)
 800ec7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ec7e:	3301      	adds	r3, #1
 800ec80:	673b      	str	r3, [r7, #112]	; 0x70
 800ec82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ec84:	2b04      	cmp	r3, #4
 800ec86:	dde8      	ble.n	800ec5a <nmea_scan+0x4ca>
					goto parse_error;

			char *buf = va_arg(ap, char *);  //created a pointer to that arg where it is to b stored, here it is 'type'
 800ec88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec8a:	1d1a      	adds	r2, r3, #4
 800ec8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	63bb      	str	r3, [r7, #56]	; 0x38
			memcpy(buf, field+1, 5);
 800ec92:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ec96:	3301      	adds	r3, #1
 800ec98:	2205      	movs	r2, #5
 800ec9a:	4619      	mov	r1, r3
 800ec9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ec9e:	f000 fb97 	bl	800f3d0 <memcpy>
			buf[5] = '\0';
 800eca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eca4:	3305      	adds	r3, #5
 800eca6:	2200      	movs	r2, #0
 800eca8:	701a      	strb	r2, [r3, #0]
		} break;
 800ecaa:	e123      	b.n	800eef4 <nmea_scan+0x764>

		case 'D': { // Date (int, int, int), -1 if empty.
			struct nmea_date *date = va_arg(ap, struct nmea_date *);
 800ecac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecae:	1d1a      	adds	r2, r3, #4
 800ecb0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	637b      	str	r3, [r7, #52]	; 0x34

			int d = -1, m = -1, y = -1;
 800ecb6:	f04f 33ff 	mov.w	r3, #4294967295
 800ecba:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ecbc:	f04f 33ff 	mov.w	r3, #4294967295
 800ecc0:	66bb      	str	r3, [r7, #104]	; 0x68
 800ecc2:	f04f 33ff 	mov.w	r3, #4294967295
 800ecc6:	667b      	str	r3, [r7, #100]	; 0x64

			if (field && nmea_isfield(*field)) {
 800ecc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d053      	beq.n	800ed78 <nmea_scan+0x5e8>
 800ecd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ecd4:	781b      	ldrb	r3, [r3, #0]
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7ff fc93 	bl	800e602 <nmea_isfield>
 800ecdc:	4603      	mov	r3, r0
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d04a      	beq.n	800ed78 <nmea_scan+0x5e8>
				// Always six digits.
				for (int f=0; f<6; f++)
 800ece2:	2300      	movs	r3, #0
 800ece4:	663b      	str	r3, [r7, #96]	; 0x60
 800ece6:	e00b      	b.n	800ed00 <nmea_scan+0x570>
					if (!isdigit((unsigned char) field[f]))
 800ece8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ecea:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800ecee:	4413      	add	r3, r2
 800ecf0:	781b      	ldrb	r3, [r3, #0]
 800ecf2:	3b30      	subs	r3, #48	; 0x30
 800ecf4:	2b09      	cmp	r3, #9
 800ecf6:	f200 8137 	bhi.w	800ef68 <nmea_scan+0x7d8>
				for (int f=0; f<6; f++)
 800ecfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ecfc:	3301      	adds	r3, #1
 800ecfe:	663b      	str	r3, [r7, #96]	; 0x60
 800ed00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ed02:	2b05      	cmp	r3, #5
 800ed04:	ddf0      	ble.n	800ece8 <nmea_scan+0x558>
						goto parse_error;

				char dArr[] = {field[0], field[1], '\0'};
 800ed06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ed0a:	781b      	ldrb	r3, [r3, #0]
 800ed0c:	f887 3020 	strb.w	r3, [r7, #32]
 800ed10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ed14:	785b      	ldrb	r3, [r3, #1]
 800ed16:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
				char mArr[] = {field[2], field[3], '\0'};
 800ed20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ed24:	789b      	ldrb	r3, [r3, #2]
 800ed26:	773b      	strb	r3, [r7, #28]
 800ed28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ed2c:	78db      	ldrb	r3, [r3, #3]
 800ed2e:	777b      	strb	r3, [r7, #29]
 800ed30:	2300      	movs	r3, #0
 800ed32:	77bb      	strb	r3, [r7, #30]
				char yArr[] = {field[4], field[5], '\0'};
 800ed34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ed38:	791b      	ldrb	r3, [r3, #4]
 800ed3a:	763b      	strb	r3, [r7, #24]
 800ed3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ed40:	795b      	ldrb	r3, [r3, #5]
 800ed42:	767b      	strb	r3, [r7, #25]
 800ed44:	2300      	movs	r3, #0
 800ed46:	76bb      	strb	r3, [r7, #26]
				d = strtol(dArr, NULL, 10);
 800ed48:	f107 0320 	add.w	r3, r7, #32
 800ed4c:	220a      	movs	r2, #10
 800ed4e:	2100      	movs	r1, #0
 800ed50:	4618      	mov	r0, r3
 800ed52:	f000 fc4d 	bl	800f5f0 <strtol>
 800ed56:	66f8      	str	r0, [r7, #108]	; 0x6c
				m = strtol(mArr, NULL, 10);
 800ed58:	f107 031c 	add.w	r3, r7, #28
 800ed5c:	220a      	movs	r2, #10
 800ed5e:	2100      	movs	r1, #0
 800ed60:	4618      	mov	r0, r3
 800ed62:	f000 fc45 	bl	800f5f0 <strtol>
 800ed66:	66b8      	str	r0, [r7, #104]	; 0x68
				y = strtol(yArr, NULL, 10);
 800ed68:	f107 0318 	add.w	r3, r7, #24
 800ed6c:	220a      	movs	r2, #10
 800ed6e:	2100      	movs	r1, #0
 800ed70:	4618      	mov	r0, r3
 800ed72:	f000 fc3d 	bl	800f5f0 <strtol>
 800ed76:	6678      	str	r0, [r7, #100]	; 0x64
			}

			date->day = (uint8_t)d;
 800ed78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed7a:	b2da      	uxtb	r2, r3
 800ed7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed7e:	701a      	strb	r2, [r3, #0]
			date->month = (uint8_t)m;
 800ed80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ed82:	b2da      	uxtb	r2, r3
 800ed84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed86:	705a      	strb	r2, [r3, #1]
			date->year = (uint8_t)y;
 800ed88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ed8a:	b2da      	uxtb	r2, r3
 800ed8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed8e:	709a      	strb	r2, [r3, #2]
		} break;
 800ed90:	e0b0      	b.n	800eef4 <nmea_scan+0x764>

		case 'T': { // Time (int, int, int, int), -1 if empty.
			struct nmea_time *time_ = va_arg(ap, struct nmea_time *);
 800ed92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed94:	1d1a      	adds	r2, r3, #4
 800ed96:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	633b      	str	r3, [r7, #48]	; 0x30

			int h = -1, m = -1, s = -1, u = -1;
 800ed9c:	f04f 33ff 	mov.w	r3, #4294967295
 800eda0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800eda2:	f04f 33ff 	mov.w	r3, #4294967295
 800eda6:	65bb      	str	r3, [r7, #88]	; 0x58
 800eda8:	f04f 33ff 	mov.w	r3, #4294967295
 800edac:	657b      	str	r3, [r7, #84]	; 0x54
 800edae:	f04f 33ff 	mov.w	r3, #4294967295
 800edb2:	653b      	str	r3, [r7, #80]	; 0x50

			if (field && nmea_isfield(*field)) {
 800edb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800edb8:	2b00      	cmp	r3, #0
 800edba:	f000 8089 	beq.w	800eed0 <nmea_scan+0x740>
 800edbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800edc2:	781b      	ldrb	r3, [r3, #0]
 800edc4:	4618      	mov	r0, r3
 800edc6:	f7ff fc1c 	bl	800e602 <nmea_isfield>
 800edca:	4603      	mov	r3, r0
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d07f      	beq.n	800eed0 <nmea_scan+0x740>
				// Minimum required: integer time.
				for (int f=0; f<6; f++)
 800edd0:	2300      	movs	r3, #0
 800edd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800edd4:	e00b      	b.n	800edee <nmea_scan+0x65e>
					if (!isdigit((unsigned char) field[f]))
 800edd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800edd8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800eddc:	4413      	add	r3, r2
 800edde:	781b      	ldrb	r3, [r3, #0]
 800ede0:	3b30      	subs	r3, #48	; 0x30
 800ede2:	2b09      	cmp	r3, #9
 800ede4:	f200 80c2 	bhi.w	800ef6c <nmea_scan+0x7dc>
				for (int f=0; f<6; f++)
 800ede8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800edea:	3301      	adds	r3, #1
 800edec:	64fb      	str	r3, [r7, #76]	; 0x4c
 800edee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800edf0:	2b05      	cmp	r3, #5
 800edf2:	ddf0      	ble.n	800edd6 <nmea_scan+0x646>
						goto parse_error;

				char hArr[] = {field[0], field[1], '\0'};
 800edf4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800edf8:	781b      	ldrb	r3, [r3, #0]
 800edfa:	753b      	strb	r3, [r7, #20]
 800edfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee00:	785b      	ldrb	r3, [r3, #1]
 800ee02:	757b      	strb	r3, [r7, #21]
 800ee04:	2300      	movs	r3, #0
 800ee06:	75bb      	strb	r3, [r7, #22]
				char mArr[] = {field[2], field[3], '\0'};
 800ee08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee0c:	789b      	ldrb	r3, [r3, #2]
 800ee0e:	743b      	strb	r3, [r7, #16]
 800ee10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee14:	78db      	ldrb	r3, [r3, #3]
 800ee16:	747b      	strb	r3, [r7, #17]
 800ee18:	2300      	movs	r3, #0
 800ee1a:	74bb      	strb	r3, [r7, #18]
				char sArr[] = {field[4], field[5], '\0'};
 800ee1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee20:	791b      	ldrb	r3, [r3, #4]
 800ee22:	733b      	strb	r3, [r7, #12]
 800ee24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee28:	795b      	ldrb	r3, [r3, #5]
 800ee2a:	737b      	strb	r3, [r7, #13]
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	73bb      	strb	r3, [r7, #14]
				h = strtol(hArr, NULL, 10);
 800ee30:	f107 0314 	add.w	r3, r7, #20
 800ee34:	220a      	movs	r2, #10
 800ee36:	2100      	movs	r1, #0
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f000 fbd9 	bl	800f5f0 <strtol>
 800ee3e:	65f8      	str	r0, [r7, #92]	; 0x5c
				m = strtol(mArr, NULL, 10);
 800ee40:	f107 0310 	add.w	r3, r7, #16
 800ee44:	220a      	movs	r2, #10
 800ee46:	2100      	movs	r1, #0
 800ee48:	4618      	mov	r0, r3
 800ee4a:	f000 fbd1 	bl	800f5f0 <strtol>
 800ee4e:	65b8      	str	r0, [r7, #88]	; 0x58
				s = strtol(sArr, NULL, 10);
 800ee50:	f107 030c 	add.w	r3, r7, #12
 800ee54:	220a      	movs	r2, #10
 800ee56:	2100      	movs	r1, #0
 800ee58:	4618      	mov	r0, r3
 800ee5a:	f000 fbc9 	bl	800f5f0 <strtol>
 800ee5e:	6578      	str	r0, [r7, #84]	; 0x54
				field += 6;
 800ee60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee64:	3306      	adds	r3, #6
 800ee66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

				// Extra: fractional time. Saved as milliseconds.
				if (*field++ == '.') {
 800ee6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee6e:	1c5a      	adds	r2, r3, #1
 800ee70:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800ee74:	781b      	ldrb	r3, [r3, #0]
 800ee76:	2b2e      	cmp	r3, #46	; 0x2e
 800ee78:	d128      	bne.n	800eecc <nmea_scan+0x73c>
					int value = 0;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	64bb      	str	r3, [r7, #72]	; 0x48
					//                        int scale = 1000000;  //since microsecs
					int scale = 1000;  //since millisecs
 800ee7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ee82:	647b      	str	r3, [r7, #68]	; 0x44
					while (isdigit((unsigned char) *field) && scale > 1) {
 800ee84:	e016      	b.n	800eeb4 <nmea_scan+0x724>
						value = (value * 10) + (*field++ - '0');
 800ee86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ee88:	4613      	mov	r3, r2
 800ee8a:	009b      	lsls	r3, r3, #2
 800ee8c:	4413      	add	r3, r2
 800ee8e:	005b      	lsls	r3, r3, #1
 800ee90:	4619      	mov	r1, r3
 800ee92:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee96:	1c5a      	adds	r2, r3, #1
 800ee98:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800ee9c:	781b      	ldrb	r3, [r3, #0]
 800ee9e:	3b30      	subs	r3, #48	; 0x30
 800eea0:	440b      	add	r3, r1
 800eea2:	64bb      	str	r3, [r7, #72]	; 0x48
						scale /= 10;
 800eea4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eea6:	4a36      	ldr	r2, [pc, #216]	; (800ef80 <nmea_scan+0x7f0>)
 800eea8:	fb82 1203 	smull	r1, r2, r2, r3
 800eeac:	1092      	asrs	r2, r2, #2
 800eeae:	17db      	asrs	r3, r3, #31
 800eeb0:	1ad3      	subs	r3, r2, r3
 800eeb2:	647b      	str	r3, [r7, #68]	; 0x44
					while (isdigit((unsigned char) *field) && scale > 1) {
 800eeb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800eeb8:	781b      	ldrb	r3, [r3, #0]
 800eeba:	3b30      	subs	r3, #48	; 0x30
 800eebc:	2b09      	cmp	r3, #9
 800eebe:	d802      	bhi.n	800eec6 <nmea_scan+0x736>
 800eec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eec2:	2b01      	cmp	r3, #1
 800eec4:	dcdf      	bgt.n	800ee86 <nmea_scan+0x6f6>
					}
					//                        u = value * scale;
					u = value;
 800eec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eec8:	653b      	str	r3, [r7, #80]	; 0x50
 800eeca:	e001      	b.n	800eed0 <nmea_scan+0x740>
				} else {
					u = 0;
 800eecc:	2300      	movs	r3, #0
 800eece:	653b      	str	r3, [r7, #80]	; 0x50

			//                time_->hours = h;
			//                time_->minutes = m;
			//                time_->seconds = s;
			//                time_->microseconds = u;
			time_->hours = (uint8_t)h;
 800eed0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800eed2:	b2da      	uxtb	r2, r3
 800eed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eed6:	701a      	strb	r2, [r3, #0]
			time_->minutes = (uint8_t)m;
 800eed8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eeda:	b2da      	uxtb	r2, r3
 800eedc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eede:	705a      	strb	r2, [r3, #1]
			time_->seconds = (uint8_t)s;
 800eee0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eee2:	b2da      	uxtb	r2, r3
 800eee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eee6:	709a      	strb	r2, [r3, #2]
			time_->milliseconds = (uint16_t)u;
 800eee8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eeea:	b29a      	uxth	r2, r3
 800eeec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeee:	809a      	strh	r2, [r3, #4]
		} break;
 800eef0:	e000      	b.n	800eef4 <nmea_scan+0x764>

		case '_': { // Ignore the field.
		} break;
 800eef2:	bf00      	nop
		default: { // Unknown.
			goto parse_error;
		} break;
		}

		next_field();
 800eef4:	e002      	b.n	800eefc <nmea_scan+0x76c>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	3301      	adds	r3, #1
 800eefa:	607b      	str	r3, [r7, #4]
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	781b      	ldrb	r3, [r3, #0]
 800ef00:	4618      	mov	r0, r3
 800ef02:	f7ff fb7e 	bl	800e602 <nmea_isfield>
 800ef06:	4603      	mov	r3, r0
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d1f4      	bne.n	800eef6 <nmea_scan+0x766>
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	781b      	ldrb	r3, [r3, #0]
 800ef10:	2b2c      	cmp	r3, #44	; 0x2c
 800ef12:	d106      	bne.n	800ef22 <nmea_scan+0x792>
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	3301      	adds	r3, #1
 800ef18:	607b      	str	r3, [r7, #4]
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ef20:	e002      	b.n	800ef28 <nmea_scan+0x798>
 800ef22:	2300      	movs	r3, #0
 800ef24:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	while (*format) {
 800ef28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ef2c:	781b      	ldrb	r3, [r3, #0]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	f47f ac40 	bne.w	800e7b4 <nmea_scan+0x24>
	}

	result = true;
 800ef34:	2301      	movs	r3, #1
 800ef36:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800ef3a:	e018      	b.n	800ef6e <nmea_scan+0x7de>
			goto parse_error;
 800ef3c:	bf00      	nop
 800ef3e:	e016      	b.n	800ef6e <nmea_scan+0x7de>
			goto parse_error;
 800ef40:	bf00      	nop
 800ef42:	e014      	b.n	800ef6e <nmea_scan+0x7de>
				default:	goto parse_error;
 800ef44:	bf00      	nop
 800ef46:	e012      	b.n	800ef6e <nmea_scan+0x7de>
								goto parse_error;
 800ef48:	bf00      	nop
 800ef4a:	e010      	b.n	800ef6e <nmea_scan+0x7de>
						goto parse_error;
 800ef4c:	bf00      	nop
 800ef4e:	e00e      	b.n	800ef6e <nmea_scan+0x7de>
				goto parse_error;
 800ef50:	bf00      	nop
 800ef52:	e00c      	b.n	800ef6e <nmea_scan+0x7de>
					goto parse_error;
 800ef54:	bf00      	nop
 800ef56:	e00a      	b.n	800ef6e <nmea_scan+0x7de>
					goto parse_error;
 800ef58:	bf00      	nop
 800ef5a:	e008      	b.n	800ef6e <nmea_scan+0x7de>
				goto parse_error;
 800ef5c:	bf00      	nop
 800ef5e:	e006      	b.n	800ef6e <nmea_scan+0x7de>
				goto parse_error;
 800ef60:	bf00      	nop
 800ef62:	e004      	b.n	800ef6e <nmea_scan+0x7de>
					goto parse_error;
 800ef64:	bf00      	nop
 800ef66:	e002      	b.n	800ef6e <nmea_scan+0x7de>
						goto parse_error;
 800ef68:	bf00      	nop
 800ef6a:	e000      	b.n	800ef6e <nmea_scan+0x7de>
						goto parse_error;
 800ef6c:	bf00      	nop

	parse_error:
	va_end(ap);
	//    printf("Parse Error");
	return result;
 800ef6e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	379c      	adds	r7, #156	; 0x9c
 800ef76:	46bd      	mov	sp, r7
 800ef78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ef7c:	b003      	add	sp, #12
 800ef7e:	4770      	bx	lr
 800ef80:	66666667 	.word	0x66666667

0800ef84 <nmea_parse_rmc>:




bool nmea_parse_rmc(struct nmea_sentence_rmc *frame, const char *sentence)
{
 800ef84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef86:	b093      	sub	sp, #76	; 0x4c
 800ef88:	af0a      	add	r7, sp, #40	; 0x28
 800ef8a:	60f8      	str	r0, [r7, #12]
 800ef8c:	60b9      	str	r1, [r7, #8]
	int latitude_direction;
	int longitude_direction;
	//    int variation_direction;   -- for magnetic variation direction
	//    if (!nmea_scan(sentence, "tTcfdfdffDfd",  //last 'fd' is for magnetic variation

	if (!nmea_scan(sentence, "tTcfdfdffD__cc",
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	607b      	str	r3, [r7, #4]
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	3306      	adds	r3, #6
 800ef96:	68fa      	ldr	r2, [r7, #12]
 800ef98:	3208      	adds	r2, #8
 800ef9a:	603a      	str	r2, [r7, #0]
 800ef9c:	68f9      	ldr	r1, [r7, #12]
 800ef9e:	3110      	adds	r1, #16
 800efa0:	68f8      	ldr	r0, [r7, #12]
 800efa2:	3018      	adds	r0, #24
 800efa4:	68fc      	ldr	r4, [r7, #12]
 800efa6:	3420      	adds	r4, #32
 800efa8:	68fd      	ldr	r5, [r7, #12]
 800efaa:	3528      	adds	r5, #40	; 0x28
 800efac:	68fe      	ldr	r6, [r7, #12]
 800efae:	362b      	adds	r6, #43	; 0x2b
 800efb0:	68fa      	ldr	r2, [r7, #12]
 800efb2:	322c      	adds	r2, #44	; 0x2c
 800efb4:	f107 0e18 	add.w	lr, r7, #24
 800efb8:	9209      	str	r2, [sp, #36]	; 0x24
 800efba:	9608      	str	r6, [sp, #32]
 800efbc:	9507      	str	r5, [sp, #28]
 800efbe:	9406      	str	r4, [sp, #24]
 800efc0:	9005      	str	r0, [sp, #20]
 800efc2:	f107 0010 	add.w	r0, r7, #16
 800efc6:	9004      	str	r0, [sp, #16]
 800efc8:	9103      	str	r1, [sp, #12]
 800efca:	f107 0114 	add.w	r1, r7, #20
 800efce:	9102      	str	r1, [sp, #8]
 800efd0:	683a      	ldr	r2, [r7, #0]
 800efd2:	9201      	str	r2, [sp, #4]
 800efd4:	9300      	str	r3, [sp, #0]
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	4672      	mov	r2, lr
 800efda:	4918      	ldr	r1, [pc, #96]	; (800f03c <nmea_parse_rmc+0xb8>)
 800efdc:	68b8      	ldr	r0, [r7, #8]
 800efde:	f7ff fbd7 	bl	800e790 <nmea_scan>
 800efe2:	4603      	mov	r3, r0
 800efe4:	f083 0301 	eor.w	r3, r3, #1
 800efe8:	b2db      	uxtb	r3, r3
 800efea:	2b00      	cmp	r3, #0
 800efec:	d004      	beq.n	800eff8 <nmea_parse_rmc+0x74>
			&frame->date,
			&frame->mode,  //single char field
			&frame->nav_status))  //single char field
		//            &frame->variation, &variation_direction))  magnetic -- NOT SUPPORTED
	{
		printf("Error! RMC not parsed");
 800efee:	4814      	ldr	r0, [pc, #80]	; (800f040 <nmea_parse_rmc+0xbc>)
 800eff0:	f000 fa02 	bl	800f3f8 <iprintf>
		return false;
 800eff4:	2300      	movs	r3, #0
 800eff6:	e01d      	b.n	800f034 <nmea_parse_rmc+0xb0>
	}
	if (strcmp(type+2, "RMC"))
 800eff8:	f107 0318 	add.w	r3, r7, #24
 800effc:	3302      	adds	r3, #2
 800effe:	4911      	ldr	r1, [pc, #68]	; (800f044 <nmea_parse_rmc+0xc0>)
 800f000:	4618      	mov	r0, r3
 800f002:	f7f1 f905 	bl	8000210 <strcmp>
 800f006:	4603      	mov	r3, r0
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d004      	beq.n	800f016 <nmea_parse_rmc+0x92>
	{
		printf("Not RMC sentence");
 800f00c:	480e      	ldr	r0, [pc, #56]	; (800f048 <nmea_parse_rmc+0xc4>)
 800f00e:	f000 f9f3 	bl	800f3f8 <iprintf>
		return false;
 800f012:	2300      	movs	r3, #0
 800f014:	e00e      	b.n	800f034 <nmea_parse_rmc+0xb0>
	}

	//    frame->status = (status == 'A');
	frame->latitude.value *= latitude_direction;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	689b      	ldr	r3, [r3, #8]
 800f01a:	697a      	ldr	r2, [r7, #20]
 800f01c:	fb02 f203 	mul.w	r2, r2, r3
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	609a      	str	r2, [r3, #8]
	frame->longitude.value *= longitude_direction;
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	691b      	ldr	r3, [r3, #16]
 800f028:	693a      	ldr	r2, [r7, #16]
 800f02a:	fb02 f203 	mul.w	r2, r2, r3
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	611a      	str	r2, [r3, #16]
	//    frame->variation.value *= variation_direction;
	return true;
 800f032:	2301      	movs	r3, #1
}
 800f034:	4618      	mov	r0, r3
 800f036:	3724      	adds	r7, #36	; 0x24
 800f038:	46bd      	mov	sp, r7
 800f03a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f03c:	08010944 	.word	0x08010944
 800f040:	08010954 	.word	0x08010954
 800f044:	0801091c 	.word	0x0801091c
 800f048:	0801096c 	.word	0x0801096c

0800f04c <nmea_parse_gsa>:



bool nmea_parse_gsa(struct nmea_sentence_gsa *frame, const char *sentence)
{
 800f04c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f04e:	b0a3      	sub	sp, #140	; 0x8c
 800f050:	af12      	add	r7, sp, #72	; 0x48
 800f052:	6378      	str	r0, [r7, #52]	; 0x34
 800f054:	6339      	str	r1, [r7, #48]	; 0x30
	// $GPGSA,A,3,04,05,,09,12,,,24,,,,,2.5,1.3,2.1*39
	char type[6];

	//    if (!nmea_scan(sentence, "tciiiiiiiiiiiiifff",
	if (!nmea_scan(sentence, "tciiiiiiiiiiiiifffi",
 800f056:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f058:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f05a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f05c:	1c5e      	adds	r6, r3, #1
 800f05e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f060:	1c9a      	adds	r2, r3, #2
 800f062:	62ba      	str	r2, [r7, #40]	; 0x28
 800f064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f066:	1cd9      	adds	r1, r3, #3
 800f068:	6279      	str	r1, [r7, #36]	; 0x24
 800f06a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f06c:	1d18      	adds	r0, r3, #4
 800f06e:	6238      	str	r0, [r7, #32]
 800f070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f072:	1d5d      	adds	r5, r3, #5
 800f074:	61fd      	str	r5, [r7, #28]
 800f076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f078:	1d98      	adds	r0, r3, #6
 800f07a:	61b8      	str	r0, [r7, #24]
 800f07c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f07e:	3307      	adds	r3, #7
 800f080:	617b      	str	r3, [r7, #20]
 800f082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f084:	f103 0e08 	add.w	lr, r3, #8
 800f088:	4672      	mov	r2, lr
 800f08a:	613a      	str	r2, [r7, #16]
 800f08c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f08e:	f103 0e09 	add.w	lr, r3, #9
 800f092:	4671      	mov	r1, lr
 800f094:	60f9      	str	r1, [r7, #12]
 800f096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f098:	f103 0e0a 	add.w	lr, r3, #10
 800f09c:	4670      	mov	r0, lr
 800f09e:	60b8      	str	r0, [r7, #8]
 800f0a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0a2:	f103 0e0b 	add.w	lr, r3, #11
 800f0a6:	4675      	mov	r5, lr
 800f0a8:	607d      	str	r5, [r7, #4]
 800f0aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0ac:	f103 0e0c 	add.w	lr, r3, #12
 800f0b0:	4670      	mov	r0, lr
 800f0b2:	6038      	str	r0, [r7, #0]
 800f0b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0b6:	f103 050d 	add.w	r5, r3, #13
 800f0ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0bc:	f103 0410 	add.w	r4, r3, #16
 800f0c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0c2:	f103 0118 	add.w	r1, r3, #24
 800f0c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0c8:	f103 0220 	add.w	r2, r3, #32
 800f0cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0ce:	3328      	adds	r3, #40	; 0x28
 800f0d0:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800f0d4:	9310      	str	r3, [sp, #64]	; 0x40
 800f0d6:	920f      	str	r2, [sp, #60]	; 0x3c
 800f0d8:	910e      	str	r1, [sp, #56]	; 0x38
 800f0da:	940d      	str	r4, [sp, #52]	; 0x34
 800f0dc:	950c      	str	r5, [sp, #48]	; 0x30
 800f0de:	683c      	ldr	r4, [r7, #0]
 800f0e0:	940b      	str	r4, [sp, #44]	; 0x2c
 800f0e2:	687d      	ldr	r5, [r7, #4]
 800f0e4:	950a      	str	r5, [sp, #40]	; 0x28
 800f0e6:	68bc      	ldr	r4, [r7, #8]
 800f0e8:	9409      	str	r4, [sp, #36]	; 0x24
 800f0ea:	68f9      	ldr	r1, [r7, #12]
 800f0ec:	9108      	str	r1, [sp, #32]
 800f0ee:	693a      	ldr	r2, [r7, #16]
 800f0f0:	9207      	str	r2, [sp, #28]
 800f0f2:	697b      	ldr	r3, [r7, #20]
 800f0f4:	9306      	str	r3, [sp, #24]
 800f0f6:	69bc      	ldr	r4, [r7, #24]
 800f0f8:	9405      	str	r4, [sp, #20]
 800f0fa:	69fd      	ldr	r5, [r7, #28]
 800f0fc:	9504      	str	r5, [sp, #16]
 800f0fe:	6a3c      	ldr	r4, [r7, #32]
 800f100:	9403      	str	r4, [sp, #12]
 800f102:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f104:	9102      	str	r1, [sp, #8]
 800f106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f108:	9201      	str	r2, [sp, #4]
 800f10a:	9600      	str	r6, [sp, #0]
 800f10c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f10e:	4602      	mov	r2, r0
 800f110:	4911      	ldr	r1, [pc, #68]	; (800f158 <nmea_parse_gsa+0x10c>)
 800f112:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f114:	f7ff fb3c 	bl	800e790 <nmea_scan>
 800f118:	4603      	mov	r3, r0
 800f11a:	f083 0301 	eor.w	r3, r3, #1
 800f11e:	b2db      	uxtb	r3, r3
 800f120:	2b00      	cmp	r3, #0
 800f122:	d004      	beq.n	800f12e <nmea_parse_gsa+0xe2>
			&frame->pdop,
			&frame->hdop,
			&frame->vdop,
			&frame->gnss_id))
	{
		printf("Error! GSA not parsed");
 800f124:	480d      	ldr	r0, [pc, #52]	; (800f15c <nmea_parse_gsa+0x110>)
 800f126:	f000 f967 	bl	800f3f8 <iprintf>
		return false;
 800f12a:	2300      	movs	r3, #0
 800f12c:	e00f      	b.n	800f14e <nmea_parse_gsa+0x102>
	}
	if (strcmp(type+2, "GSA"))
 800f12e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f132:	3302      	adds	r3, #2
 800f134:	490a      	ldr	r1, [pc, #40]	; (800f160 <nmea_parse_gsa+0x114>)
 800f136:	4618      	mov	r0, r3
 800f138:	f7f1 f86a 	bl	8000210 <strcmp>
 800f13c:	4603      	mov	r3, r0
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d004      	beq.n	800f14c <nmea_parse_gsa+0x100>
	{
		printf("Not GSA sentence");
 800f142:	4808      	ldr	r0, [pc, #32]	; (800f164 <nmea_parse_gsa+0x118>)
 800f144:	f000 f958 	bl	800f3f8 <iprintf>
		return false;
 800f148:	2300      	movs	r3, #0
 800f14a:	e000      	b.n	800f14e <nmea_parse_gsa+0x102>
	}

	return true;
 800f14c:	2301      	movs	r3, #1
}
 800f14e:	4618      	mov	r0, r3
 800f150:	3744      	adds	r7, #68	; 0x44
 800f152:	46bd      	mov	sp, r7
 800f154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f156:	bf00      	nop
 800f158:	08010980 	.word	0x08010980
 800f15c:	08010994 	.word	0x08010994
 800f160:	08010930 	.word	0x08010930
 800f164:	080109ac 	.word	0x080109ac

0800f168 <nmea_parse_gga>:


bool nmea_parse_gga(struct nmea_sentence_gga *frame, const char *sentence)
{
 800f168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f16a:	b097      	sub	sp, #92	; 0x5c
 800f16c:	af0c      	add	r7, sp, #48	; 0x30
 800f16e:	6178      	str	r0, [r7, #20]
 800f170:	6139      	str	r1, [r7, #16]
	char type[6];
	int latitude_direction;
	int longitude_direction;

	//    if (!nmea_scan(sentence, "tTfdfdiiffcfci_",
	if (!nmea_scan(sentence, "tTfdfdiiffcfc",
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	60fb      	str	r3, [r7, #12]
 800f176:	697b      	ldr	r3, [r7, #20]
 800f178:	3308      	adds	r3, #8
 800f17a:	697a      	ldr	r2, [r7, #20]
 800f17c:	3210      	adds	r2, #16
 800f17e:	60ba      	str	r2, [r7, #8]
 800f180:	6979      	ldr	r1, [r7, #20]
 800f182:	f101 0218 	add.w	r2, r1, #24
 800f186:	607a      	str	r2, [r7, #4]
 800f188:	6978      	ldr	r0, [r7, #20]
 800f18a:	3019      	adds	r0, #25
 800f18c:	697c      	ldr	r4, [r7, #20]
 800f18e:	341c      	adds	r4, #28
 800f190:	697d      	ldr	r5, [r7, #20]
 800f192:	3524      	adds	r5, #36	; 0x24
 800f194:	697e      	ldr	r6, [r7, #20]
 800f196:	362c      	adds	r6, #44	; 0x2c
 800f198:	697a      	ldr	r2, [r7, #20]
 800f19a:	3230      	adds	r2, #48	; 0x30
 800f19c:	6979      	ldr	r1, [r7, #20]
 800f19e:	3138      	adds	r1, #56	; 0x38
 800f1a0:	f107 0e20 	add.w	lr, r7, #32
 800f1a4:	910a      	str	r1, [sp, #40]	; 0x28
 800f1a6:	9209      	str	r2, [sp, #36]	; 0x24
 800f1a8:	9608      	str	r6, [sp, #32]
 800f1aa:	9507      	str	r5, [sp, #28]
 800f1ac:	9406      	str	r4, [sp, #24]
 800f1ae:	9005      	str	r0, [sp, #20]
 800f1b0:	687a      	ldr	r2, [r7, #4]
 800f1b2:	9204      	str	r2, [sp, #16]
 800f1b4:	f107 0118 	add.w	r1, r7, #24
 800f1b8:	9103      	str	r1, [sp, #12]
 800f1ba:	68ba      	ldr	r2, [r7, #8]
 800f1bc:	9202      	str	r2, [sp, #8]
 800f1be:	f107 021c 	add.w	r2, r7, #28
 800f1c2:	9201      	str	r2, [sp, #4]
 800f1c4:	9300      	str	r3, [sp, #0]
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	4672      	mov	r2, lr
 800f1ca:	4918      	ldr	r1, [pc, #96]	; (800f22c <nmea_parse_gga+0xc4>)
 800f1cc:	6938      	ldr	r0, [r7, #16]
 800f1ce:	f7ff fadf 	bl	800e790 <nmea_scan>
 800f1d2:	4603      	mov	r3, r0
 800f1d4:	f083 0301 	eor.w	r3, r3, #1
 800f1d8:	b2db      	uxtb	r3, r3
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d004      	beq.n	800f1e8 <nmea_parse_gga+0x80>
			&frame->hdop,
			&frame->altitude, &frame->altitude_units,
			&frame->height, &frame->height_units))
		//            &frame->dgps_age))
	{
		printf("Error! GGA not parsed");
 800f1de:	4814      	ldr	r0, [pc, #80]	; (800f230 <nmea_parse_gga+0xc8>)
 800f1e0:	f000 f90a 	bl	800f3f8 <iprintf>
		return false;
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	e01d      	b.n	800f224 <nmea_parse_gga+0xbc>
	}
	if (strcmp(type+2, "GGA"))
 800f1e8:	f107 0320 	add.w	r3, r7, #32
 800f1ec:	3302      	adds	r3, #2
 800f1ee:	4911      	ldr	r1, [pc, #68]	; (800f234 <nmea_parse_gga+0xcc>)
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	f7f1 f80d 	bl	8000210 <strcmp>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d004      	beq.n	800f206 <nmea_parse_gga+0x9e>
	{
		printf("Not GGA sentence");
 800f1fc:	480e      	ldr	r0, [pc, #56]	; (800f238 <nmea_parse_gga+0xd0>)
 800f1fe:	f000 f8fb 	bl	800f3f8 <iprintf>
		return false;
 800f202:	2300      	movs	r3, #0
 800f204:	e00e      	b.n	800f224 <nmea_parse_gga+0xbc>
	}
	frame->latitude.value *= latitude_direction;
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	689b      	ldr	r3, [r3, #8]
 800f20a:	69fa      	ldr	r2, [r7, #28]
 800f20c:	fb02 f203 	mul.w	r2, r2, r3
 800f210:	697b      	ldr	r3, [r7, #20]
 800f212:	609a      	str	r2, [r3, #8]
	frame->longitude.value *= longitude_direction;
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	691b      	ldr	r3, [r3, #16]
 800f218:	69ba      	ldr	r2, [r7, #24]
 800f21a:	fb02 f203 	mul.w	r2, r2, r3
 800f21e:	697b      	ldr	r3, [r7, #20]
 800f220:	611a      	str	r2, [r3, #16]

	return true;
 800f222:	2301      	movs	r3, #1
}
 800f224:	4618      	mov	r0, r3
 800f226:	372c      	adds	r7, #44	; 0x2c
 800f228:	46bd      	mov	sp, r7
 800f22a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f22c:	080109c0 	.word	0x080109c0
 800f230:	080109d0 	.word	0x080109d0
 800f234:	08010938 	.word	0x08010938
 800f238:	080109e8 	.word	0x080109e8

0800f23c <nmea_parse_vtg>:



bool nmea_parse_vtg(struct nmea_sentence_vtg *frame, const char *sentence)
{
 800f23c:	b590      	push	{r4, r7, lr}
 800f23e:	b08f      	sub	sp, #60	; 0x3c
 800f240:	af08      	add	r7, sp, #32
 800f242:	6078      	str	r0, [r7, #4]
 800f244:	6039      	str	r1, [r7, #0]
	//Only the A and D values will correspond to an Active and reliable Sentence.
	char type[6];
	char c_true, c_knots, c_magnetic, c_kph; // c_mode_indicator , ;

	//    if (!nmea_scan(sentence, "tfcfcfcfc;c",
	if (!nmea_scan(sentence, "tfc_cfcfcc",
 800f246:	687c      	ldr	r4, [r7, #4]
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	330c      	adds	r3, #12
 800f24c:	687a      	ldr	r2, [r7, #4]
 800f24e:	3214      	adds	r2, #20
 800f250:	6879      	ldr	r1, [r7, #4]
 800f252:	311c      	adds	r1, #28
 800f254:	f107 0010 	add.w	r0, r7, #16
 800f258:	9106      	str	r1, [sp, #24]
 800f25a:	f107 010c 	add.w	r1, r7, #12
 800f25e:	9105      	str	r1, [sp, #20]
 800f260:	9204      	str	r2, [sp, #16]
 800f262:	f107 020e 	add.w	r2, r7, #14
 800f266:	9203      	str	r2, [sp, #12]
 800f268:	9302      	str	r3, [sp, #8]
 800f26a:	f107 030d 	add.w	r3, r7, #13
 800f26e:	9301      	str	r3, [sp, #4]
 800f270:	f107 030f 	add.w	r3, r7, #15
 800f274:	9300      	str	r3, [sp, #0]
 800f276:	4623      	mov	r3, r4
 800f278:	4602      	mov	r2, r0
 800f27a:	4911      	ldr	r1, [pc, #68]	; (800f2c0 <nmea_parse_vtg+0x84>)
 800f27c:	6838      	ldr	r0, [r7, #0]
 800f27e:	f7ff fa87 	bl	800e790 <nmea_scan>
 800f282:	4603      	mov	r3, r0
 800f284:	f083 0301 	eor.w	r3, r3, #1
 800f288:	b2db      	uxtb	r3, r3
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d004      	beq.n	800f298 <nmea_parse_vtg+0x5c>
			&frame->speed_kph,
			&c_kph,
			&frame->mode))
		//					&c_mode_indicator))
	{
		printf("Error! VTG not parsed");
 800f28e:	480d      	ldr	r0, [pc, #52]	; (800f2c4 <nmea_parse_vtg+0x88>)
 800f290:	f000 f8b2 	bl	800f3f8 <iprintf>
		return false;
 800f294:	2300      	movs	r3, #0
 800f296:	e00f      	b.n	800f2b8 <nmea_parse_vtg+0x7c>
	}
	if (strcmp(type+2, "VTG"))
 800f298:	f107 0310 	add.w	r3, r7, #16
 800f29c:	3302      	adds	r3, #2
 800f29e:	490a      	ldr	r1, [pc, #40]	; (800f2c8 <nmea_parse_vtg+0x8c>)
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	f7f0 ffb5 	bl	8000210 <strcmp>
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d004      	beq.n	800f2b6 <nmea_parse_vtg+0x7a>
	{
		printf("Not VTG sentence");
 800f2ac:	4807      	ldr	r0, [pc, #28]	; (800f2cc <nmea_parse_vtg+0x90>)
 800f2ae:	f000 f8a3 	bl	800f3f8 <iprintf>
		return false;
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	e000      	b.n	800f2b8 <nmea_parse_vtg+0x7c>
	}
	return true;
 800f2b6:	2301      	movs	r3, #1
}
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	371c      	adds	r7, #28
 800f2bc:	46bd      	mov	sp, r7
 800f2be:	bd90      	pop	{r4, r7, pc}
 800f2c0:	080109fc 	.word	0x080109fc
 800f2c4:	08010a08 	.word	0x08010a08
 800f2c8:	08010940 	.word	0x08010940
 800f2cc:	08010a20 	.word	0x08010a20

0800f2d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800f2d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800f308 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800f2d4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800f2d6:	e003      	b.n	800f2e0 <LoopCopyDataInit>

0800f2d8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800f2d8:	4b0c      	ldr	r3, [pc, #48]	; (800f30c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800f2da:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800f2dc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800f2de:	3104      	adds	r1, #4

0800f2e0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800f2e0:	480b      	ldr	r0, [pc, #44]	; (800f310 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800f2e2:	4b0c      	ldr	r3, [pc, #48]	; (800f314 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800f2e4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800f2e6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800f2e8:	d3f6      	bcc.n	800f2d8 <CopyDataInit>
  ldr  r2, =_sbss
 800f2ea:	4a0b      	ldr	r2, [pc, #44]	; (800f318 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800f2ec:	e002      	b.n	800f2f4 <LoopFillZerobss>

0800f2ee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800f2ee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800f2f0:	f842 3b04 	str.w	r3, [r2], #4

0800f2f4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800f2f4:	4b09      	ldr	r3, [pc, #36]	; (800f31c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800f2f6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800f2f8:	d3f9      	bcc.n	800f2ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800f2fa:	f7fe fd5d 	bl	800ddb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800f2fe:	f000 f817 	bl	800f330 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800f302:	f7fc fbe3 	bl	800bacc <main>
  bx  lr    
 800f306:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800f308:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800f30c:	08010cb8 	.word	0x08010cb8
  ldr  r0, =_sdata
 800f310:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800f314:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 800f318:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800f31c:	20003440 	.word	0x20003440

0800f320 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800f320:	e7fe      	b.n	800f320 <ADC_IRQHandler>
	...

0800f324 <__errno>:
 800f324:	4b01      	ldr	r3, [pc, #4]	; (800f32c <__errno+0x8>)
 800f326:	6818      	ldr	r0, [r3, #0]
 800f328:	4770      	bx	lr
 800f32a:	bf00      	nop
 800f32c:	20000020 	.word	0x20000020

0800f330 <__libc_init_array>:
 800f330:	b570      	push	{r4, r5, r6, lr}
 800f332:	4e0d      	ldr	r6, [pc, #52]	; (800f368 <__libc_init_array+0x38>)
 800f334:	4c0d      	ldr	r4, [pc, #52]	; (800f36c <__libc_init_array+0x3c>)
 800f336:	1ba4      	subs	r4, r4, r6
 800f338:	10a4      	asrs	r4, r4, #2
 800f33a:	2500      	movs	r5, #0
 800f33c:	42a5      	cmp	r5, r4
 800f33e:	d109      	bne.n	800f354 <__libc_init_array+0x24>
 800f340:	4e0b      	ldr	r6, [pc, #44]	; (800f370 <__libc_init_array+0x40>)
 800f342:	4c0c      	ldr	r4, [pc, #48]	; (800f374 <__libc_init_array+0x44>)
 800f344:	f001 f964 	bl	8010610 <_init>
 800f348:	1ba4      	subs	r4, r4, r6
 800f34a:	10a4      	asrs	r4, r4, #2
 800f34c:	2500      	movs	r5, #0
 800f34e:	42a5      	cmp	r5, r4
 800f350:	d105      	bne.n	800f35e <__libc_init_array+0x2e>
 800f352:	bd70      	pop	{r4, r5, r6, pc}
 800f354:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f358:	4798      	blx	r3
 800f35a:	3501      	adds	r5, #1
 800f35c:	e7ee      	b.n	800f33c <__libc_init_array+0xc>
 800f35e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f362:	4798      	blx	r3
 800f364:	3501      	adds	r5, #1
 800f366:	e7f2      	b.n	800f34e <__libc_init_array+0x1e>
 800f368:	08010cb0 	.word	0x08010cb0
 800f36c:	08010cb0 	.word	0x08010cb0
 800f370:	08010cb0 	.word	0x08010cb0
 800f374:	08010cb4 	.word	0x08010cb4

0800f378 <isprint>:
 800f378:	b510      	push	{r4, lr}
 800f37a:	4604      	mov	r4, r0
 800f37c:	f000 f808 	bl	800f390 <__locale_ctype_ptr>
 800f380:	4420      	add	r0, r4
 800f382:	7840      	ldrb	r0, [r0, #1]
 800f384:	f000 0097 	and.w	r0, r0, #151	; 0x97
 800f388:	bd10      	pop	{r4, pc}

0800f38a <__locale_ctype_ptr_l>:
 800f38a:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800f38e:	4770      	bx	lr

0800f390 <__locale_ctype_ptr>:
 800f390:	4b04      	ldr	r3, [pc, #16]	; (800f3a4 <__locale_ctype_ptr+0x14>)
 800f392:	4a05      	ldr	r2, [pc, #20]	; (800f3a8 <__locale_ctype_ptr+0x18>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	6a1b      	ldr	r3, [r3, #32]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	bf08      	it	eq
 800f39c:	4613      	moveq	r3, r2
 800f39e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800f3a2:	4770      	bx	lr
 800f3a4:	20000020 	.word	0x20000020
 800f3a8:	20000084 	.word	0x20000084

0800f3ac <__ascii_mbtowc>:
 800f3ac:	b082      	sub	sp, #8
 800f3ae:	b901      	cbnz	r1, 800f3b2 <__ascii_mbtowc+0x6>
 800f3b0:	a901      	add	r1, sp, #4
 800f3b2:	b142      	cbz	r2, 800f3c6 <__ascii_mbtowc+0x1a>
 800f3b4:	b14b      	cbz	r3, 800f3ca <__ascii_mbtowc+0x1e>
 800f3b6:	7813      	ldrb	r3, [r2, #0]
 800f3b8:	600b      	str	r3, [r1, #0]
 800f3ba:	7812      	ldrb	r2, [r2, #0]
 800f3bc:	1c10      	adds	r0, r2, #0
 800f3be:	bf18      	it	ne
 800f3c0:	2001      	movne	r0, #1
 800f3c2:	b002      	add	sp, #8
 800f3c4:	4770      	bx	lr
 800f3c6:	4610      	mov	r0, r2
 800f3c8:	e7fb      	b.n	800f3c2 <__ascii_mbtowc+0x16>
 800f3ca:	f06f 0001 	mvn.w	r0, #1
 800f3ce:	e7f8      	b.n	800f3c2 <__ascii_mbtowc+0x16>

0800f3d0 <memcpy>:
 800f3d0:	b510      	push	{r4, lr}
 800f3d2:	1e43      	subs	r3, r0, #1
 800f3d4:	440a      	add	r2, r1
 800f3d6:	4291      	cmp	r1, r2
 800f3d8:	d100      	bne.n	800f3dc <memcpy+0xc>
 800f3da:	bd10      	pop	{r4, pc}
 800f3dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f3e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f3e4:	e7f7      	b.n	800f3d6 <memcpy+0x6>

0800f3e6 <memset>:
 800f3e6:	4402      	add	r2, r0
 800f3e8:	4603      	mov	r3, r0
 800f3ea:	4293      	cmp	r3, r2
 800f3ec:	d100      	bne.n	800f3f0 <memset+0xa>
 800f3ee:	4770      	bx	lr
 800f3f0:	f803 1b01 	strb.w	r1, [r3], #1
 800f3f4:	e7f9      	b.n	800f3ea <memset+0x4>
	...

0800f3f8 <iprintf>:
 800f3f8:	b40f      	push	{r0, r1, r2, r3}
 800f3fa:	4b0a      	ldr	r3, [pc, #40]	; (800f424 <iprintf+0x2c>)
 800f3fc:	b513      	push	{r0, r1, r4, lr}
 800f3fe:	681c      	ldr	r4, [r3, #0]
 800f400:	b124      	cbz	r4, 800f40c <iprintf+0x14>
 800f402:	69a3      	ldr	r3, [r4, #24]
 800f404:	b913      	cbnz	r3, 800f40c <iprintf+0x14>
 800f406:	4620      	mov	r0, r4
 800f408:	f000 fac8 	bl	800f99c <__sinit>
 800f40c:	ab05      	add	r3, sp, #20
 800f40e:	9a04      	ldr	r2, [sp, #16]
 800f410:	68a1      	ldr	r1, [r4, #8]
 800f412:	9301      	str	r3, [sp, #4]
 800f414:	4620      	mov	r0, r4
 800f416:	f000 fc85 	bl	800fd24 <_vfiprintf_r>
 800f41a:	b002      	add	sp, #8
 800f41c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f420:	b004      	add	sp, #16
 800f422:	4770      	bx	lr
 800f424:	20000020 	.word	0x20000020

0800f428 <_puts_r>:
 800f428:	b570      	push	{r4, r5, r6, lr}
 800f42a:	460e      	mov	r6, r1
 800f42c:	4605      	mov	r5, r0
 800f42e:	b118      	cbz	r0, 800f438 <_puts_r+0x10>
 800f430:	6983      	ldr	r3, [r0, #24]
 800f432:	b90b      	cbnz	r3, 800f438 <_puts_r+0x10>
 800f434:	f000 fab2 	bl	800f99c <__sinit>
 800f438:	69ab      	ldr	r3, [r5, #24]
 800f43a:	68ac      	ldr	r4, [r5, #8]
 800f43c:	b913      	cbnz	r3, 800f444 <_puts_r+0x1c>
 800f43e:	4628      	mov	r0, r5
 800f440:	f000 faac 	bl	800f99c <__sinit>
 800f444:	4b23      	ldr	r3, [pc, #140]	; (800f4d4 <_puts_r+0xac>)
 800f446:	429c      	cmp	r4, r3
 800f448:	d117      	bne.n	800f47a <_puts_r+0x52>
 800f44a:	686c      	ldr	r4, [r5, #4]
 800f44c:	89a3      	ldrh	r3, [r4, #12]
 800f44e:	071b      	lsls	r3, r3, #28
 800f450:	d51d      	bpl.n	800f48e <_puts_r+0x66>
 800f452:	6923      	ldr	r3, [r4, #16]
 800f454:	b1db      	cbz	r3, 800f48e <_puts_r+0x66>
 800f456:	3e01      	subs	r6, #1
 800f458:	68a3      	ldr	r3, [r4, #8]
 800f45a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f45e:	3b01      	subs	r3, #1
 800f460:	60a3      	str	r3, [r4, #8]
 800f462:	b9e9      	cbnz	r1, 800f4a0 <_puts_r+0x78>
 800f464:	2b00      	cmp	r3, #0
 800f466:	da2e      	bge.n	800f4c6 <_puts_r+0x9e>
 800f468:	4622      	mov	r2, r4
 800f46a:	210a      	movs	r1, #10
 800f46c:	4628      	mov	r0, r5
 800f46e:	f000 f8d5 	bl	800f61c <__swbuf_r>
 800f472:	3001      	adds	r0, #1
 800f474:	d011      	beq.n	800f49a <_puts_r+0x72>
 800f476:	200a      	movs	r0, #10
 800f478:	bd70      	pop	{r4, r5, r6, pc}
 800f47a:	4b17      	ldr	r3, [pc, #92]	; (800f4d8 <_puts_r+0xb0>)
 800f47c:	429c      	cmp	r4, r3
 800f47e:	d101      	bne.n	800f484 <_puts_r+0x5c>
 800f480:	68ac      	ldr	r4, [r5, #8]
 800f482:	e7e3      	b.n	800f44c <_puts_r+0x24>
 800f484:	4b15      	ldr	r3, [pc, #84]	; (800f4dc <_puts_r+0xb4>)
 800f486:	429c      	cmp	r4, r3
 800f488:	bf08      	it	eq
 800f48a:	68ec      	ldreq	r4, [r5, #12]
 800f48c:	e7de      	b.n	800f44c <_puts_r+0x24>
 800f48e:	4621      	mov	r1, r4
 800f490:	4628      	mov	r0, r5
 800f492:	f000 f923 	bl	800f6dc <__swsetup_r>
 800f496:	2800      	cmp	r0, #0
 800f498:	d0dd      	beq.n	800f456 <_puts_r+0x2e>
 800f49a:	f04f 30ff 	mov.w	r0, #4294967295
 800f49e:	bd70      	pop	{r4, r5, r6, pc}
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	da04      	bge.n	800f4ae <_puts_r+0x86>
 800f4a4:	69a2      	ldr	r2, [r4, #24]
 800f4a6:	4293      	cmp	r3, r2
 800f4a8:	db06      	blt.n	800f4b8 <_puts_r+0x90>
 800f4aa:	290a      	cmp	r1, #10
 800f4ac:	d004      	beq.n	800f4b8 <_puts_r+0x90>
 800f4ae:	6823      	ldr	r3, [r4, #0]
 800f4b0:	1c5a      	adds	r2, r3, #1
 800f4b2:	6022      	str	r2, [r4, #0]
 800f4b4:	7019      	strb	r1, [r3, #0]
 800f4b6:	e7cf      	b.n	800f458 <_puts_r+0x30>
 800f4b8:	4622      	mov	r2, r4
 800f4ba:	4628      	mov	r0, r5
 800f4bc:	f000 f8ae 	bl	800f61c <__swbuf_r>
 800f4c0:	3001      	adds	r0, #1
 800f4c2:	d1c9      	bne.n	800f458 <_puts_r+0x30>
 800f4c4:	e7e9      	b.n	800f49a <_puts_r+0x72>
 800f4c6:	6823      	ldr	r3, [r4, #0]
 800f4c8:	200a      	movs	r0, #10
 800f4ca:	1c5a      	adds	r2, r3, #1
 800f4cc:	6022      	str	r2, [r4, #0]
 800f4ce:	7018      	strb	r0, [r3, #0]
 800f4d0:	bd70      	pop	{r4, r5, r6, pc}
 800f4d2:	bf00      	nop
 800f4d4:	08010c30 	.word	0x08010c30
 800f4d8:	08010c50 	.word	0x08010c50
 800f4dc:	08010c10 	.word	0x08010c10

0800f4e0 <puts>:
 800f4e0:	4b02      	ldr	r3, [pc, #8]	; (800f4ec <puts+0xc>)
 800f4e2:	4601      	mov	r1, r0
 800f4e4:	6818      	ldr	r0, [r3, #0]
 800f4e6:	f7ff bf9f 	b.w	800f428 <_puts_r>
 800f4ea:	bf00      	nop
 800f4ec:	20000020 	.word	0x20000020

0800f4f0 <_strtol_l.isra.0>:
 800f4f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4f4:	4680      	mov	r8, r0
 800f4f6:	4689      	mov	r9, r1
 800f4f8:	4692      	mov	sl, r2
 800f4fa:	461f      	mov	r7, r3
 800f4fc:	468b      	mov	fp, r1
 800f4fe:	465d      	mov	r5, fp
 800f500:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f502:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f506:	f7ff ff40 	bl	800f38a <__locale_ctype_ptr_l>
 800f50a:	4420      	add	r0, r4
 800f50c:	7846      	ldrb	r6, [r0, #1]
 800f50e:	f016 0608 	ands.w	r6, r6, #8
 800f512:	d10b      	bne.n	800f52c <_strtol_l.isra.0+0x3c>
 800f514:	2c2d      	cmp	r4, #45	; 0x2d
 800f516:	d10b      	bne.n	800f530 <_strtol_l.isra.0+0x40>
 800f518:	782c      	ldrb	r4, [r5, #0]
 800f51a:	2601      	movs	r6, #1
 800f51c:	f10b 0502 	add.w	r5, fp, #2
 800f520:	b167      	cbz	r7, 800f53c <_strtol_l.isra.0+0x4c>
 800f522:	2f10      	cmp	r7, #16
 800f524:	d114      	bne.n	800f550 <_strtol_l.isra.0+0x60>
 800f526:	2c30      	cmp	r4, #48	; 0x30
 800f528:	d00a      	beq.n	800f540 <_strtol_l.isra.0+0x50>
 800f52a:	e011      	b.n	800f550 <_strtol_l.isra.0+0x60>
 800f52c:	46ab      	mov	fp, r5
 800f52e:	e7e6      	b.n	800f4fe <_strtol_l.isra.0+0xe>
 800f530:	2c2b      	cmp	r4, #43	; 0x2b
 800f532:	bf04      	itt	eq
 800f534:	782c      	ldrbeq	r4, [r5, #0]
 800f536:	f10b 0502 	addeq.w	r5, fp, #2
 800f53a:	e7f1      	b.n	800f520 <_strtol_l.isra.0+0x30>
 800f53c:	2c30      	cmp	r4, #48	; 0x30
 800f53e:	d127      	bne.n	800f590 <_strtol_l.isra.0+0xa0>
 800f540:	782b      	ldrb	r3, [r5, #0]
 800f542:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f546:	2b58      	cmp	r3, #88	; 0x58
 800f548:	d14b      	bne.n	800f5e2 <_strtol_l.isra.0+0xf2>
 800f54a:	786c      	ldrb	r4, [r5, #1]
 800f54c:	2710      	movs	r7, #16
 800f54e:	3502      	adds	r5, #2
 800f550:	2e00      	cmp	r6, #0
 800f552:	bf0c      	ite	eq
 800f554:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800f558:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800f55c:	2200      	movs	r2, #0
 800f55e:	fbb1 fef7 	udiv	lr, r1, r7
 800f562:	4610      	mov	r0, r2
 800f564:	fb07 1c1e 	mls	ip, r7, lr, r1
 800f568:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800f56c:	2b09      	cmp	r3, #9
 800f56e:	d811      	bhi.n	800f594 <_strtol_l.isra.0+0xa4>
 800f570:	461c      	mov	r4, r3
 800f572:	42a7      	cmp	r7, r4
 800f574:	dd1d      	ble.n	800f5b2 <_strtol_l.isra.0+0xc2>
 800f576:	1c53      	adds	r3, r2, #1
 800f578:	d007      	beq.n	800f58a <_strtol_l.isra.0+0x9a>
 800f57a:	4586      	cmp	lr, r0
 800f57c:	d316      	bcc.n	800f5ac <_strtol_l.isra.0+0xbc>
 800f57e:	d101      	bne.n	800f584 <_strtol_l.isra.0+0x94>
 800f580:	45a4      	cmp	ip, r4
 800f582:	db13      	blt.n	800f5ac <_strtol_l.isra.0+0xbc>
 800f584:	fb00 4007 	mla	r0, r0, r7, r4
 800f588:	2201      	movs	r2, #1
 800f58a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f58e:	e7eb      	b.n	800f568 <_strtol_l.isra.0+0x78>
 800f590:	270a      	movs	r7, #10
 800f592:	e7dd      	b.n	800f550 <_strtol_l.isra.0+0x60>
 800f594:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800f598:	2b19      	cmp	r3, #25
 800f59a:	d801      	bhi.n	800f5a0 <_strtol_l.isra.0+0xb0>
 800f59c:	3c37      	subs	r4, #55	; 0x37
 800f59e:	e7e8      	b.n	800f572 <_strtol_l.isra.0+0x82>
 800f5a0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800f5a4:	2b19      	cmp	r3, #25
 800f5a6:	d804      	bhi.n	800f5b2 <_strtol_l.isra.0+0xc2>
 800f5a8:	3c57      	subs	r4, #87	; 0x57
 800f5aa:	e7e2      	b.n	800f572 <_strtol_l.isra.0+0x82>
 800f5ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f5b0:	e7eb      	b.n	800f58a <_strtol_l.isra.0+0x9a>
 800f5b2:	1c53      	adds	r3, r2, #1
 800f5b4:	d108      	bne.n	800f5c8 <_strtol_l.isra.0+0xd8>
 800f5b6:	2322      	movs	r3, #34	; 0x22
 800f5b8:	f8c8 3000 	str.w	r3, [r8]
 800f5bc:	4608      	mov	r0, r1
 800f5be:	f1ba 0f00 	cmp.w	sl, #0
 800f5c2:	d107      	bne.n	800f5d4 <_strtol_l.isra.0+0xe4>
 800f5c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5c8:	b106      	cbz	r6, 800f5cc <_strtol_l.isra.0+0xdc>
 800f5ca:	4240      	negs	r0, r0
 800f5cc:	f1ba 0f00 	cmp.w	sl, #0
 800f5d0:	d00c      	beq.n	800f5ec <_strtol_l.isra.0+0xfc>
 800f5d2:	b122      	cbz	r2, 800f5de <_strtol_l.isra.0+0xee>
 800f5d4:	3d01      	subs	r5, #1
 800f5d6:	f8ca 5000 	str.w	r5, [sl]
 800f5da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5de:	464d      	mov	r5, r9
 800f5e0:	e7f9      	b.n	800f5d6 <_strtol_l.isra.0+0xe6>
 800f5e2:	2430      	movs	r4, #48	; 0x30
 800f5e4:	2f00      	cmp	r7, #0
 800f5e6:	d1b3      	bne.n	800f550 <_strtol_l.isra.0+0x60>
 800f5e8:	2708      	movs	r7, #8
 800f5ea:	e7b1      	b.n	800f550 <_strtol_l.isra.0+0x60>
 800f5ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f5f0 <strtol>:
 800f5f0:	4b08      	ldr	r3, [pc, #32]	; (800f614 <strtol+0x24>)
 800f5f2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5f4:	681c      	ldr	r4, [r3, #0]
 800f5f6:	4d08      	ldr	r5, [pc, #32]	; (800f618 <strtol+0x28>)
 800f5f8:	6a23      	ldr	r3, [r4, #32]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	bf08      	it	eq
 800f5fe:	462b      	moveq	r3, r5
 800f600:	9300      	str	r3, [sp, #0]
 800f602:	4613      	mov	r3, r2
 800f604:	460a      	mov	r2, r1
 800f606:	4601      	mov	r1, r0
 800f608:	4620      	mov	r0, r4
 800f60a:	f7ff ff71 	bl	800f4f0 <_strtol_l.isra.0>
 800f60e:	b003      	add	sp, #12
 800f610:	bd30      	pop	{r4, r5, pc}
 800f612:	bf00      	nop
 800f614:	20000020 	.word	0x20000020
 800f618:	20000084 	.word	0x20000084

0800f61c <__swbuf_r>:
 800f61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f61e:	460e      	mov	r6, r1
 800f620:	4614      	mov	r4, r2
 800f622:	4605      	mov	r5, r0
 800f624:	b118      	cbz	r0, 800f62e <__swbuf_r+0x12>
 800f626:	6983      	ldr	r3, [r0, #24]
 800f628:	b90b      	cbnz	r3, 800f62e <__swbuf_r+0x12>
 800f62a:	f000 f9b7 	bl	800f99c <__sinit>
 800f62e:	4b21      	ldr	r3, [pc, #132]	; (800f6b4 <__swbuf_r+0x98>)
 800f630:	429c      	cmp	r4, r3
 800f632:	d12a      	bne.n	800f68a <__swbuf_r+0x6e>
 800f634:	686c      	ldr	r4, [r5, #4]
 800f636:	69a3      	ldr	r3, [r4, #24]
 800f638:	60a3      	str	r3, [r4, #8]
 800f63a:	89a3      	ldrh	r3, [r4, #12]
 800f63c:	071a      	lsls	r2, r3, #28
 800f63e:	d52e      	bpl.n	800f69e <__swbuf_r+0x82>
 800f640:	6923      	ldr	r3, [r4, #16]
 800f642:	b363      	cbz	r3, 800f69e <__swbuf_r+0x82>
 800f644:	6923      	ldr	r3, [r4, #16]
 800f646:	6820      	ldr	r0, [r4, #0]
 800f648:	1ac0      	subs	r0, r0, r3
 800f64a:	6963      	ldr	r3, [r4, #20]
 800f64c:	b2f6      	uxtb	r6, r6
 800f64e:	4298      	cmp	r0, r3
 800f650:	4637      	mov	r7, r6
 800f652:	db04      	blt.n	800f65e <__swbuf_r+0x42>
 800f654:	4621      	mov	r1, r4
 800f656:	4628      	mov	r0, r5
 800f658:	f000 f936 	bl	800f8c8 <_fflush_r>
 800f65c:	bb28      	cbnz	r0, 800f6aa <__swbuf_r+0x8e>
 800f65e:	68a3      	ldr	r3, [r4, #8]
 800f660:	3b01      	subs	r3, #1
 800f662:	60a3      	str	r3, [r4, #8]
 800f664:	6823      	ldr	r3, [r4, #0]
 800f666:	1c5a      	adds	r2, r3, #1
 800f668:	6022      	str	r2, [r4, #0]
 800f66a:	701e      	strb	r6, [r3, #0]
 800f66c:	6963      	ldr	r3, [r4, #20]
 800f66e:	3001      	adds	r0, #1
 800f670:	4298      	cmp	r0, r3
 800f672:	d004      	beq.n	800f67e <__swbuf_r+0x62>
 800f674:	89a3      	ldrh	r3, [r4, #12]
 800f676:	07db      	lsls	r3, r3, #31
 800f678:	d519      	bpl.n	800f6ae <__swbuf_r+0x92>
 800f67a:	2e0a      	cmp	r6, #10
 800f67c:	d117      	bne.n	800f6ae <__swbuf_r+0x92>
 800f67e:	4621      	mov	r1, r4
 800f680:	4628      	mov	r0, r5
 800f682:	f000 f921 	bl	800f8c8 <_fflush_r>
 800f686:	b190      	cbz	r0, 800f6ae <__swbuf_r+0x92>
 800f688:	e00f      	b.n	800f6aa <__swbuf_r+0x8e>
 800f68a:	4b0b      	ldr	r3, [pc, #44]	; (800f6b8 <__swbuf_r+0x9c>)
 800f68c:	429c      	cmp	r4, r3
 800f68e:	d101      	bne.n	800f694 <__swbuf_r+0x78>
 800f690:	68ac      	ldr	r4, [r5, #8]
 800f692:	e7d0      	b.n	800f636 <__swbuf_r+0x1a>
 800f694:	4b09      	ldr	r3, [pc, #36]	; (800f6bc <__swbuf_r+0xa0>)
 800f696:	429c      	cmp	r4, r3
 800f698:	bf08      	it	eq
 800f69a:	68ec      	ldreq	r4, [r5, #12]
 800f69c:	e7cb      	b.n	800f636 <__swbuf_r+0x1a>
 800f69e:	4621      	mov	r1, r4
 800f6a0:	4628      	mov	r0, r5
 800f6a2:	f000 f81b 	bl	800f6dc <__swsetup_r>
 800f6a6:	2800      	cmp	r0, #0
 800f6a8:	d0cc      	beq.n	800f644 <__swbuf_r+0x28>
 800f6aa:	f04f 37ff 	mov.w	r7, #4294967295
 800f6ae:	4638      	mov	r0, r7
 800f6b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6b2:	bf00      	nop
 800f6b4:	08010c30 	.word	0x08010c30
 800f6b8:	08010c50 	.word	0x08010c50
 800f6bc:	08010c10 	.word	0x08010c10

0800f6c0 <__ascii_wctomb>:
 800f6c0:	b149      	cbz	r1, 800f6d6 <__ascii_wctomb+0x16>
 800f6c2:	2aff      	cmp	r2, #255	; 0xff
 800f6c4:	bf85      	ittet	hi
 800f6c6:	238a      	movhi	r3, #138	; 0x8a
 800f6c8:	6003      	strhi	r3, [r0, #0]
 800f6ca:	700a      	strbls	r2, [r1, #0]
 800f6cc:	f04f 30ff 	movhi.w	r0, #4294967295
 800f6d0:	bf98      	it	ls
 800f6d2:	2001      	movls	r0, #1
 800f6d4:	4770      	bx	lr
 800f6d6:	4608      	mov	r0, r1
 800f6d8:	4770      	bx	lr
	...

0800f6dc <__swsetup_r>:
 800f6dc:	4b32      	ldr	r3, [pc, #200]	; (800f7a8 <__swsetup_r+0xcc>)
 800f6de:	b570      	push	{r4, r5, r6, lr}
 800f6e0:	681d      	ldr	r5, [r3, #0]
 800f6e2:	4606      	mov	r6, r0
 800f6e4:	460c      	mov	r4, r1
 800f6e6:	b125      	cbz	r5, 800f6f2 <__swsetup_r+0x16>
 800f6e8:	69ab      	ldr	r3, [r5, #24]
 800f6ea:	b913      	cbnz	r3, 800f6f2 <__swsetup_r+0x16>
 800f6ec:	4628      	mov	r0, r5
 800f6ee:	f000 f955 	bl	800f99c <__sinit>
 800f6f2:	4b2e      	ldr	r3, [pc, #184]	; (800f7ac <__swsetup_r+0xd0>)
 800f6f4:	429c      	cmp	r4, r3
 800f6f6:	d10f      	bne.n	800f718 <__swsetup_r+0x3c>
 800f6f8:	686c      	ldr	r4, [r5, #4]
 800f6fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6fe:	b29a      	uxth	r2, r3
 800f700:	0715      	lsls	r5, r2, #28
 800f702:	d42c      	bmi.n	800f75e <__swsetup_r+0x82>
 800f704:	06d0      	lsls	r0, r2, #27
 800f706:	d411      	bmi.n	800f72c <__swsetup_r+0x50>
 800f708:	2209      	movs	r2, #9
 800f70a:	6032      	str	r2, [r6, #0]
 800f70c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f710:	81a3      	strh	r3, [r4, #12]
 800f712:	f04f 30ff 	mov.w	r0, #4294967295
 800f716:	bd70      	pop	{r4, r5, r6, pc}
 800f718:	4b25      	ldr	r3, [pc, #148]	; (800f7b0 <__swsetup_r+0xd4>)
 800f71a:	429c      	cmp	r4, r3
 800f71c:	d101      	bne.n	800f722 <__swsetup_r+0x46>
 800f71e:	68ac      	ldr	r4, [r5, #8]
 800f720:	e7eb      	b.n	800f6fa <__swsetup_r+0x1e>
 800f722:	4b24      	ldr	r3, [pc, #144]	; (800f7b4 <__swsetup_r+0xd8>)
 800f724:	429c      	cmp	r4, r3
 800f726:	bf08      	it	eq
 800f728:	68ec      	ldreq	r4, [r5, #12]
 800f72a:	e7e6      	b.n	800f6fa <__swsetup_r+0x1e>
 800f72c:	0751      	lsls	r1, r2, #29
 800f72e:	d512      	bpl.n	800f756 <__swsetup_r+0x7a>
 800f730:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f732:	b141      	cbz	r1, 800f746 <__swsetup_r+0x6a>
 800f734:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f738:	4299      	cmp	r1, r3
 800f73a:	d002      	beq.n	800f742 <__swsetup_r+0x66>
 800f73c:	4630      	mov	r0, r6
 800f73e:	f000 fa1b 	bl	800fb78 <_free_r>
 800f742:	2300      	movs	r3, #0
 800f744:	6363      	str	r3, [r4, #52]	; 0x34
 800f746:	89a3      	ldrh	r3, [r4, #12]
 800f748:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f74c:	81a3      	strh	r3, [r4, #12]
 800f74e:	2300      	movs	r3, #0
 800f750:	6063      	str	r3, [r4, #4]
 800f752:	6923      	ldr	r3, [r4, #16]
 800f754:	6023      	str	r3, [r4, #0]
 800f756:	89a3      	ldrh	r3, [r4, #12]
 800f758:	f043 0308 	orr.w	r3, r3, #8
 800f75c:	81a3      	strh	r3, [r4, #12]
 800f75e:	6923      	ldr	r3, [r4, #16]
 800f760:	b94b      	cbnz	r3, 800f776 <__swsetup_r+0x9a>
 800f762:	89a3      	ldrh	r3, [r4, #12]
 800f764:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f768:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f76c:	d003      	beq.n	800f776 <__swsetup_r+0x9a>
 800f76e:	4621      	mov	r1, r4
 800f770:	4630      	mov	r0, r6
 800f772:	f000 f9c1 	bl	800faf8 <__smakebuf_r>
 800f776:	89a2      	ldrh	r2, [r4, #12]
 800f778:	f012 0301 	ands.w	r3, r2, #1
 800f77c:	d00c      	beq.n	800f798 <__swsetup_r+0xbc>
 800f77e:	2300      	movs	r3, #0
 800f780:	60a3      	str	r3, [r4, #8]
 800f782:	6963      	ldr	r3, [r4, #20]
 800f784:	425b      	negs	r3, r3
 800f786:	61a3      	str	r3, [r4, #24]
 800f788:	6923      	ldr	r3, [r4, #16]
 800f78a:	b953      	cbnz	r3, 800f7a2 <__swsetup_r+0xc6>
 800f78c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f790:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f794:	d1ba      	bne.n	800f70c <__swsetup_r+0x30>
 800f796:	bd70      	pop	{r4, r5, r6, pc}
 800f798:	0792      	lsls	r2, r2, #30
 800f79a:	bf58      	it	pl
 800f79c:	6963      	ldrpl	r3, [r4, #20]
 800f79e:	60a3      	str	r3, [r4, #8]
 800f7a0:	e7f2      	b.n	800f788 <__swsetup_r+0xac>
 800f7a2:	2000      	movs	r0, #0
 800f7a4:	e7f7      	b.n	800f796 <__swsetup_r+0xba>
 800f7a6:	bf00      	nop
 800f7a8:	20000020 	.word	0x20000020
 800f7ac:	08010c30 	.word	0x08010c30
 800f7b0:	08010c50 	.word	0x08010c50
 800f7b4:	08010c10 	.word	0x08010c10

0800f7b8 <__sflush_r>:
 800f7b8:	898a      	ldrh	r2, [r1, #12]
 800f7ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7be:	4605      	mov	r5, r0
 800f7c0:	0710      	lsls	r0, r2, #28
 800f7c2:	460c      	mov	r4, r1
 800f7c4:	d45a      	bmi.n	800f87c <__sflush_r+0xc4>
 800f7c6:	684b      	ldr	r3, [r1, #4]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	dc05      	bgt.n	800f7d8 <__sflush_r+0x20>
 800f7cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	dc02      	bgt.n	800f7d8 <__sflush_r+0x20>
 800f7d2:	2000      	movs	r0, #0
 800f7d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f7da:	2e00      	cmp	r6, #0
 800f7dc:	d0f9      	beq.n	800f7d2 <__sflush_r+0x1a>
 800f7de:	2300      	movs	r3, #0
 800f7e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f7e4:	682f      	ldr	r7, [r5, #0]
 800f7e6:	602b      	str	r3, [r5, #0]
 800f7e8:	d033      	beq.n	800f852 <__sflush_r+0x9a>
 800f7ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f7ec:	89a3      	ldrh	r3, [r4, #12]
 800f7ee:	075a      	lsls	r2, r3, #29
 800f7f0:	d505      	bpl.n	800f7fe <__sflush_r+0x46>
 800f7f2:	6863      	ldr	r3, [r4, #4]
 800f7f4:	1ac0      	subs	r0, r0, r3
 800f7f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f7f8:	b10b      	cbz	r3, 800f7fe <__sflush_r+0x46>
 800f7fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f7fc:	1ac0      	subs	r0, r0, r3
 800f7fe:	2300      	movs	r3, #0
 800f800:	4602      	mov	r2, r0
 800f802:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f804:	6a21      	ldr	r1, [r4, #32]
 800f806:	4628      	mov	r0, r5
 800f808:	47b0      	blx	r6
 800f80a:	1c43      	adds	r3, r0, #1
 800f80c:	89a3      	ldrh	r3, [r4, #12]
 800f80e:	d106      	bne.n	800f81e <__sflush_r+0x66>
 800f810:	6829      	ldr	r1, [r5, #0]
 800f812:	291d      	cmp	r1, #29
 800f814:	d84b      	bhi.n	800f8ae <__sflush_r+0xf6>
 800f816:	4a2b      	ldr	r2, [pc, #172]	; (800f8c4 <__sflush_r+0x10c>)
 800f818:	40ca      	lsrs	r2, r1
 800f81a:	07d6      	lsls	r6, r2, #31
 800f81c:	d547      	bpl.n	800f8ae <__sflush_r+0xf6>
 800f81e:	2200      	movs	r2, #0
 800f820:	6062      	str	r2, [r4, #4]
 800f822:	04d9      	lsls	r1, r3, #19
 800f824:	6922      	ldr	r2, [r4, #16]
 800f826:	6022      	str	r2, [r4, #0]
 800f828:	d504      	bpl.n	800f834 <__sflush_r+0x7c>
 800f82a:	1c42      	adds	r2, r0, #1
 800f82c:	d101      	bne.n	800f832 <__sflush_r+0x7a>
 800f82e:	682b      	ldr	r3, [r5, #0]
 800f830:	b903      	cbnz	r3, 800f834 <__sflush_r+0x7c>
 800f832:	6560      	str	r0, [r4, #84]	; 0x54
 800f834:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f836:	602f      	str	r7, [r5, #0]
 800f838:	2900      	cmp	r1, #0
 800f83a:	d0ca      	beq.n	800f7d2 <__sflush_r+0x1a>
 800f83c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f840:	4299      	cmp	r1, r3
 800f842:	d002      	beq.n	800f84a <__sflush_r+0x92>
 800f844:	4628      	mov	r0, r5
 800f846:	f000 f997 	bl	800fb78 <_free_r>
 800f84a:	2000      	movs	r0, #0
 800f84c:	6360      	str	r0, [r4, #52]	; 0x34
 800f84e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f852:	6a21      	ldr	r1, [r4, #32]
 800f854:	2301      	movs	r3, #1
 800f856:	4628      	mov	r0, r5
 800f858:	47b0      	blx	r6
 800f85a:	1c41      	adds	r1, r0, #1
 800f85c:	d1c6      	bne.n	800f7ec <__sflush_r+0x34>
 800f85e:	682b      	ldr	r3, [r5, #0]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d0c3      	beq.n	800f7ec <__sflush_r+0x34>
 800f864:	2b1d      	cmp	r3, #29
 800f866:	d001      	beq.n	800f86c <__sflush_r+0xb4>
 800f868:	2b16      	cmp	r3, #22
 800f86a:	d101      	bne.n	800f870 <__sflush_r+0xb8>
 800f86c:	602f      	str	r7, [r5, #0]
 800f86e:	e7b0      	b.n	800f7d2 <__sflush_r+0x1a>
 800f870:	89a3      	ldrh	r3, [r4, #12]
 800f872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f876:	81a3      	strh	r3, [r4, #12]
 800f878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f87c:	690f      	ldr	r7, [r1, #16]
 800f87e:	2f00      	cmp	r7, #0
 800f880:	d0a7      	beq.n	800f7d2 <__sflush_r+0x1a>
 800f882:	0793      	lsls	r3, r2, #30
 800f884:	680e      	ldr	r6, [r1, #0]
 800f886:	bf08      	it	eq
 800f888:	694b      	ldreq	r3, [r1, #20]
 800f88a:	600f      	str	r7, [r1, #0]
 800f88c:	bf18      	it	ne
 800f88e:	2300      	movne	r3, #0
 800f890:	eba6 0807 	sub.w	r8, r6, r7
 800f894:	608b      	str	r3, [r1, #8]
 800f896:	f1b8 0f00 	cmp.w	r8, #0
 800f89a:	dd9a      	ble.n	800f7d2 <__sflush_r+0x1a>
 800f89c:	4643      	mov	r3, r8
 800f89e:	463a      	mov	r2, r7
 800f8a0:	6a21      	ldr	r1, [r4, #32]
 800f8a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f8a4:	4628      	mov	r0, r5
 800f8a6:	47b0      	blx	r6
 800f8a8:	2800      	cmp	r0, #0
 800f8aa:	dc07      	bgt.n	800f8bc <__sflush_r+0x104>
 800f8ac:	89a3      	ldrh	r3, [r4, #12]
 800f8ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f8b2:	81a3      	strh	r3, [r4, #12]
 800f8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8bc:	4407      	add	r7, r0
 800f8be:	eba8 0800 	sub.w	r8, r8, r0
 800f8c2:	e7e8      	b.n	800f896 <__sflush_r+0xde>
 800f8c4:	20400001 	.word	0x20400001

0800f8c8 <_fflush_r>:
 800f8c8:	b538      	push	{r3, r4, r5, lr}
 800f8ca:	690b      	ldr	r3, [r1, #16]
 800f8cc:	4605      	mov	r5, r0
 800f8ce:	460c      	mov	r4, r1
 800f8d0:	b1db      	cbz	r3, 800f90a <_fflush_r+0x42>
 800f8d2:	b118      	cbz	r0, 800f8dc <_fflush_r+0x14>
 800f8d4:	6983      	ldr	r3, [r0, #24]
 800f8d6:	b90b      	cbnz	r3, 800f8dc <_fflush_r+0x14>
 800f8d8:	f000 f860 	bl	800f99c <__sinit>
 800f8dc:	4b0c      	ldr	r3, [pc, #48]	; (800f910 <_fflush_r+0x48>)
 800f8de:	429c      	cmp	r4, r3
 800f8e0:	d109      	bne.n	800f8f6 <_fflush_r+0x2e>
 800f8e2:	686c      	ldr	r4, [r5, #4]
 800f8e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8e8:	b17b      	cbz	r3, 800f90a <_fflush_r+0x42>
 800f8ea:	4621      	mov	r1, r4
 800f8ec:	4628      	mov	r0, r5
 800f8ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8f2:	f7ff bf61 	b.w	800f7b8 <__sflush_r>
 800f8f6:	4b07      	ldr	r3, [pc, #28]	; (800f914 <_fflush_r+0x4c>)
 800f8f8:	429c      	cmp	r4, r3
 800f8fa:	d101      	bne.n	800f900 <_fflush_r+0x38>
 800f8fc:	68ac      	ldr	r4, [r5, #8]
 800f8fe:	e7f1      	b.n	800f8e4 <_fflush_r+0x1c>
 800f900:	4b05      	ldr	r3, [pc, #20]	; (800f918 <_fflush_r+0x50>)
 800f902:	429c      	cmp	r4, r3
 800f904:	bf08      	it	eq
 800f906:	68ec      	ldreq	r4, [r5, #12]
 800f908:	e7ec      	b.n	800f8e4 <_fflush_r+0x1c>
 800f90a:	2000      	movs	r0, #0
 800f90c:	bd38      	pop	{r3, r4, r5, pc}
 800f90e:	bf00      	nop
 800f910:	08010c30 	.word	0x08010c30
 800f914:	08010c50 	.word	0x08010c50
 800f918:	08010c10 	.word	0x08010c10

0800f91c <_cleanup_r>:
 800f91c:	4901      	ldr	r1, [pc, #4]	; (800f924 <_cleanup_r+0x8>)
 800f91e:	f000 b8a9 	b.w	800fa74 <_fwalk_reent>
 800f922:	bf00      	nop
 800f924:	0800f8c9 	.word	0x0800f8c9

0800f928 <std.isra.0>:
 800f928:	2300      	movs	r3, #0
 800f92a:	b510      	push	{r4, lr}
 800f92c:	4604      	mov	r4, r0
 800f92e:	6003      	str	r3, [r0, #0]
 800f930:	6043      	str	r3, [r0, #4]
 800f932:	6083      	str	r3, [r0, #8]
 800f934:	8181      	strh	r1, [r0, #12]
 800f936:	6643      	str	r3, [r0, #100]	; 0x64
 800f938:	81c2      	strh	r2, [r0, #14]
 800f93a:	6103      	str	r3, [r0, #16]
 800f93c:	6143      	str	r3, [r0, #20]
 800f93e:	6183      	str	r3, [r0, #24]
 800f940:	4619      	mov	r1, r3
 800f942:	2208      	movs	r2, #8
 800f944:	305c      	adds	r0, #92	; 0x5c
 800f946:	f7ff fd4e 	bl	800f3e6 <memset>
 800f94a:	4b05      	ldr	r3, [pc, #20]	; (800f960 <std.isra.0+0x38>)
 800f94c:	6263      	str	r3, [r4, #36]	; 0x24
 800f94e:	4b05      	ldr	r3, [pc, #20]	; (800f964 <std.isra.0+0x3c>)
 800f950:	62a3      	str	r3, [r4, #40]	; 0x28
 800f952:	4b05      	ldr	r3, [pc, #20]	; (800f968 <std.isra.0+0x40>)
 800f954:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f956:	4b05      	ldr	r3, [pc, #20]	; (800f96c <std.isra.0+0x44>)
 800f958:	6224      	str	r4, [r4, #32]
 800f95a:	6323      	str	r3, [r4, #48]	; 0x30
 800f95c:	bd10      	pop	{r4, pc}
 800f95e:	bf00      	nop
 800f960:	0801029d 	.word	0x0801029d
 800f964:	080102bf 	.word	0x080102bf
 800f968:	080102f7 	.word	0x080102f7
 800f96c:	0801031b 	.word	0x0801031b

0800f970 <__sfmoreglue>:
 800f970:	b570      	push	{r4, r5, r6, lr}
 800f972:	1e4a      	subs	r2, r1, #1
 800f974:	2568      	movs	r5, #104	; 0x68
 800f976:	4355      	muls	r5, r2
 800f978:	460e      	mov	r6, r1
 800f97a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f97e:	f000 f949 	bl	800fc14 <_malloc_r>
 800f982:	4604      	mov	r4, r0
 800f984:	b140      	cbz	r0, 800f998 <__sfmoreglue+0x28>
 800f986:	2100      	movs	r1, #0
 800f988:	e880 0042 	stmia.w	r0, {r1, r6}
 800f98c:	300c      	adds	r0, #12
 800f98e:	60a0      	str	r0, [r4, #8]
 800f990:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f994:	f7ff fd27 	bl	800f3e6 <memset>
 800f998:	4620      	mov	r0, r4
 800f99a:	bd70      	pop	{r4, r5, r6, pc}

0800f99c <__sinit>:
 800f99c:	6983      	ldr	r3, [r0, #24]
 800f99e:	b510      	push	{r4, lr}
 800f9a0:	4604      	mov	r4, r0
 800f9a2:	bb33      	cbnz	r3, 800f9f2 <__sinit+0x56>
 800f9a4:	6483      	str	r3, [r0, #72]	; 0x48
 800f9a6:	64c3      	str	r3, [r0, #76]	; 0x4c
 800f9a8:	6503      	str	r3, [r0, #80]	; 0x50
 800f9aa:	4b12      	ldr	r3, [pc, #72]	; (800f9f4 <__sinit+0x58>)
 800f9ac:	4a12      	ldr	r2, [pc, #72]	; (800f9f8 <__sinit+0x5c>)
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	6282      	str	r2, [r0, #40]	; 0x28
 800f9b2:	4298      	cmp	r0, r3
 800f9b4:	bf04      	itt	eq
 800f9b6:	2301      	moveq	r3, #1
 800f9b8:	6183      	streq	r3, [r0, #24]
 800f9ba:	f000 f81f 	bl	800f9fc <__sfp>
 800f9be:	6060      	str	r0, [r4, #4]
 800f9c0:	4620      	mov	r0, r4
 800f9c2:	f000 f81b 	bl	800f9fc <__sfp>
 800f9c6:	60a0      	str	r0, [r4, #8]
 800f9c8:	4620      	mov	r0, r4
 800f9ca:	f000 f817 	bl	800f9fc <__sfp>
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	60e0      	str	r0, [r4, #12]
 800f9d2:	2104      	movs	r1, #4
 800f9d4:	6860      	ldr	r0, [r4, #4]
 800f9d6:	f7ff ffa7 	bl	800f928 <std.isra.0>
 800f9da:	2201      	movs	r2, #1
 800f9dc:	2109      	movs	r1, #9
 800f9de:	68a0      	ldr	r0, [r4, #8]
 800f9e0:	f7ff ffa2 	bl	800f928 <std.isra.0>
 800f9e4:	2202      	movs	r2, #2
 800f9e6:	2112      	movs	r1, #18
 800f9e8:	68e0      	ldr	r0, [r4, #12]
 800f9ea:	f7ff ff9d 	bl	800f928 <std.isra.0>
 800f9ee:	2301      	movs	r3, #1
 800f9f0:	61a3      	str	r3, [r4, #24]
 800f9f2:	bd10      	pop	{r4, pc}
 800f9f4:	08010b00 	.word	0x08010b00
 800f9f8:	0800f91d 	.word	0x0800f91d

0800f9fc <__sfp>:
 800f9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9fe:	4b1c      	ldr	r3, [pc, #112]	; (800fa70 <__sfp+0x74>)
 800fa00:	681e      	ldr	r6, [r3, #0]
 800fa02:	69b3      	ldr	r3, [r6, #24]
 800fa04:	4607      	mov	r7, r0
 800fa06:	b913      	cbnz	r3, 800fa0e <__sfp+0x12>
 800fa08:	4630      	mov	r0, r6
 800fa0a:	f7ff ffc7 	bl	800f99c <__sinit>
 800fa0e:	3648      	adds	r6, #72	; 0x48
 800fa10:	68b4      	ldr	r4, [r6, #8]
 800fa12:	6873      	ldr	r3, [r6, #4]
 800fa14:	3b01      	subs	r3, #1
 800fa16:	d503      	bpl.n	800fa20 <__sfp+0x24>
 800fa18:	6833      	ldr	r3, [r6, #0]
 800fa1a:	b133      	cbz	r3, 800fa2a <__sfp+0x2e>
 800fa1c:	6836      	ldr	r6, [r6, #0]
 800fa1e:	e7f7      	b.n	800fa10 <__sfp+0x14>
 800fa20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fa24:	b16d      	cbz	r5, 800fa42 <__sfp+0x46>
 800fa26:	3468      	adds	r4, #104	; 0x68
 800fa28:	e7f4      	b.n	800fa14 <__sfp+0x18>
 800fa2a:	2104      	movs	r1, #4
 800fa2c:	4638      	mov	r0, r7
 800fa2e:	f7ff ff9f 	bl	800f970 <__sfmoreglue>
 800fa32:	6030      	str	r0, [r6, #0]
 800fa34:	2800      	cmp	r0, #0
 800fa36:	d1f1      	bne.n	800fa1c <__sfp+0x20>
 800fa38:	230c      	movs	r3, #12
 800fa3a:	603b      	str	r3, [r7, #0]
 800fa3c:	4604      	mov	r4, r0
 800fa3e:	4620      	mov	r0, r4
 800fa40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fa46:	81e3      	strh	r3, [r4, #14]
 800fa48:	2301      	movs	r3, #1
 800fa4a:	81a3      	strh	r3, [r4, #12]
 800fa4c:	6665      	str	r5, [r4, #100]	; 0x64
 800fa4e:	6025      	str	r5, [r4, #0]
 800fa50:	60a5      	str	r5, [r4, #8]
 800fa52:	6065      	str	r5, [r4, #4]
 800fa54:	6125      	str	r5, [r4, #16]
 800fa56:	6165      	str	r5, [r4, #20]
 800fa58:	61a5      	str	r5, [r4, #24]
 800fa5a:	2208      	movs	r2, #8
 800fa5c:	4629      	mov	r1, r5
 800fa5e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fa62:	f7ff fcc0 	bl	800f3e6 <memset>
 800fa66:	6365      	str	r5, [r4, #52]	; 0x34
 800fa68:	63a5      	str	r5, [r4, #56]	; 0x38
 800fa6a:	64a5      	str	r5, [r4, #72]	; 0x48
 800fa6c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800fa6e:	e7e6      	b.n	800fa3e <__sfp+0x42>
 800fa70:	08010b00 	.word	0x08010b00

0800fa74 <_fwalk_reent>:
 800fa74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa78:	4680      	mov	r8, r0
 800fa7a:	4689      	mov	r9, r1
 800fa7c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fa80:	2600      	movs	r6, #0
 800fa82:	b914      	cbnz	r4, 800fa8a <_fwalk_reent+0x16>
 800fa84:	4630      	mov	r0, r6
 800fa86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa8a:	68a5      	ldr	r5, [r4, #8]
 800fa8c:	6867      	ldr	r7, [r4, #4]
 800fa8e:	3f01      	subs	r7, #1
 800fa90:	d501      	bpl.n	800fa96 <_fwalk_reent+0x22>
 800fa92:	6824      	ldr	r4, [r4, #0]
 800fa94:	e7f5      	b.n	800fa82 <_fwalk_reent+0xe>
 800fa96:	89ab      	ldrh	r3, [r5, #12]
 800fa98:	2b01      	cmp	r3, #1
 800fa9a:	d907      	bls.n	800faac <_fwalk_reent+0x38>
 800fa9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800faa0:	3301      	adds	r3, #1
 800faa2:	d003      	beq.n	800faac <_fwalk_reent+0x38>
 800faa4:	4629      	mov	r1, r5
 800faa6:	4640      	mov	r0, r8
 800faa8:	47c8      	blx	r9
 800faaa:	4306      	orrs	r6, r0
 800faac:	3568      	adds	r5, #104	; 0x68
 800faae:	e7ee      	b.n	800fa8e <_fwalk_reent+0x1a>

0800fab0 <__swhatbuf_r>:
 800fab0:	b570      	push	{r4, r5, r6, lr}
 800fab2:	460e      	mov	r6, r1
 800fab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fab8:	2900      	cmp	r1, #0
 800faba:	b090      	sub	sp, #64	; 0x40
 800fabc:	4614      	mov	r4, r2
 800fabe:	461d      	mov	r5, r3
 800fac0:	da07      	bge.n	800fad2 <__swhatbuf_r+0x22>
 800fac2:	2300      	movs	r3, #0
 800fac4:	602b      	str	r3, [r5, #0]
 800fac6:	89b3      	ldrh	r3, [r6, #12]
 800fac8:	061a      	lsls	r2, r3, #24
 800faca:	d410      	bmi.n	800faee <__swhatbuf_r+0x3e>
 800facc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fad0:	e00e      	b.n	800faf0 <__swhatbuf_r+0x40>
 800fad2:	aa01      	add	r2, sp, #4
 800fad4:	f000 fc48 	bl	8010368 <_fstat_r>
 800fad8:	2800      	cmp	r0, #0
 800fada:	dbf2      	blt.n	800fac2 <__swhatbuf_r+0x12>
 800fadc:	9a02      	ldr	r2, [sp, #8]
 800fade:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fae2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fae6:	425a      	negs	r2, r3
 800fae8:	415a      	adcs	r2, r3
 800faea:	602a      	str	r2, [r5, #0]
 800faec:	e7ee      	b.n	800facc <__swhatbuf_r+0x1c>
 800faee:	2340      	movs	r3, #64	; 0x40
 800faf0:	2000      	movs	r0, #0
 800faf2:	6023      	str	r3, [r4, #0]
 800faf4:	b010      	add	sp, #64	; 0x40
 800faf6:	bd70      	pop	{r4, r5, r6, pc}

0800faf8 <__smakebuf_r>:
 800faf8:	898b      	ldrh	r3, [r1, #12]
 800fafa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fafc:	079d      	lsls	r5, r3, #30
 800fafe:	4606      	mov	r6, r0
 800fb00:	460c      	mov	r4, r1
 800fb02:	d507      	bpl.n	800fb14 <__smakebuf_r+0x1c>
 800fb04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fb08:	6023      	str	r3, [r4, #0]
 800fb0a:	6123      	str	r3, [r4, #16]
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	6163      	str	r3, [r4, #20]
 800fb10:	b002      	add	sp, #8
 800fb12:	bd70      	pop	{r4, r5, r6, pc}
 800fb14:	ab01      	add	r3, sp, #4
 800fb16:	466a      	mov	r2, sp
 800fb18:	f7ff ffca 	bl	800fab0 <__swhatbuf_r>
 800fb1c:	9900      	ldr	r1, [sp, #0]
 800fb1e:	4605      	mov	r5, r0
 800fb20:	4630      	mov	r0, r6
 800fb22:	f000 f877 	bl	800fc14 <_malloc_r>
 800fb26:	b948      	cbnz	r0, 800fb3c <__smakebuf_r+0x44>
 800fb28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb2c:	059a      	lsls	r2, r3, #22
 800fb2e:	d4ef      	bmi.n	800fb10 <__smakebuf_r+0x18>
 800fb30:	f023 0303 	bic.w	r3, r3, #3
 800fb34:	f043 0302 	orr.w	r3, r3, #2
 800fb38:	81a3      	strh	r3, [r4, #12]
 800fb3a:	e7e3      	b.n	800fb04 <__smakebuf_r+0xc>
 800fb3c:	4b0d      	ldr	r3, [pc, #52]	; (800fb74 <__smakebuf_r+0x7c>)
 800fb3e:	62b3      	str	r3, [r6, #40]	; 0x28
 800fb40:	89a3      	ldrh	r3, [r4, #12]
 800fb42:	6020      	str	r0, [r4, #0]
 800fb44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb48:	81a3      	strh	r3, [r4, #12]
 800fb4a:	9b00      	ldr	r3, [sp, #0]
 800fb4c:	6163      	str	r3, [r4, #20]
 800fb4e:	9b01      	ldr	r3, [sp, #4]
 800fb50:	6120      	str	r0, [r4, #16]
 800fb52:	b15b      	cbz	r3, 800fb6c <__smakebuf_r+0x74>
 800fb54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb58:	4630      	mov	r0, r6
 800fb5a:	f000 fc17 	bl	801038c <_isatty_r>
 800fb5e:	b128      	cbz	r0, 800fb6c <__smakebuf_r+0x74>
 800fb60:	89a3      	ldrh	r3, [r4, #12]
 800fb62:	f023 0303 	bic.w	r3, r3, #3
 800fb66:	f043 0301 	orr.w	r3, r3, #1
 800fb6a:	81a3      	strh	r3, [r4, #12]
 800fb6c:	89a3      	ldrh	r3, [r4, #12]
 800fb6e:	431d      	orrs	r5, r3
 800fb70:	81a5      	strh	r5, [r4, #12]
 800fb72:	e7cd      	b.n	800fb10 <__smakebuf_r+0x18>
 800fb74:	0800f91d 	.word	0x0800f91d

0800fb78 <_free_r>:
 800fb78:	b538      	push	{r3, r4, r5, lr}
 800fb7a:	4605      	mov	r5, r0
 800fb7c:	2900      	cmp	r1, #0
 800fb7e:	d045      	beq.n	800fc0c <_free_r+0x94>
 800fb80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb84:	1f0c      	subs	r4, r1, #4
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	bfb8      	it	lt
 800fb8a:	18e4      	addlt	r4, r4, r3
 800fb8c:	f000 fc20 	bl	80103d0 <__malloc_lock>
 800fb90:	4a1f      	ldr	r2, [pc, #124]	; (800fc10 <_free_r+0x98>)
 800fb92:	6813      	ldr	r3, [r2, #0]
 800fb94:	4610      	mov	r0, r2
 800fb96:	b933      	cbnz	r3, 800fba6 <_free_r+0x2e>
 800fb98:	6063      	str	r3, [r4, #4]
 800fb9a:	6014      	str	r4, [r2, #0]
 800fb9c:	4628      	mov	r0, r5
 800fb9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fba2:	f000 bc16 	b.w	80103d2 <__malloc_unlock>
 800fba6:	42a3      	cmp	r3, r4
 800fba8:	d90c      	bls.n	800fbc4 <_free_r+0x4c>
 800fbaa:	6821      	ldr	r1, [r4, #0]
 800fbac:	1862      	adds	r2, r4, r1
 800fbae:	4293      	cmp	r3, r2
 800fbb0:	bf04      	itt	eq
 800fbb2:	681a      	ldreq	r2, [r3, #0]
 800fbb4:	685b      	ldreq	r3, [r3, #4]
 800fbb6:	6063      	str	r3, [r4, #4]
 800fbb8:	bf04      	itt	eq
 800fbba:	1852      	addeq	r2, r2, r1
 800fbbc:	6022      	streq	r2, [r4, #0]
 800fbbe:	6004      	str	r4, [r0, #0]
 800fbc0:	e7ec      	b.n	800fb9c <_free_r+0x24>
 800fbc2:	4613      	mov	r3, r2
 800fbc4:	685a      	ldr	r2, [r3, #4]
 800fbc6:	b10a      	cbz	r2, 800fbcc <_free_r+0x54>
 800fbc8:	42a2      	cmp	r2, r4
 800fbca:	d9fa      	bls.n	800fbc2 <_free_r+0x4a>
 800fbcc:	6819      	ldr	r1, [r3, #0]
 800fbce:	1858      	adds	r0, r3, r1
 800fbd0:	42a0      	cmp	r0, r4
 800fbd2:	d10b      	bne.n	800fbec <_free_r+0x74>
 800fbd4:	6820      	ldr	r0, [r4, #0]
 800fbd6:	4401      	add	r1, r0
 800fbd8:	1858      	adds	r0, r3, r1
 800fbda:	4282      	cmp	r2, r0
 800fbdc:	6019      	str	r1, [r3, #0]
 800fbde:	d1dd      	bne.n	800fb9c <_free_r+0x24>
 800fbe0:	6810      	ldr	r0, [r2, #0]
 800fbe2:	6852      	ldr	r2, [r2, #4]
 800fbe4:	605a      	str	r2, [r3, #4]
 800fbe6:	4401      	add	r1, r0
 800fbe8:	6019      	str	r1, [r3, #0]
 800fbea:	e7d7      	b.n	800fb9c <_free_r+0x24>
 800fbec:	d902      	bls.n	800fbf4 <_free_r+0x7c>
 800fbee:	230c      	movs	r3, #12
 800fbf0:	602b      	str	r3, [r5, #0]
 800fbf2:	e7d3      	b.n	800fb9c <_free_r+0x24>
 800fbf4:	6820      	ldr	r0, [r4, #0]
 800fbf6:	1821      	adds	r1, r4, r0
 800fbf8:	428a      	cmp	r2, r1
 800fbfa:	bf04      	itt	eq
 800fbfc:	6811      	ldreq	r1, [r2, #0]
 800fbfe:	6852      	ldreq	r2, [r2, #4]
 800fc00:	6062      	str	r2, [r4, #4]
 800fc02:	bf04      	itt	eq
 800fc04:	1809      	addeq	r1, r1, r0
 800fc06:	6021      	streq	r1, [r4, #0]
 800fc08:	605c      	str	r4, [r3, #4]
 800fc0a:	e7c7      	b.n	800fb9c <_free_r+0x24>
 800fc0c:	bd38      	pop	{r3, r4, r5, pc}
 800fc0e:	bf00      	nop
 800fc10:	20000dfc 	.word	0x20000dfc

0800fc14 <_malloc_r>:
 800fc14:	b570      	push	{r4, r5, r6, lr}
 800fc16:	1ccd      	adds	r5, r1, #3
 800fc18:	f025 0503 	bic.w	r5, r5, #3
 800fc1c:	3508      	adds	r5, #8
 800fc1e:	2d0c      	cmp	r5, #12
 800fc20:	bf38      	it	cc
 800fc22:	250c      	movcc	r5, #12
 800fc24:	2d00      	cmp	r5, #0
 800fc26:	4606      	mov	r6, r0
 800fc28:	db01      	blt.n	800fc2e <_malloc_r+0x1a>
 800fc2a:	42a9      	cmp	r1, r5
 800fc2c:	d903      	bls.n	800fc36 <_malloc_r+0x22>
 800fc2e:	230c      	movs	r3, #12
 800fc30:	6033      	str	r3, [r6, #0]
 800fc32:	2000      	movs	r0, #0
 800fc34:	bd70      	pop	{r4, r5, r6, pc}
 800fc36:	f000 fbcb 	bl	80103d0 <__malloc_lock>
 800fc3a:	4a23      	ldr	r2, [pc, #140]	; (800fcc8 <_malloc_r+0xb4>)
 800fc3c:	6814      	ldr	r4, [r2, #0]
 800fc3e:	4621      	mov	r1, r4
 800fc40:	b991      	cbnz	r1, 800fc68 <_malloc_r+0x54>
 800fc42:	4c22      	ldr	r4, [pc, #136]	; (800fccc <_malloc_r+0xb8>)
 800fc44:	6823      	ldr	r3, [r4, #0]
 800fc46:	b91b      	cbnz	r3, 800fc50 <_malloc_r+0x3c>
 800fc48:	4630      	mov	r0, r6
 800fc4a:	f000 fb17 	bl	801027c <_sbrk_r>
 800fc4e:	6020      	str	r0, [r4, #0]
 800fc50:	4629      	mov	r1, r5
 800fc52:	4630      	mov	r0, r6
 800fc54:	f000 fb12 	bl	801027c <_sbrk_r>
 800fc58:	1c43      	adds	r3, r0, #1
 800fc5a:	d126      	bne.n	800fcaa <_malloc_r+0x96>
 800fc5c:	230c      	movs	r3, #12
 800fc5e:	6033      	str	r3, [r6, #0]
 800fc60:	4630      	mov	r0, r6
 800fc62:	f000 fbb6 	bl	80103d2 <__malloc_unlock>
 800fc66:	e7e4      	b.n	800fc32 <_malloc_r+0x1e>
 800fc68:	680b      	ldr	r3, [r1, #0]
 800fc6a:	1b5b      	subs	r3, r3, r5
 800fc6c:	d41a      	bmi.n	800fca4 <_malloc_r+0x90>
 800fc6e:	2b0b      	cmp	r3, #11
 800fc70:	d90f      	bls.n	800fc92 <_malloc_r+0x7e>
 800fc72:	600b      	str	r3, [r1, #0]
 800fc74:	50cd      	str	r5, [r1, r3]
 800fc76:	18cc      	adds	r4, r1, r3
 800fc78:	4630      	mov	r0, r6
 800fc7a:	f000 fbaa 	bl	80103d2 <__malloc_unlock>
 800fc7e:	f104 000b 	add.w	r0, r4, #11
 800fc82:	1d23      	adds	r3, r4, #4
 800fc84:	f020 0007 	bic.w	r0, r0, #7
 800fc88:	1ac3      	subs	r3, r0, r3
 800fc8a:	d01b      	beq.n	800fcc4 <_malloc_r+0xb0>
 800fc8c:	425a      	negs	r2, r3
 800fc8e:	50e2      	str	r2, [r4, r3]
 800fc90:	bd70      	pop	{r4, r5, r6, pc}
 800fc92:	428c      	cmp	r4, r1
 800fc94:	bf0d      	iteet	eq
 800fc96:	6863      	ldreq	r3, [r4, #4]
 800fc98:	684b      	ldrne	r3, [r1, #4]
 800fc9a:	6063      	strne	r3, [r4, #4]
 800fc9c:	6013      	streq	r3, [r2, #0]
 800fc9e:	bf18      	it	ne
 800fca0:	460c      	movne	r4, r1
 800fca2:	e7e9      	b.n	800fc78 <_malloc_r+0x64>
 800fca4:	460c      	mov	r4, r1
 800fca6:	6849      	ldr	r1, [r1, #4]
 800fca8:	e7ca      	b.n	800fc40 <_malloc_r+0x2c>
 800fcaa:	1cc4      	adds	r4, r0, #3
 800fcac:	f024 0403 	bic.w	r4, r4, #3
 800fcb0:	42a0      	cmp	r0, r4
 800fcb2:	d005      	beq.n	800fcc0 <_malloc_r+0xac>
 800fcb4:	1a21      	subs	r1, r4, r0
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	f000 fae0 	bl	801027c <_sbrk_r>
 800fcbc:	3001      	adds	r0, #1
 800fcbe:	d0cd      	beq.n	800fc5c <_malloc_r+0x48>
 800fcc0:	6025      	str	r5, [r4, #0]
 800fcc2:	e7d9      	b.n	800fc78 <_malloc_r+0x64>
 800fcc4:	bd70      	pop	{r4, r5, r6, pc}
 800fcc6:	bf00      	nop
 800fcc8:	20000dfc 	.word	0x20000dfc
 800fccc:	20000e00 	.word	0x20000e00

0800fcd0 <__sfputc_r>:
 800fcd0:	6893      	ldr	r3, [r2, #8]
 800fcd2:	3b01      	subs	r3, #1
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	b410      	push	{r4}
 800fcd8:	6093      	str	r3, [r2, #8]
 800fcda:	da09      	bge.n	800fcf0 <__sfputc_r+0x20>
 800fcdc:	6994      	ldr	r4, [r2, #24]
 800fcde:	42a3      	cmp	r3, r4
 800fce0:	db02      	blt.n	800fce8 <__sfputc_r+0x18>
 800fce2:	b2cb      	uxtb	r3, r1
 800fce4:	2b0a      	cmp	r3, #10
 800fce6:	d103      	bne.n	800fcf0 <__sfputc_r+0x20>
 800fce8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fcec:	f7ff bc96 	b.w	800f61c <__swbuf_r>
 800fcf0:	6813      	ldr	r3, [r2, #0]
 800fcf2:	1c58      	adds	r0, r3, #1
 800fcf4:	6010      	str	r0, [r2, #0]
 800fcf6:	7019      	strb	r1, [r3, #0]
 800fcf8:	b2c8      	uxtb	r0, r1
 800fcfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fcfe:	4770      	bx	lr

0800fd00 <__sfputs_r>:
 800fd00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd02:	4606      	mov	r6, r0
 800fd04:	460f      	mov	r7, r1
 800fd06:	4614      	mov	r4, r2
 800fd08:	18d5      	adds	r5, r2, r3
 800fd0a:	42ac      	cmp	r4, r5
 800fd0c:	d101      	bne.n	800fd12 <__sfputs_r+0x12>
 800fd0e:	2000      	movs	r0, #0
 800fd10:	e007      	b.n	800fd22 <__sfputs_r+0x22>
 800fd12:	463a      	mov	r2, r7
 800fd14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd18:	4630      	mov	r0, r6
 800fd1a:	f7ff ffd9 	bl	800fcd0 <__sfputc_r>
 800fd1e:	1c43      	adds	r3, r0, #1
 800fd20:	d1f3      	bne.n	800fd0a <__sfputs_r+0xa>
 800fd22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fd24 <_vfiprintf_r>:
 800fd24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd28:	b09d      	sub	sp, #116	; 0x74
 800fd2a:	460c      	mov	r4, r1
 800fd2c:	4617      	mov	r7, r2
 800fd2e:	9303      	str	r3, [sp, #12]
 800fd30:	4606      	mov	r6, r0
 800fd32:	b118      	cbz	r0, 800fd3c <_vfiprintf_r+0x18>
 800fd34:	6983      	ldr	r3, [r0, #24]
 800fd36:	b90b      	cbnz	r3, 800fd3c <_vfiprintf_r+0x18>
 800fd38:	f7ff fe30 	bl	800f99c <__sinit>
 800fd3c:	4b7c      	ldr	r3, [pc, #496]	; (800ff30 <_vfiprintf_r+0x20c>)
 800fd3e:	429c      	cmp	r4, r3
 800fd40:	d157      	bne.n	800fdf2 <_vfiprintf_r+0xce>
 800fd42:	6874      	ldr	r4, [r6, #4]
 800fd44:	89a3      	ldrh	r3, [r4, #12]
 800fd46:	0718      	lsls	r0, r3, #28
 800fd48:	d55d      	bpl.n	800fe06 <_vfiprintf_r+0xe2>
 800fd4a:	6923      	ldr	r3, [r4, #16]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d05a      	beq.n	800fe06 <_vfiprintf_r+0xe2>
 800fd50:	2300      	movs	r3, #0
 800fd52:	9309      	str	r3, [sp, #36]	; 0x24
 800fd54:	2320      	movs	r3, #32
 800fd56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd5a:	2330      	movs	r3, #48	; 0x30
 800fd5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fd60:	f04f 0b01 	mov.w	fp, #1
 800fd64:	46b8      	mov	r8, r7
 800fd66:	4645      	mov	r5, r8
 800fd68:	f815 3b01 	ldrb.w	r3, [r5], #1
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d155      	bne.n	800fe1c <_vfiprintf_r+0xf8>
 800fd70:	ebb8 0a07 	subs.w	sl, r8, r7
 800fd74:	d00b      	beq.n	800fd8e <_vfiprintf_r+0x6a>
 800fd76:	4653      	mov	r3, sl
 800fd78:	463a      	mov	r2, r7
 800fd7a:	4621      	mov	r1, r4
 800fd7c:	4630      	mov	r0, r6
 800fd7e:	f7ff ffbf 	bl	800fd00 <__sfputs_r>
 800fd82:	3001      	adds	r0, #1
 800fd84:	f000 80c4 	beq.w	800ff10 <_vfiprintf_r+0x1ec>
 800fd88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd8a:	4453      	add	r3, sl
 800fd8c:	9309      	str	r3, [sp, #36]	; 0x24
 800fd8e:	f898 3000 	ldrb.w	r3, [r8]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	f000 80bc 	beq.w	800ff10 <_vfiprintf_r+0x1ec>
 800fd98:	2300      	movs	r3, #0
 800fd9a:	f04f 32ff 	mov.w	r2, #4294967295
 800fd9e:	9304      	str	r3, [sp, #16]
 800fda0:	9307      	str	r3, [sp, #28]
 800fda2:	9205      	str	r2, [sp, #20]
 800fda4:	9306      	str	r3, [sp, #24]
 800fda6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fdaa:	931a      	str	r3, [sp, #104]	; 0x68
 800fdac:	2205      	movs	r2, #5
 800fdae:	7829      	ldrb	r1, [r5, #0]
 800fdb0:	4860      	ldr	r0, [pc, #384]	; (800ff34 <_vfiprintf_r+0x210>)
 800fdb2:	f7f0 fa3d 	bl	8000230 <memchr>
 800fdb6:	f105 0801 	add.w	r8, r5, #1
 800fdba:	9b04      	ldr	r3, [sp, #16]
 800fdbc:	2800      	cmp	r0, #0
 800fdbe:	d131      	bne.n	800fe24 <_vfiprintf_r+0x100>
 800fdc0:	06d9      	lsls	r1, r3, #27
 800fdc2:	bf44      	itt	mi
 800fdc4:	2220      	movmi	r2, #32
 800fdc6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fdca:	071a      	lsls	r2, r3, #28
 800fdcc:	bf44      	itt	mi
 800fdce:	222b      	movmi	r2, #43	; 0x2b
 800fdd0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fdd4:	782a      	ldrb	r2, [r5, #0]
 800fdd6:	2a2a      	cmp	r2, #42	; 0x2a
 800fdd8:	d02c      	beq.n	800fe34 <_vfiprintf_r+0x110>
 800fdda:	9a07      	ldr	r2, [sp, #28]
 800fddc:	2100      	movs	r1, #0
 800fdde:	200a      	movs	r0, #10
 800fde0:	46a8      	mov	r8, r5
 800fde2:	3501      	adds	r5, #1
 800fde4:	f898 3000 	ldrb.w	r3, [r8]
 800fde8:	3b30      	subs	r3, #48	; 0x30
 800fdea:	2b09      	cmp	r3, #9
 800fdec:	d96d      	bls.n	800feca <_vfiprintf_r+0x1a6>
 800fdee:	b371      	cbz	r1, 800fe4e <_vfiprintf_r+0x12a>
 800fdf0:	e026      	b.n	800fe40 <_vfiprintf_r+0x11c>
 800fdf2:	4b51      	ldr	r3, [pc, #324]	; (800ff38 <_vfiprintf_r+0x214>)
 800fdf4:	429c      	cmp	r4, r3
 800fdf6:	d101      	bne.n	800fdfc <_vfiprintf_r+0xd8>
 800fdf8:	68b4      	ldr	r4, [r6, #8]
 800fdfa:	e7a3      	b.n	800fd44 <_vfiprintf_r+0x20>
 800fdfc:	4b4f      	ldr	r3, [pc, #316]	; (800ff3c <_vfiprintf_r+0x218>)
 800fdfe:	429c      	cmp	r4, r3
 800fe00:	bf08      	it	eq
 800fe02:	68f4      	ldreq	r4, [r6, #12]
 800fe04:	e79e      	b.n	800fd44 <_vfiprintf_r+0x20>
 800fe06:	4621      	mov	r1, r4
 800fe08:	4630      	mov	r0, r6
 800fe0a:	f7ff fc67 	bl	800f6dc <__swsetup_r>
 800fe0e:	2800      	cmp	r0, #0
 800fe10:	d09e      	beq.n	800fd50 <_vfiprintf_r+0x2c>
 800fe12:	f04f 30ff 	mov.w	r0, #4294967295
 800fe16:	b01d      	add	sp, #116	; 0x74
 800fe18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe1c:	2b25      	cmp	r3, #37	; 0x25
 800fe1e:	d0a7      	beq.n	800fd70 <_vfiprintf_r+0x4c>
 800fe20:	46a8      	mov	r8, r5
 800fe22:	e7a0      	b.n	800fd66 <_vfiprintf_r+0x42>
 800fe24:	4a43      	ldr	r2, [pc, #268]	; (800ff34 <_vfiprintf_r+0x210>)
 800fe26:	1a80      	subs	r0, r0, r2
 800fe28:	fa0b f000 	lsl.w	r0, fp, r0
 800fe2c:	4318      	orrs	r0, r3
 800fe2e:	9004      	str	r0, [sp, #16]
 800fe30:	4645      	mov	r5, r8
 800fe32:	e7bb      	b.n	800fdac <_vfiprintf_r+0x88>
 800fe34:	9a03      	ldr	r2, [sp, #12]
 800fe36:	1d11      	adds	r1, r2, #4
 800fe38:	6812      	ldr	r2, [r2, #0]
 800fe3a:	9103      	str	r1, [sp, #12]
 800fe3c:	2a00      	cmp	r2, #0
 800fe3e:	db01      	blt.n	800fe44 <_vfiprintf_r+0x120>
 800fe40:	9207      	str	r2, [sp, #28]
 800fe42:	e004      	b.n	800fe4e <_vfiprintf_r+0x12a>
 800fe44:	4252      	negs	r2, r2
 800fe46:	f043 0302 	orr.w	r3, r3, #2
 800fe4a:	9207      	str	r2, [sp, #28]
 800fe4c:	9304      	str	r3, [sp, #16]
 800fe4e:	f898 3000 	ldrb.w	r3, [r8]
 800fe52:	2b2e      	cmp	r3, #46	; 0x2e
 800fe54:	d110      	bne.n	800fe78 <_vfiprintf_r+0x154>
 800fe56:	f898 3001 	ldrb.w	r3, [r8, #1]
 800fe5a:	2b2a      	cmp	r3, #42	; 0x2a
 800fe5c:	f108 0101 	add.w	r1, r8, #1
 800fe60:	d137      	bne.n	800fed2 <_vfiprintf_r+0x1ae>
 800fe62:	9b03      	ldr	r3, [sp, #12]
 800fe64:	1d1a      	adds	r2, r3, #4
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	9203      	str	r2, [sp, #12]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	bfb8      	it	lt
 800fe6e:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe72:	f108 0802 	add.w	r8, r8, #2
 800fe76:	9305      	str	r3, [sp, #20]
 800fe78:	4d31      	ldr	r5, [pc, #196]	; (800ff40 <_vfiprintf_r+0x21c>)
 800fe7a:	f898 1000 	ldrb.w	r1, [r8]
 800fe7e:	2203      	movs	r2, #3
 800fe80:	4628      	mov	r0, r5
 800fe82:	f7f0 f9d5 	bl	8000230 <memchr>
 800fe86:	b140      	cbz	r0, 800fe9a <_vfiprintf_r+0x176>
 800fe88:	2340      	movs	r3, #64	; 0x40
 800fe8a:	1b40      	subs	r0, r0, r5
 800fe8c:	fa03 f000 	lsl.w	r0, r3, r0
 800fe90:	9b04      	ldr	r3, [sp, #16]
 800fe92:	4303      	orrs	r3, r0
 800fe94:	9304      	str	r3, [sp, #16]
 800fe96:	f108 0801 	add.w	r8, r8, #1
 800fe9a:	f898 1000 	ldrb.w	r1, [r8]
 800fe9e:	4829      	ldr	r0, [pc, #164]	; (800ff44 <_vfiprintf_r+0x220>)
 800fea0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fea4:	2206      	movs	r2, #6
 800fea6:	f108 0701 	add.w	r7, r8, #1
 800feaa:	f7f0 f9c1 	bl	8000230 <memchr>
 800feae:	2800      	cmp	r0, #0
 800feb0:	d034      	beq.n	800ff1c <_vfiprintf_r+0x1f8>
 800feb2:	4b25      	ldr	r3, [pc, #148]	; (800ff48 <_vfiprintf_r+0x224>)
 800feb4:	bb03      	cbnz	r3, 800fef8 <_vfiprintf_r+0x1d4>
 800feb6:	9b03      	ldr	r3, [sp, #12]
 800feb8:	3307      	adds	r3, #7
 800feba:	f023 0307 	bic.w	r3, r3, #7
 800febe:	3308      	adds	r3, #8
 800fec0:	9303      	str	r3, [sp, #12]
 800fec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fec4:	444b      	add	r3, r9
 800fec6:	9309      	str	r3, [sp, #36]	; 0x24
 800fec8:	e74c      	b.n	800fd64 <_vfiprintf_r+0x40>
 800feca:	fb00 3202 	mla	r2, r0, r2, r3
 800fece:	2101      	movs	r1, #1
 800fed0:	e786      	b.n	800fde0 <_vfiprintf_r+0xbc>
 800fed2:	2300      	movs	r3, #0
 800fed4:	9305      	str	r3, [sp, #20]
 800fed6:	4618      	mov	r0, r3
 800fed8:	250a      	movs	r5, #10
 800feda:	4688      	mov	r8, r1
 800fedc:	3101      	adds	r1, #1
 800fede:	f898 2000 	ldrb.w	r2, [r8]
 800fee2:	3a30      	subs	r2, #48	; 0x30
 800fee4:	2a09      	cmp	r2, #9
 800fee6:	d903      	bls.n	800fef0 <_vfiprintf_r+0x1cc>
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d0c5      	beq.n	800fe78 <_vfiprintf_r+0x154>
 800feec:	9005      	str	r0, [sp, #20]
 800feee:	e7c3      	b.n	800fe78 <_vfiprintf_r+0x154>
 800fef0:	fb05 2000 	mla	r0, r5, r0, r2
 800fef4:	2301      	movs	r3, #1
 800fef6:	e7f0      	b.n	800feda <_vfiprintf_r+0x1b6>
 800fef8:	ab03      	add	r3, sp, #12
 800fefa:	9300      	str	r3, [sp, #0]
 800fefc:	4622      	mov	r2, r4
 800fefe:	4b13      	ldr	r3, [pc, #76]	; (800ff4c <_vfiprintf_r+0x228>)
 800ff00:	a904      	add	r1, sp, #16
 800ff02:	4630      	mov	r0, r6
 800ff04:	f3af 8000 	nop.w
 800ff08:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ff0c:	4681      	mov	r9, r0
 800ff0e:	d1d8      	bne.n	800fec2 <_vfiprintf_r+0x19e>
 800ff10:	89a3      	ldrh	r3, [r4, #12]
 800ff12:	065b      	lsls	r3, r3, #25
 800ff14:	f53f af7d 	bmi.w	800fe12 <_vfiprintf_r+0xee>
 800ff18:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ff1a:	e77c      	b.n	800fe16 <_vfiprintf_r+0xf2>
 800ff1c:	ab03      	add	r3, sp, #12
 800ff1e:	9300      	str	r3, [sp, #0]
 800ff20:	4622      	mov	r2, r4
 800ff22:	4b0a      	ldr	r3, [pc, #40]	; (800ff4c <_vfiprintf_r+0x228>)
 800ff24:	a904      	add	r1, sp, #16
 800ff26:	4630      	mov	r0, r6
 800ff28:	f000 f888 	bl	801003c <_printf_i>
 800ff2c:	e7ec      	b.n	800ff08 <_vfiprintf_r+0x1e4>
 800ff2e:	bf00      	nop
 800ff30:	08010c30 	.word	0x08010c30
 800ff34:	08010c70 	.word	0x08010c70
 800ff38:	08010c50 	.word	0x08010c50
 800ff3c:	08010c10 	.word	0x08010c10
 800ff40:	08010c76 	.word	0x08010c76
 800ff44:	08010c7a 	.word	0x08010c7a
 800ff48:	00000000 	.word	0x00000000
 800ff4c:	0800fd01 	.word	0x0800fd01

0800ff50 <_printf_common>:
 800ff50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff54:	4691      	mov	r9, r2
 800ff56:	461f      	mov	r7, r3
 800ff58:	688a      	ldr	r2, [r1, #8]
 800ff5a:	690b      	ldr	r3, [r1, #16]
 800ff5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ff60:	4293      	cmp	r3, r2
 800ff62:	bfb8      	it	lt
 800ff64:	4613      	movlt	r3, r2
 800ff66:	f8c9 3000 	str.w	r3, [r9]
 800ff6a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ff6e:	4606      	mov	r6, r0
 800ff70:	460c      	mov	r4, r1
 800ff72:	b112      	cbz	r2, 800ff7a <_printf_common+0x2a>
 800ff74:	3301      	adds	r3, #1
 800ff76:	f8c9 3000 	str.w	r3, [r9]
 800ff7a:	6823      	ldr	r3, [r4, #0]
 800ff7c:	0699      	lsls	r1, r3, #26
 800ff7e:	bf42      	ittt	mi
 800ff80:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ff84:	3302      	addmi	r3, #2
 800ff86:	f8c9 3000 	strmi.w	r3, [r9]
 800ff8a:	6825      	ldr	r5, [r4, #0]
 800ff8c:	f015 0506 	ands.w	r5, r5, #6
 800ff90:	d107      	bne.n	800ffa2 <_printf_common+0x52>
 800ff92:	f104 0a19 	add.w	sl, r4, #25
 800ff96:	68e3      	ldr	r3, [r4, #12]
 800ff98:	f8d9 2000 	ldr.w	r2, [r9]
 800ff9c:	1a9b      	subs	r3, r3, r2
 800ff9e:	429d      	cmp	r5, r3
 800ffa0:	db29      	blt.n	800fff6 <_printf_common+0xa6>
 800ffa2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ffa6:	6822      	ldr	r2, [r4, #0]
 800ffa8:	3300      	adds	r3, #0
 800ffaa:	bf18      	it	ne
 800ffac:	2301      	movne	r3, #1
 800ffae:	0692      	lsls	r2, r2, #26
 800ffb0:	d42e      	bmi.n	8010010 <_printf_common+0xc0>
 800ffb2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ffb6:	4639      	mov	r1, r7
 800ffb8:	4630      	mov	r0, r6
 800ffba:	47c0      	blx	r8
 800ffbc:	3001      	adds	r0, #1
 800ffbe:	d021      	beq.n	8010004 <_printf_common+0xb4>
 800ffc0:	6823      	ldr	r3, [r4, #0]
 800ffc2:	68e5      	ldr	r5, [r4, #12]
 800ffc4:	f8d9 2000 	ldr.w	r2, [r9]
 800ffc8:	f003 0306 	and.w	r3, r3, #6
 800ffcc:	2b04      	cmp	r3, #4
 800ffce:	bf08      	it	eq
 800ffd0:	1aad      	subeq	r5, r5, r2
 800ffd2:	68a3      	ldr	r3, [r4, #8]
 800ffd4:	6922      	ldr	r2, [r4, #16]
 800ffd6:	bf0c      	ite	eq
 800ffd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ffdc:	2500      	movne	r5, #0
 800ffde:	4293      	cmp	r3, r2
 800ffe0:	bfc4      	itt	gt
 800ffe2:	1a9b      	subgt	r3, r3, r2
 800ffe4:	18ed      	addgt	r5, r5, r3
 800ffe6:	f04f 0900 	mov.w	r9, #0
 800ffea:	341a      	adds	r4, #26
 800ffec:	454d      	cmp	r5, r9
 800ffee:	d11b      	bne.n	8010028 <_printf_common+0xd8>
 800fff0:	2000      	movs	r0, #0
 800fff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fff6:	2301      	movs	r3, #1
 800fff8:	4652      	mov	r2, sl
 800fffa:	4639      	mov	r1, r7
 800fffc:	4630      	mov	r0, r6
 800fffe:	47c0      	blx	r8
 8010000:	3001      	adds	r0, #1
 8010002:	d103      	bne.n	801000c <_printf_common+0xbc>
 8010004:	f04f 30ff 	mov.w	r0, #4294967295
 8010008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801000c:	3501      	adds	r5, #1
 801000e:	e7c2      	b.n	800ff96 <_printf_common+0x46>
 8010010:	18e1      	adds	r1, r4, r3
 8010012:	1c5a      	adds	r2, r3, #1
 8010014:	2030      	movs	r0, #48	; 0x30
 8010016:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801001a:	4422      	add	r2, r4
 801001c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010020:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010024:	3302      	adds	r3, #2
 8010026:	e7c4      	b.n	800ffb2 <_printf_common+0x62>
 8010028:	2301      	movs	r3, #1
 801002a:	4622      	mov	r2, r4
 801002c:	4639      	mov	r1, r7
 801002e:	4630      	mov	r0, r6
 8010030:	47c0      	blx	r8
 8010032:	3001      	adds	r0, #1
 8010034:	d0e6      	beq.n	8010004 <_printf_common+0xb4>
 8010036:	f109 0901 	add.w	r9, r9, #1
 801003a:	e7d7      	b.n	800ffec <_printf_common+0x9c>

0801003c <_printf_i>:
 801003c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010040:	4617      	mov	r7, r2
 8010042:	7e0a      	ldrb	r2, [r1, #24]
 8010044:	b085      	sub	sp, #20
 8010046:	2a6e      	cmp	r2, #110	; 0x6e
 8010048:	4698      	mov	r8, r3
 801004a:	4606      	mov	r6, r0
 801004c:	460c      	mov	r4, r1
 801004e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010050:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8010054:	f000 80bc 	beq.w	80101d0 <_printf_i+0x194>
 8010058:	d81a      	bhi.n	8010090 <_printf_i+0x54>
 801005a:	2a63      	cmp	r2, #99	; 0x63
 801005c:	d02e      	beq.n	80100bc <_printf_i+0x80>
 801005e:	d80a      	bhi.n	8010076 <_printf_i+0x3a>
 8010060:	2a00      	cmp	r2, #0
 8010062:	f000 80c8 	beq.w	80101f6 <_printf_i+0x1ba>
 8010066:	2a58      	cmp	r2, #88	; 0x58
 8010068:	f000 808a 	beq.w	8010180 <_printf_i+0x144>
 801006c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010070:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8010074:	e02a      	b.n	80100cc <_printf_i+0x90>
 8010076:	2a64      	cmp	r2, #100	; 0x64
 8010078:	d001      	beq.n	801007e <_printf_i+0x42>
 801007a:	2a69      	cmp	r2, #105	; 0x69
 801007c:	d1f6      	bne.n	801006c <_printf_i+0x30>
 801007e:	6821      	ldr	r1, [r4, #0]
 8010080:	681a      	ldr	r2, [r3, #0]
 8010082:	f011 0f80 	tst.w	r1, #128	; 0x80
 8010086:	d023      	beq.n	80100d0 <_printf_i+0x94>
 8010088:	1d11      	adds	r1, r2, #4
 801008a:	6019      	str	r1, [r3, #0]
 801008c:	6813      	ldr	r3, [r2, #0]
 801008e:	e027      	b.n	80100e0 <_printf_i+0xa4>
 8010090:	2a73      	cmp	r2, #115	; 0x73
 8010092:	f000 80b4 	beq.w	80101fe <_printf_i+0x1c2>
 8010096:	d808      	bhi.n	80100aa <_printf_i+0x6e>
 8010098:	2a6f      	cmp	r2, #111	; 0x6f
 801009a:	d02a      	beq.n	80100f2 <_printf_i+0xb6>
 801009c:	2a70      	cmp	r2, #112	; 0x70
 801009e:	d1e5      	bne.n	801006c <_printf_i+0x30>
 80100a0:	680a      	ldr	r2, [r1, #0]
 80100a2:	f042 0220 	orr.w	r2, r2, #32
 80100a6:	600a      	str	r2, [r1, #0]
 80100a8:	e003      	b.n	80100b2 <_printf_i+0x76>
 80100aa:	2a75      	cmp	r2, #117	; 0x75
 80100ac:	d021      	beq.n	80100f2 <_printf_i+0xb6>
 80100ae:	2a78      	cmp	r2, #120	; 0x78
 80100b0:	d1dc      	bne.n	801006c <_printf_i+0x30>
 80100b2:	2278      	movs	r2, #120	; 0x78
 80100b4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80100b8:	496e      	ldr	r1, [pc, #440]	; (8010274 <_printf_i+0x238>)
 80100ba:	e064      	b.n	8010186 <_printf_i+0x14a>
 80100bc:	681a      	ldr	r2, [r3, #0]
 80100be:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80100c2:	1d11      	adds	r1, r2, #4
 80100c4:	6019      	str	r1, [r3, #0]
 80100c6:	6813      	ldr	r3, [r2, #0]
 80100c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80100cc:	2301      	movs	r3, #1
 80100ce:	e0a3      	b.n	8010218 <_printf_i+0x1dc>
 80100d0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80100d4:	f102 0104 	add.w	r1, r2, #4
 80100d8:	6019      	str	r1, [r3, #0]
 80100da:	d0d7      	beq.n	801008c <_printf_i+0x50>
 80100dc:	f9b2 3000 	ldrsh.w	r3, [r2]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	da03      	bge.n	80100ec <_printf_i+0xb0>
 80100e4:	222d      	movs	r2, #45	; 0x2d
 80100e6:	425b      	negs	r3, r3
 80100e8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80100ec:	4962      	ldr	r1, [pc, #392]	; (8010278 <_printf_i+0x23c>)
 80100ee:	220a      	movs	r2, #10
 80100f0:	e017      	b.n	8010122 <_printf_i+0xe6>
 80100f2:	6820      	ldr	r0, [r4, #0]
 80100f4:	6819      	ldr	r1, [r3, #0]
 80100f6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80100fa:	d003      	beq.n	8010104 <_printf_i+0xc8>
 80100fc:	1d08      	adds	r0, r1, #4
 80100fe:	6018      	str	r0, [r3, #0]
 8010100:	680b      	ldr	r3, [r1, #0]
 8010102:	e006      	b.n	8010112 <_printf_i+0xd6>
 8010104:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010108:	f101 0004 	add.w	r0, r1, #4
 801010c:	6018      	str	r0, [r3, #0]
 801010e:	d0f7      	beq.n	8010100 <_printf_i+0xc4>
 8010110:	880b      	ldrh	r3, [r1, #0]
 8010112:	4959      	ldr	r1, [pc, #356]	; (8010278 <_printf_i+0x23c>)
 8010114:	2a6f      	cmp	r2, #111	; 0x6f
 8010116:	bf14      	ite	ne
 8010118:	220a      	movne	r2, #10
 801011a:	2208      	moveq	r2, #8
 801011c:	2000      	movs	r0, #0
 801011e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8010122:	6865      	ldr	r5, [r4, #4]
 8010124:	60a5      	str	r5, [r4, #8]
 8010126:	2d00      	cmp	r5, #0
 8010128:	f2c0 809c 	blt.w	8010264 <_printf_i+0x228>
 801012c:	6820      	ldr	r0, [r4, #0]
 801012e:	f020 0004 	bic.w	r0, r0, #4
 8010132:	6020      	str	r0, [r4, #0]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d13f      	bne.n	80101b8 <_printf_i+0x17c>
 8010138:	2d00      	cmp	r5, #0
 801013a:	f040 8095 	bne.w	8010268 <_printf_i+0x22c>
 801013e:	4675      	mov	r5, lr
 8010140:	2a08      	cmp	r2, #8
 8010142:	d10b      	bne.n	801015c <_printf_i+0x120>
 8010144:	6823      	ldr	r3, [r4, #0]
 8010146:	07da      	lsls	r2, r3, #31
 8010148:	d508      	bpl.n	801015c <_printf_i+0x120>
 801014a:	6923      	ldr	r3, [r4, #16]
 801014c:	6862      	ldr	r2, [r4, #4]
 801014e:	429a      	cmp	r2, r3
 8010150:	bfde      	ittt	le
 8010152:	2330      	movle	r3, #48	; 0x30
 8010154:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010158:	f105 35ff 	addle.w	r5, r5, #4294967295
 801015c:	ebae 0305 	sub.w	r3, lr, r5
 8010160:	6123      	str	r3, [r4, #16]
 8010162:	f8cd 8000 	str.w	r8, [sp]
 8010166:	463b      	mov	r3, r7
 8010168:	aa03      	add	r2, sp, #12
 801016a:	4621      	mov	r1, r4
 801016c:	4630      	mov	r0, r6
 801016e:	f7ff feef 	bl	800ff50 <_printf_common>
 8010172:	3001      	adds	r0, #1
 8010174:	d155      	bne.n	8010222 <_printf_i+0x1e6>
 8010176:	f04f 30ff 	mov.w	r0, #4294967295
 801017a:	b005      	add	sp, #20
 801017c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010180:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8010184:	493c      	ldr	r1, [pc, #240]	; (8010278 <_printf_i+0x23c>)
 8010186:	6822      	ldr	r2, [r4, #0]
 8010188:	6818      	ldr	r0, [r3, #0]
 801018a:	f012 0f80 	tst.w	r2, #128	; 0x80
 801018e:	f100 0504 	add.w	r5, r0, #4
 8010192:	601d      	str	r5, [r3, #0]
 8010194:	d001      	beq.n	801019a <_printf_i+0x15e>
 8010196:	6803      	ldr	r3, [r0, #0]
 8010198:	e002      	b.n	80101a0 <_printf_i+0x164>
 801019a:	0655      	lsls	r5, r2, #25
 801019c:	d5fb      	bpl.n	8010196 <_printf_i+0x15a>
 801019e:	8803      	ldrh	r3, [r0, #0]
 80101a0:	07d0      	lsls	r0, r2, #31
 80101a2:	bf44      	itt	mi
 80101a4:	f042 0220 	orrmi.w	r2, r2, #32
 80101a8:	6022      	strmi	r2, [r4, #0]
 80101aa:	b91b      	cbnz	r3, 80101b4 <_printf_i+0x178>
 80101ac:	6822      	ldr	r2, [r4, #0]
 80101ae:	f022 0220 	bic.w	r2, r2, #32
 80101b2:	6022      	str	r2, [r4, #0]
 80101b4:	2210      	movs	r2, #16
 80101b6:	e7b1      	b.n	801011c <_printf_i+0xe0>
 80101b8:	4675      	mov	r5, lr
 80101ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80101be:	fb02 3310 	mls	r3, r2, r0, r3
 80101c2:	5ccb      	ldrb	r3, [r1, r3]
 80101c4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80101c8:	4603      	mov	r3, r0
 80101ca:	2800      	cmp	r0, #0
 80101cc:	d1f5      	bne.n	80101ba <_printf_i+0x17e>
 80101ce:	e7b7      	b.n	8010140 <_printf_i+0x104>
 80101d0:	6808      	ldr	r0, [r1, #0]
 80101d2:	681a      	ldr	r2, [r3, #0]
 80101d4:	6949      	ldr	r1, [r1, #20]
 80101d6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80101da:	d004      	beq.n	80101e6 <_printf_i+0x1aa>
 80101dc:	1d10      	adds	r0, r2, #4
 80101de:	6018      	str	r0, [r3, #0]
 80101e0:	6813      	ldr	r3, [r2, #0]
 80101e2:	6019      	str	r1, [r3, #0]
 80101e4:	e007      	b.n	80101f6 <_printf_i+0x1ba>
 80101e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80101ea:	f102 0004 	add.w	r0, r2, #4
 80101ee:	6018      	str	r0, [r3, #0]
 80101f0:	6813      	ldr	r3, [r2, #0]
 80101f2:	d0f6      	beq.n	80101e2 <_printf_i+0x1a6>
 80101f4:	8019      	strh	r1, [r3, #0]
 80101f6:	2300      	movs	r3, #0
 80101f8:	6123      	str	r3, [r4, #16]
 80101fa:	4675      	mov	r5, lr
 80101fc:	e7b1      	b.n	8010162 <_printf_i+0x126>
 80101fe:	681a      	ldr	r2, [r3, #0]
 8010200:	1d11      	adds	r1, r2, #4
 8010202:	6019      	str	r1, [r3, #0]
 8010204:	6815      	ldr	r5, [r2, #0]
 8010206:	6862      	ldr	r2, [r4, #4]
 8010208:	2100      	movs	r1, #0
 801020a:	4628      	mov	r0, r5
 801020c:	f7f0 f810 	bl	8000230 <memchr>
 8010210:	b108      	cbz	r0, 8010216 <_printf_i+0x1da>
 8010212:	1b40      	subs	r0, r0, r5
 8010214:	6060      	str	r0, [r4, #4]
 8010216:	6863      	ldr	r3, [r4, #4]
 8010218:	6123      	str	r3, [r4, #16]
 801021a:	2300      	movs	r3, #0
 801021c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010220:	e79f      	b.n	8010162 <_printf_i+0x126>
 8010222:	6923      	ldr	r3, [r4, #16]
 8010224:	462a      	mov	r2, r5
 8010226:	4639      	mov	r1, r7
 8010228:	4630      	mov	r0, r6
 801022a:	47c0      	blx	r8
 801022c:	3001      	adds	r0, #1
 801022e:	d0a2      	beq.n	8010176 <_printf_i+0x13a>
 8010230:	6823      	ldr	r3, [r4, #0]
 8010232:	079b      	lsls	r3, r3, #30
 8010234:	d507      	bpl.n	8010246 <_printf_i+0x20a>
 8010236:	2500      	movs	r5, #0
 8010238:	f104 0919 	add.w	r9, r4, #25
 801023c:	68e3      	ldr	r3, [r4, #12]
 801023e:	9a03      	ldr	r2, [sp, #12]
 8010240:	1a9b      	subs	r3, r3, r2
 8010242:	429d      	cmp	r5, r3
 8010244:	db05      	blt.n	8010252 <_printf_i+0x216>
 8010246:	68e0      	ldr	r0, [r4, #12]
 8010248:	9b03      	ldr	r3, [sp, #12]
 801024a:	4298      	cmp	r0, r3
 801024c:	bfb8      	it	lt
 801024e:	4618      	movlt	r0, r3
 8010250:	e793      	b.n	801017a <_printf_i+0x13e>
 8010252:	2301      	movs	r3, #1
 8010254:	464a      	mov	r2, r9
 8010256:	4639      	mov	r1, r7
 8010258:	4630      	mov	r0, r6
 801025a:	47c0      	blx	r8
 801025c:	3001      	adds	r0, #1
 801025e:	d08a      	beq.n	8010176 <_printf_i+0x13a>
 8010260:	3501      	adds	r5, #1
 8010262:	e7eb      	b.n	801023c <_printf_i+0x200>
 8010264:	2b00      	cmp	r3, #0
 8010266:	d1a7      	bne.n	80101b8 <_printf_i+0x17c>
 8010268:	780b      	ldrb	r3, [r1, #0]
 801026a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801026e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010272:	e765      	b.n	8010140 <_printf_i+0x104>
 8010274:	08010c92 	.word	0x08010c92
 8010278:	08010c81 	.word	0x08010c81

0801027c <_sbrk_r>:
 801027c:	b538      	push	{r3, r4, r5, lr}
 801027e:	4c06      	ldr	r4, [pc, #24]	; (8010298 <_sbrk_r+0x1c>)
 8010280:	2300      	movs	r3, #0
 8010282:	4605      	mov	r5, r0
 8010284:	4608      	mov	r0, r1
 8010286:	6023      	str	r3, [r4, #0]
 8010288:	f7fd fd36 	bl	800dcf8 <_sbrk>
 801028c:	1c43      	adds	r3, r0, #1
 801028e:	d102      	bne.n	8010296 <_sbrk_r+0x1a>
 8010290:	6823      	ldr	r3, [r4, #0]
 8010292:	b103      	cbz	r3, 8010296 <_sbrk_r+0x1a>
 8010294:	602b      	str	r3, [r5, #0]
 8010296:	bd38      	pop	{r3, r4, r5, pc}
 8010298:	2000343c 	.word	0x2000343c

0801029c <__sread>:
 801029c:	b510      	push	{r4, lr}
 801029e:	460c      	mov	r4, r1
 80102a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102a4:	f000 f896 	bl	80103d4 <_read_r>
 80102a8:	2800      	cmp	r0, #0
 80102aa:	bfab      	itete	ge
 80102ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80102ae:	89a3      	ldrhlt	r3, [r4, #12]
 80102b0:	181b      	addge	r3, r3, r0
 80102b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80102b6:	bfac      	ite	ge
 80102b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80102ba:	81a3      	strhlt	r3, [r4, #12]
 80102bc:	bd10      	pop	{r4, pc}

080102be <__swrite>:
 80102be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102c2:	461f      	mov	r7, r3
 80102c4:	898b      	ldrh	r3, [r1, #12]
 80102c6:	05db      	lsls	r3, r3, #23
 80102c8:	4605      	mov	r5, r0
 80102ca:	460c      	mov	r4, r1
 80102cc:	4616      	mov	r6, r2
 80102ce:	d505      	bpl.n	80102dc <__swrite+0x1e>
 80102d0:	2302      	movs	r3, #2
 80102d2:	2200      	movs	r2, #0
 80102d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102d8:	f000 f868 	bl	80103ac <_lseek_r>
 80102dc:	89a3      	ldrh	r3, [r4, #12]
 80102de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80102e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80102e6:	81a3      	strh	r3, [r4, #12]
 80102e8:	4632      	mov	r2, r6
 80102ea:	463b      	mov	r3, r7
 80102ec:	4628      	mov	r0, r5
 80102ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80102f2:	f000 b817 	b.w	8010324 <_write_r>

080102f6 <__sseek>:
 80102f6:	b510      	push	{r4, lr}
 80102f8:	460c      	mov	r4, r1
 80102fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102fe:	f000 f855 	bl	80103ac <_lseek_r>
 8010302:	1c43      	adds	r3, r0, #1
 8010304:	89a3      	ldrh	r3, [r4, #12]
 8010306:	bf15      	itete	ne
 8010308:	6560      	strne	r0, [r4, #84]	; 0x54
 801030a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801030e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010312:	81a3      	strheq	r3, [r4, #12]
 8010314:	bf18      	it	ne
 8010316:	81a3      	strhne	r3, [r4, #12]
 8010318:	bd10      	pop	{r4, pc}

0801031a <__sclose>:
 801031a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801031e:	f000 b813 	b.w	8010348 <_close_r>
	...

08010324 <_write_r>:
 8010324:	b538      	push	{r3, r4, r5, lr}
 8010326:	4c07      	ldr	r4, [pc, #28]	; (8010344 <_write_r+0x20>)
 8010328:	4605      	mov	r5, r0
 801032a:	4608      	mov	r0, r1
 801032c:	4611      	mov	r1, r2
 801032e:	2200      	movs	r2, #0
 8010330:	6022      	str	r2, [r4, #0]
 8010332:	461a      	mov	r2, r3
 8010334:	f7fd fcc3 	bl	800dcbe <_write>
 8010338:	1c43      	adds	r3, r0, #1
 801033a:	d102      	bne.n	8010342 <_write_r+0x1e>
 801033c:	6823      	ldr	r3, [r4, #0]
 801033e:	b103      	cbz	r3, 8010342 <_write_r+0x1e>
 8010340:	602b      	str	r3, [r5, #0]
 8010342:	bd38      	pop	{r3, r4, r5, pc}
 8010344:	2000343c 	.word	0x2000343c

08010348 <_close_r>:
 8010348:	b538      	push	{r3, r4, r5, lr}
 801034a:	4c06      	ldr	r4, [pc, #24]	; (8010364 <_close_r+0x1c>)
 801034c:	2300      	movs	r3, #0
 801034e:	4605      	mov	r5, r0
 8010350:	4608      	mov	r0, r1
 8010352:	6023      	str	r3, [r4, #0]
 8010354:	f7fd fcfc 	bl	800dd50 <_close>
 8010358:	1c43      	adds	r3, r0, #1
 801035a:	d102      	bne.n	8010362 <_close_r+0x1a>
 801035c:	6823      	ldr	r3, [r4, #0]
 801035e:	b103      	cbz	r3, 8010362 <_close_r+0x1a>
 8010360:	602b      	str	r3, [r5, #0]
 8010362:	bd38      	pop	{r3, r4, r5, pc}
 8010364:	2000343c 	.word	0x2000343c

08010368 <_fstat_r>:
 8010368:	b538      	push	{r3, r4, r5, lr}
 801036a:	4c07      	ldr	r4, [pc, #28]	; (8010388 <_fstat_r+0x20>)
 801036c:	2300      	movs	r3, #0
 801036e:	4605      	mov	r5, r0
 8010370:	4608      	mov	r0, r1
 8010372:	4611      	mov	r1, r2
 8010374:	6023      	str	r3, [r4, #0]
 8010376:	f7fd fcf7 	bl	800dd68 <_fstat>
 801037a:	1c43      	adds	r3, r0, #1
 801037c:	d102      	bne.n	8010384 <_fstat_r+0x1c>
 801037e:	6823      	ldr	r3, [r4, #0]
 8010380:	b103      	cbz	r3, 8010384 <_fstat_r+0x1c>
 8010382:	602b      	str	r3, [r5, #0]
 8010384:	bd38      	pop	{r3, r4, r5, pc}
 8010386:	bf00      	nop
 8010388:	2000343c 	.word	0x2000343c

0801038c <_isatty_r>:
 801038c:	b538      	push	{r3, r4, r5, lr}
 801038e:	4c06      	ldr	r4, [pc, #24]	; (80103a8 <_isatty_r+0x1c>)
 8010390:	2300      	movs	r3, #0
 8010392:	4605      	mov	r5, r0
 8010394:	4608      	mov	r0, r1
 8010396:	6023      	str	r3, [r4, #0]
 8010398:	f7fd fcf6 	bl	800dd88 <_isatty>
 801039c:	1c43      	adds	r3, r0, #1
 801039e:	d102      	bne.n	80103a6 <_isatty_r+0x1a>
 80103a0:	6823      	ldr	r3, [r4, #0]
 80103a2:	b103      	cbz	r3, 80103a6 <_isatty_r+0x1a>
 80103a4:	602b      	str	r3, [r5, #0]
 80103a6:	bd38      	pop	{r3, r4, r5, pc}
 80103a8:	2000343c 	.word	0x2000343c

080103ac <_lseek_r>:
 80103ac:	b538      	push	{r3, r4, r5, lr}
 80103ae:	4c07      	ldr	r4, [pc, #28]	; (80103cc <_lseek_r+0x20>)
 80103b0:	4605      	mov	r5, r0
 80103b2:	4608      	mov	r0, r1
 80103b4:	4611      	mov	r1, r2
 80103b6:	2200      	movs	r2, #0
 80103b8:	6022      	str	r2, [r4, #0]
 80103ba:	461a      	mov	r2, r3
 80103bc:	f7fd fcef 	bl	800dd9e <_lseek>
 80103c0:	1c43      	adds	r3, r0, #1
 80103c2:	d102      	bne.n	80103ca <_lseek_r+0x1e>
 80103c4:	6823      	ldr	r3, [r4, #0]
 80103c6:	b103      	cbz	r3, 80103ca <_lseek_r+0x1e>
 80103c8:	602b      	str	r3, [r5, #0]
 80103ca:	bd38      	pop	{r3, r4, r5, pc}
 80103cc:	2000343c 	.word	0x2000343c

080103d0 <__malloc_lock>:
 80103d0:	4770      	bx	lr

080103d2 <__malloc_unlock>:
 80103d2:	4770      	bx	lr

080103d4 <_read_r>:
 80103d4:	b538      	push	{r3, r4, r5, lr}
 80103d6:	4c07      	ldr	r4, [pc, #28]	; (80103f4 <_read_r+0x20>)
 80103d8:	4605      	mov	r5, r0
 80103da:	4608      	mov	r0, r1
 80103dc:	4611      	mov	r1, r2
 80103de:	2200      	movs	r2, #0
 80103e0:	6022      	str	r2, [r4, #0]
 80103e2:	461a      	mov	r2, r3
 80103e4:	f7fd fc4e 	bl	800dc84 <_read>
 80103e8:	1c43      	adds	r3, r0, #1
 80103ea:	d102      	bne.n	80103f2 <_read_r+0x1e>
 80103ec:	6823      	ldr	r3, [r4, #0]
 80103ee:	b103      	cbz	r3, 80103f2 <_read_r+0x1e>
 80103f0:	602b      	str	r3, [r5, #0]
 80103f2:	bd38      	pop	{r3, r4, r5, pc}
 80103f4:	2000343c 	.word	0x2000343c

080103f8 <sqrt>:
 80103f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80103fc:	ed2d 8b02 	vpush	{d8}
 8010400:	b08b      	sub	sp, #44	; 0x2c
 8010402:	ec55 4b10 	vmov	r4, r5, d0
 8010406:	f000 f851 	bl	80104ac <__ieee754_sqrt>
 801040a:	4b26      	ldr	r3, [pc, #152]	; (80104a4 <sqrt+0xac>)
 801040c:	eeb0 8a40 	vmov.f32	s16, s0
 8010410:	eef0 8a60 	vmov.f32	s17, s1
 8010414:	f993 6000 	ldrsb.w	r6, [r3]
 8010418:	1c73      	adds	r3, r6, #1
 801041a:	d02a      	beq.n	8010472 <sqrt+0x7a>
 801041c:	4622      	mov	r2, r4
 801041e:	462b      	mov	r3, r5
 8010420:	4620      	mov	r0, r4
 8010422:	4629      	mov	r1, r5
 8010424:	f7f0 fba6 	bl	8000b74 <__aeabi_dcmpun>
 8010428:	4607      	mov	r7, r0
 801042a:	bb10      	cbnz	r0, 8010472 <sqrt+0x7a>
 801042c:	f04f 0800 	mov.w	r8, #0
 8010430:	f04f 0900 	mov.w	r9, #0
 8010434:	4642      	mov	r2, r8
 8010436:	464b      	mov	r3, r9
 8010438:	4620      	mov	r0, r4
 801043a:	4629      	mov	r1, r5
 801043c:	f7f0 fb72 	bl	8000b24 <__aeabi_dcmplt>
 8010440:	b1b8      	cbz	r0, 8010472 <sqrt+0x7a>
 8010442:	2301      	movs	r3, #1
 8010444:	9300      	str	r3, [sp, #0]
 8010446:	4b18      	ldr	r3, [pc, #96]	; (80104a8 <sqrt+0xb0>)
 8010448:	9301      	str	r3, [sp, #4]
 801044a:	9708      	str	r7, [sp, #32]
 801044c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8010450:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010454:	b9b6      	cbnz	r6, 8010484 <sqrt+0x8c>
 8010456:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801045a:	4668      	mov	r0, sp
 801045c:	f000 f8d6 	bl	801060c <matherr>
 8010460:	b1d0      	cbz	r0, 8010498 <sqrt+0xa0>
 8010462:	9b08      	ldr	r3, [sp, #32]
 8010464:	b11b      	cbz	r3, 801046e <sqrt+0x76>
 8010466:	f7fe ff5d 	bl	800f324 <__errno>
 801046a:	9b08      	ldr	r3, [sp, #32]
 801046c:	6003      	str	r3, [r0, #0]
 801046e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8010472:	eeb0 0a48 	vmov.f32	s0, s16
 8010476:	eef0 0a68 	vmov.f32	s1, s17
 801047a:	b00b      	add	sp, #44	; 0x2c
 801047c:	ecbd 8b02 	vpop	{d8}
 8010480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010484:	4642      	mov	r2, r8
 8010486:	464b      	mov	r3, r9
 8010488:	4640      	mov	r0, r8
 801048a:	4649      	mov	r1, r9
 801048c:	f7f0 fa02 	bl	8000894 <__aeabi_ddiv>
 8010490:	2e02      	cmp	r6, #2
 8010492:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010496:	d1e0      	bne.n	801045a <sqrt+0x62>
 8010498:	f7fe ff44 	bl	800f324 <__errno>
 801049c:	2321      	movs	r3, #33	; 0x21
 801049e:	6003      	str	r3, [r0, #0]
 80104a0:	e7df      	b.n	8010462 <sqrt+0x6a>
 80104a2:	bf00      	nop
 80104a4:	200001f0 	.word	0x200001f0
 80104a8:	08010ca3 	.word	0x08010ca3

080104ac <__ieee754_sqrt>:
 80104ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104b0:	ec55 4b10 	vmov	r4, r5, d0
 80104b4:	4e54      	ldr	r6, [pc, #336]	; (8010608 <__ieee754_sqrt+0x15c>)
 80104b6:	43ae      	bics	r6, r5
 80104b8:	ee10 0a10 	vmov	r0, s0
 80104bc:	462b      	mov	r3, r5
 80104be:	462a      	mov	r2, r5
 80104c0:	4621      	mov	r1, r4
 80104c2:	d113      	bne.n	80104ec <__ieee754_sqrt+0x40>
 80104c4:	ee10 2a10 	vmov	r2, s0
 80104c8:	462b      	mov	r3, r5
 80104ca:	ee10 0a10 	vmov	r0, s0
 80104ce:	4629      	mov	r1, r5
 80104d0:	f7f0 f8b6 	bl	8000640 <__aeabi_dmul>
 80104d4:	4602      	mov	r2, r0
 80104d6:	460b      	mov	r3, r1
 80104d8:	4620      	mov	r0, r4
 80104da:	4629      	mov	r1, r5
 80104dc:	f7ef fefe 	bl	80002dc <__adddf3>
 80104e0:	4604      	mov	r4, r0
 80104e2:	460d      	mov	r5, r1
 80104e4:	ec45 4b10 	vmov	d0, r4, r5
 80104e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104ec:	2d00      	cmp	r5, #0
 80104ee:	dc10      	bgt.n	8010512 <__ieee754_sqrt+0x66>
 80104f0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80104f4:	4330      	orrs	r0, r6
 80104f6:	d0f5      	beq.n	80104e4 <__ieee754_sqrt+0x38>
 80104f8:	b15d      	cbz	r5, 8010512 <__ieee754_sqrt+0x66>
 80104fa:	ee10 2a10 	vmov	r2, s0
 80104fe:	462b      	mov	r3, r5
 8010500:	4620      	mov	r0, r4
 8010502:	4629      	mov	r1, r5
 8010504:	f7ef fee8 	bl	80002d8 <__aeabi_dsub>
 8010508:	4602      	mov	r2, r0
 801050a:	460b      	mov	r3, r1
 801050c:	f7f0 f9c2 	bl	8000894 <__aeabi_ddiv>
 8010510:	e7e6      	b.n	80104e0 <__ieee754_sqrt+0x34>
 8010512:	151b      	asrs	r3, r3, #20
 8010514:	d10c      	bne.n	8010530 <__ieee754_sqrt+0x84>
 8010516:	2a00      	cmp	r2, #0
 8010518:	d06d      	beq.n	80105f6 <__ieee754_sqrt+0x14a>
 801051a:	2000      	movs	r0, #0
 801051c:	02d6      	lsls	r6, r2, #11
 801051e:	d56e      	bpl.n	80105fe <__ieee754_sqrt+0x152>
 8010520:	1e44      	subs	r4, r0, #1
 8010522:	1b1b      	subs	r3, r3, r4
 8010524:	f1c0 0420 	rsb	r4, r0, #32
 8010528:	fa21 f404 	lsr.w	r4, r1, r4
 801052c:	4322      	orrs	r2, r4
 801052e:	4081      	lsls	r1, r0
 8010530:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010534:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8010538:	07dd      	lsls	r5, r3, #31
 801053a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801053e:	bf42      	ittt	mi
 8010540:	0052      	lslmi	r2, r2, #1
 8010542:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8010546:	0049      	lslmi	r1, r1, #1
 8010548:	1058      	asrs	r0, r3, #1
 801054a:	2500      	movs	r5, #0
 801054c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8010550:	441a      	add	r2, r3
 8010552:	0049      	lsls	r1, r1, #1
 8010554:	2316      	movs	r3, #22
 8010556:	462c      	mov	r4, r5
 8010558:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801055c:	19a7      	adds	r7, r4, r6
 801055e:	4297      	cmp	r7, r2
 8010560:	bfde      	ittt	le
 8010562:	1bd2      	suble	r2, r2, r7
 8010564:	19bc      	addle	r4, r7, r6
 8010566:	19ad      	addle	r5, r5, r6
 8010568:	0052      	lsls	r2, r2, #1
 801056a:	3b01      	subs	r3, #1
 801056c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8010570:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010574:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010578:	d1f0      	bne.n	801055c <__ieee754_sqrt+0xb0>
 801057a:	f04f 0e20 	mov.w	lr, #32
 801057e:	469c      	mov	ip, r3
 8010580:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010584:	42a2      	cmp	r2, r4
 8010586:	eb06 070c 	add.w	r7, r6, ip
 801058a:	dc02      	bgt.n	8010592 <__ieee754_sqrt+0xe6>
 801058c:	d112      	bne.n	80105b4 <__ieee754_sqrt+0x108>
 801058e:	428f      	cmp	r7, r1
 8010590:	d810      	bhi.n	80105b4 <__ieee754_sqrt+0x108>
 8010592:	2f00      	cmp	r7, #0
 8010594:	eb07 0c06 	add.w	ip, r7, r6
 8010598:	da34      	bge.n	8010604 <__ieee754_sqrt+0x158>
 801059a:	f1bc 0f00 	cmp.w	ip, #0
 801059e:	db31      	blt.n	8010604 <__ieee754_sqrt+0x158>
 80105a0:	f104 0801 	add.w	r8, r4, #1
 80105a4:	1b12      	subs	r2, r2, r4
 80105a6:	428f      	cmp	r7, r1
 80105a8:	bf88      	it	hi
 80105aa:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80105ae:	1bc9      	subs	r1, r1, r7
 80105b0:	4433      	add	r3, r6
 80105b2:	4644      	mov	r4, r8
 80105b4:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 80105b8:	f1be 0e01 	subs.w	lr, lr, #1
 80105bc:	443a      	add	r2, r7
 80105be:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80105c2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80105c6:	d1dd      	bne.n	8010584 <__ieee754_sqrt+0xd8>
 80105c8:	430a      	orrs	r2, r1
 80105ca:	d006      	beq.n	80105da <__ieee754_sqrt+0x12e>
 80105cc:	1c5c      	adds	r4, r3, #1
 80105ce:	bf13      	iteet	ne
 80105d0:	3301      	addne	r3, #1
 80105d2:	3501      	addeq	r5, #1
 80105d4:	4673      	moveq	r3, lr
 80105d6:	f023 0301 	bicne.w	r3, r3, #1
 80105da:	106a      	asrs	r2, r5, #1
 80105dc:	085b      	lsrs	r3, r3, #1
 80105de:	07e9      	lsls	r1, r5, #31
 80105e0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80105e4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80105e8:	bf48      	it	mi
 80105ea:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80105ee:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80105f2:	461c      	mov	r4, r3
 80105f4:	e776      	b.n	80104e4 <__ieee754_sqrt+0x38>
 80105f6:	0aca      	lsrs	r2, r1, #11
 80105f8:	3b15      	subs	r3, #21
 80105fa:	0549      	lsls	r1, r1, #21
 80105fc:	e78b      	b.n	8010516 <__ieee754_sqrt+0x6a>
 80105fe:	0052      	lsls	r2, r2, #1
 8010600:	3001      	adds	r0, #1
 8010602:	e78b      	b.n	801051c <__ieee754_sqrt+0x70>
 8010604:	46a0      	mov	r8, r4
 8010606:	e7cd      	b.n	80105a4 <__ieee754_sqrt+0xf8>
 8010608:	7ff00000 	.word	0x7ff00000

0801060c <matherr>:
 801060c:	2000      	movs	r0, #0
 801060e:	4770      	bx	lr

08010610 <_init>:
 8010610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010612:	bf00      	nop
 8010614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010616:	bc08      	pop	{r3}
 8010618:	469e      	mov	lr, r3
 801061a:	4770      	bx	lr

0801061c <_fini>:
 801061c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801061e:	bf00      	nop
 8010620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010622:	bc08      	pop	{r3}
 8010624:	469e      	mov	lr, r3
 8010626:	4770      	bx	lr
