// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Block_codeRepl11624_s_HH_
#define _Block_codeRepl11624_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FFT_fadd_32ns_32ndEe.h"
#include "FFT_fmul_32ns_32neOg.h"
#include "FFT_flog_32ns_32ng8j.h"
#include "Block_codeRepl116fYi.h"

namespace ap_rtl {

struct Block_codeRepl11624_s : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > mag_OUT_TDATA;
    sc_out< sc_logic > mag_OUT_TVALID;
    sc_in< sc_logic > mag_OUT_TREADY;
    sc_out< sc_lv<32> > data_OUT_M_real_TDATA;
    sc_out< sc_logic > data_OUT_M_real_TVALID;
    sc_in< sc_logic > data_OUT_M_real_TREADY;
    sc_out< sc_lv<32> > data_OUT_M_imag_TDATA;
    sc_out< sc_logic > data_OUT_M_imag_TVALID;
    sc_in< sc_logic > data_OUT_M_imag_TREADY;
    sc_out< sc_lv<5> > data_OUTfft_M_imag_address0;
    sc_out< sc_logic > data_OUTfft_M_imag_ce0;
    sc_in< sc_lv<32> > data_OUTfft_M_imag_q0;
    sc_out< sc_lv<5> > data_OUTfft_M_real_address0;
    sc_out< sc_logic > data_OUTfft_M_real_ce0;
    sc_in< sc_lv<32> > data_OUTfft_M_real_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;


    // Module declarations
    Block_codeRepl11624_s(sc_module_name name);
    SC_HAS_PROCESS(Block_codeRepl11624_s);

    ~Block_codeRepl11624_s();

    sc_trace_file* mVcdFile;

    Block_codeRepl116fYi* xout_mag_U;
    FFT_fadd_32ns_32ndEe<1,5,32,32,32>* FFT_fadd_32ns_32ndEe_U110;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U111;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U112;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U113;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U114;
    FFT_flog_32ns_32ng8j<1,13,32,32,32>* FFT_flog_32ns_32ng8j_U115;
    regslice_both<32>* regslice_both_mag_OUT_U;
    regslice_both<32>* regslice_both_data_OUT_M_real_U;
    regslice_both<32>* regslice_both_data_OUT_M_imag_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<36> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > xout_mag_address0;
    sc_signal< sc_logic > xout_mag_ce0;
    sc_signal< sc_logic > xout_mag_we0;
    sc_signal< sc_lv<32> > xout_mag_q0;
    sc_signal< sc_logic > mag_OUT_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_logic > data_OUT_M_real_TDATA_blk_n;
    sc_signal< sc_logic > data_OUT_M_imag_TDATA_blk_n;
    sc_signal< sc_lv<6> > i_0_i_reg_787;
    sc_signal< sc_lv<32> > reg_825;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter32;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182;
    sc_signal< bool > ap_block_state36_io;
    sc_signal< bool > ap_block_state37_io;
    sc_signal< bool > ap_block_state38_io;
    sc_signal< bool > ap_block_state39_io;
    sc_signal< bool > ap_block_state40_io;
    sc_signal< bool > ap_block_state41_io;
    sc_signal< bool > ap_block_state42_io;
    sc_signal< bool > ap_block_state43_io;
    sc_signal< bool > ap_block_state44_io;
    sc_signal< bool > ap_block_state45_io;
    sc_signal< bool > ap_block_state46_io;
    sc_signal< bool > ap_block_state47_io;
    sc_signal< bool > ap_block_state48_io;
    sc_signal< bool > ap_block_state49_io;
    sc_signal< bool > ap_block_state50_io;
    sc_signal< bool > ap_block_state51_io;
    sc_signal< bool > ap_block_state52_io;
    sc_signal< bool > ap_block_state53_io;
    sc_signal< bool > ap_block_state54_io;
    sc_signal< bool > ap_block_state55_io;
    sc_signal< bool > ap_block_state56_io;
    sc_signal< bool > ap_block_state57_io;
    sc_signal< bool > ap_block_state58_io;
    sc_signal< bool > ap_block_state59_io;
    sc_signal< bool > ap_block_state60_io;
    sc_signal< bool > ap_block_state61_io;
    sc_signal< bool > ap_block_state62_io;
    sc_signal< bool > ap_block_state63_io;
    sc_signal< bool > ap_block_state64_io;
    sc_signal< bool > ap_block_state65_io;
    sc_signal< bool > ap_block_state66_io;
    sc_signal< bool > ap_block_state67_io;
    sc_signal< sc_lv<32> > reg_832;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln93_fu_844_p2;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln93_reg_1182_pp0_iter31_reg;
    sc_signal< sc_lv<6> > i_fu_850_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln106_fu_856_p1;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln106_reg_1191_pp0_iter31_reg;
    sc_signal< sc_lv<32> > grp_fu_802_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_1206;
    sc_signal< sc_lv<32> > grp_fu_806_p2;
    sc_signal< sc_lv<32> > tmp_i_26_reg_1211;
    sc_signal< sc_lv<32> > grp_fu_798_p2;
    sc_signal< sc_lv<32> > p_x_assign_reg_1216;
    sc_signal< sc_lv<32> > grp_fu_820_p2;
    sc_signal< sc_lv<32> > tmp_i_i_i_i_i_reg_1221;
    sc_signal< sc_lv<32> > grp_fu_810_p2;
    sc_signal< sc_lv<32> > tmp_i_i_i_i_reg_1226;
    sc_signal< sc_lv<32> > grp_fu_815_p2;
    sc_signal< sc_lv<32> > tmp_5_i_reg_1231;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > regslice_both_mag_OUT_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_data_OUT_M_real_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_data_OUT_M_imag_U_apdone_blk;
    sc_signal< bool > ap_block_state68;
    sc_signal< bool > ap_block_state68_io;
    sc_signal< sc_lv<36> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > mag_OUT_TVALID_int;
    sc_signal< sc_logic > mag_OUT_TREADY_int;
    sc_signal< sc_logic > regslice_both_mag_OUT_U_vld_out;
    sc_signal< sc_logic > data_OUT_M_real_TVALID_int;
    sc_signal< sc_logic > data_OUT_M_real_TREADY_int;
    sc_signal< sc_logic > regslice_both_data_OUT_M_real_U_vld_out;
    sc_signal< sc_logic > data_OUT_M_imag_TVALID_int;
    sc_signal< sc_logic > data_OUT_M_imag_TREADY_int;
    sc_signal< sc_logic > regslice_both_data_OUT_M_imag_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<36> ap_ST_fsm_state1;
    static const sc_lv<36> ap_ST_fsm_pp0_stage0;
    static const sc_lv<36> ap_ST_fsm_state35;
    static const sc_lv<36> ap_ST_fsm_state36;
    static const sc_lv<36> ap_ST_fsm_state37;
    static const sc_lv<36> ap_ST_fsm_state38;
    static const sc_lv<36> ap_ST_fsm_state39;
    static const sc_lv<36> ap_ST_fsm_state40;
    static const sc_lv<36> ap_ST_fsm_state41;
    static const sc_lv<36> ap_ST_fsm_state42;
    static const sc_lv<36> ap_ST_fsm_state43;
    static const sc_lv<36> ap_ST_fsm_state44;
    static const sc_lv<36> ap_ST_fsm_state45;
    static const sc_lv<36> ap_ST_fsm_state46;
    static const sc_lv<36> ap_ST_fsm_state47;
    static const sc_lv<36> ap_ST_fsm_state48;
    static const sc_lv<36> ap_ST_fsm_state49;
    static const sc_lv<36> ap_ST_fsm_state50;
    static const sc_lv<36> ap_ST_fsm_state51;
    static const sc_lv<36> ap_ST_fsm_state52;
    static const sc_lv<36> ap_ST_fsm_state53;
    static const sc_lv<36> ap_ST_fsm_state54;
    static const sc_lv<36> ap_ST_fsm_state55;
    static const sc_lv<36> ap_ST_fsm_state56;
    static const sc_lv<36> ap_ST_fsm_state57;
    static const sc_lv<36> ap_ST_fsm_state58;
    static const sc_lv<36> ap_ST_fsm_state59;
    static const sc_lv<36> ap_ST_fsm_state60;
    static const sc_lv<36> ap_ST_fsm_state61;
    static const sc_lv<36> ap_ST_fsm_state62;
    static const sc_lv<36> ap_ST_fsm_state63;
    static const sc_lv<36> ap_ST_fsm_state64;
    static const sc_lv<36> ap_ST_fsm_state65;
    static const sc_lv<36> ap_ST_fsm_state66;
    static const sc_lv<36> ap_ST_fsm_state67;
    static const sc_lv<36> ap_ST_fsm_state68;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<64> ap_const_lv64_1F;
    static const sc_lv<64> ap_const_lv64_1E;
    static const sc_lv<64> ap_const_lv64_1D;
    static const sc_lv<64> ap_const_lv64_1C;
    static const sc_lv<64> ap_const_lv64_1B;
    static const sc_lv<64> ap_const_lv64_1A;
    static const sc_lv<64> ap_const_lv64_19;
    static const sc_lv<64> ap_const_lv64_18;
    static const sc_lv<64> ap_const_lv64_17;
    static const sc_lv<64> ap_const_lv64_16;
    static const sc_lv<64> ap_const_lv64_15;
    static const sc_lv<64> ap_const_lv64_14;
    static const sc_lv<64> ap_const_lv64_13;
    static const sc_lv<64> ap_const_lv64_12;
    static const sc_lv<64> ap_const_lv64_11;
    static const sc_lv<64> ap_const_lv64_10;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<64> ap_const_lv64_E;
    static const sc_lv<64> ap_const_lv64_D;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<32> ap_const_lv32_3EDE5BD9;
    static const sc_lv<32> ap_const_lv32_41200000;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter30();
    void thread_ap_block_state33_pp0_stage0_iter31();
    void thread_ap_block_state34_pp0_stage0_iter32();
    void thread_ap_block_state36_io();
    void thread_ap_block_state37_io();
    void thread_ap_block_state38_io();
    void thread_ap_block_state39_io();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_io();
    void thread_ap_block_state41_io();
    void thread_ap_block_state42_io();
    void thread_ap_block_state43_io();
    void thread_ap_block_state44_io();
    void thread_ap_block_state45_io();
    void thread_ap_block_state46_io();
    void thread_ap_block_state47_io();
    void thread_ap_block_state48_io();
    void thread_ap_block_state49_io();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_io();
    void thread_ap_block_state51_io();
    void thread_ap_block_state52_io();
    void thread_ap_block_state53_io();
    void thread_ap_block_state54_io();
    void thread_ap_block_state55_io();
    void thread_ap_block_state56_io();
    void thread_ap_block_state57_io();
    void thread_ap_block_state58_io();
    void thread_ap_block_state59_io();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_io();
    void thread_ap_block_state61_io();
    void thread_ap_block_state62_io();
    void thread_ap_block_state63_io();
    void thread_ap_block_state64_io();
    void thread_ap_block_state65_io();
    void thread_ap_block_state66_io();
    void thread_ap_block_state67_io();
    void thread_ap_block_state68();
    void thread_ap_block_state68_io();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_OUT_M_imag_TDATA_blk_n();
    void thread_data_OUT_M_imag_TVALID();
    void thread_data_OUT_M_imag_TVALID_int();
    void thread_data_OUT_M_real_TDATA_blk_n();
    void thread_data_OUT_M_real_TVALID();
    void thread_data_OUT_M_real_TVALID_int();
    void thread_data_OUTfft_M_imag_address0();
    void thread_data_OUTfft_M_imag_ce0();
    void thread_data_OUTfft_M_real_address0();
    void thread_data_OUTfft_M_real_ce0();
    void thread_i_fu_850_p2();
    void thread_icmp_ln93_fu_844_p2();
    void thread_mag_OUT_TDATA_blk_n();
    void thread_mag_OUT_TVALID();
    void thread_mag_OUT_TVALID_int();
    void thread_xout_mag_address0();
    void thread_xout_mag_ce0();
    void thread_xout_mag_we0();
    void thread_zext_ln106_fu_856_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
