Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 16 15:55:33 2021
| Host         : DESKTOP-P0B4VES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.748        0.000                      0                   71        0.202        0.000                      0                   71        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.748        0.000                      0                   71        0.202        0.000                      0                   71        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.115ns (22.538%)  route 3.832ns (77.462%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.062     9.624    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.152     9.776 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.328    10.104    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/cnt_0/CLK
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)       -0.233    14.852    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.087ns (22.374%)  route 3.771ns (77.626%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.328     9.891    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.124    10.015 r  sl_ctrl_0/cnt_0/count[22]_i_1/O
                         net (fo=1, routed)           0.000    10.015    sl_ctrl_0/cnt_0/next_count[22]
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.029    15.150    sl_ctrl_0/cnt_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.113ns (22.787%)  route 3.771ns (77.213%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.328     9.891    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.150    10.041 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000    10.041    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.075    15.196    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.087ns (23.087%)  route 3.621ns (76.913%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.178     9.741    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I0_O)        0.124     9.865 r  sl_ctrl_0/cnt_0/count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.865    sl_ctrl_0/cnt_0/next_count[18]
    SLICE_X5Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)        0.029    15.125    sl_ctrl_0/cnt_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.113ns (23.510%)  route 3.621ns (76.490%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.178     9.741    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I0_O)        0.150     9.891 r  sl_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.891    sl_ctrl_0/cnt_0/next_count[21]
    SLICE_X5Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)        0.075    15.171    sl_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.087ns (23.626%)  route 3.514ns (76.374%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 r  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 f  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 f  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.071     9.633    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.757 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.757    sl_ctrl_0/cnt_0_n_1
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.029    15.114    sl_ctrl_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.087ns (23.476%)  route 3.543ns (76.524%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.100     9.663    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.787 r  sl_ctrl_0/cnt_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.787    sl_ctrl_0/cnt_0/next_count[23]
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.031    15.152    sl_ctrl_0/cnt_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.087ns (23.663%)  route 3.507ns (76.337%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.064     9.626    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124     9.750 r  sl_ctrl_0/cnt_0/notice_i_1/O
                         net (fo=1, routed)           0.000     9.750    sl_ctrl_0/cnt_0_n_0
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.031    15.116    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.087ns (23.674%)  route 3.505ns (76.326%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 r  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 f  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 f  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.062     9.624    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.124     9.748 r  sl_ctrl_0/cnt_0/ack_i_2/O
                         net (fo=1, routed)           0.000     9.748    sl_ctrl_0/next_ack
    SLICE_X1Y5           FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/CLK
    SLICE_X1Y5           FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.029    15.114    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.082ns (23.393%)  route 3.543ns (76.607%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.635     5.156    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.575 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.059     6.635    sl_ctrl_0/cnt_0/count[24]
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.296     6.931 r  sl_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           0.791     7.722    sl_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  sl_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=2, routed)           0.592     8.438    sl_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.562 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.100     9.663    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.119     9.782 r  sl_ctrl_0/cnt_0/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.782    sl_ctrl_0/cnt_0/next_count[24]
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    sl_ctrl_0/cnt_0/CLK
    SLICE_X5Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)        0.075    15.196    sl_ctrl_0/cnt_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sl_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.120     1.739    sl_ctrl_0/cnt_0/state[0]
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  sl_ctrl_0/cnt_0/ack_i_2/O
                         net (fo=1, routed)           0.000     1.784    sl_ctrl_0/next_ack
    SLICE_X1Y5           FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/CLK
    SLICE_X1Y5           FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.091     1.582    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.532%)  route 0.183ns (56.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    db_0/CLK
    SLICE_X0Y7           FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.183     1.801    db_0/DFF[0]
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/CLK
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.070     1.564    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.658%)  route 0.157ns (45.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/CLK
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[3]/Q
                         net (fo=2, routed)           0.157     1.776    db_0/DFF[3]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.048     1.824 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.824    op_0/pb_one_pulse_reg_0
    SLICE_X0Y4           FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    op_0/CLK
    SLICE_X0Y4           FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.107     1.585    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/CLK
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.182     1.802    db_0/DFF[1]
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/CLK
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.066     1.557    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.261%)  route 0.157ns (45.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/CLK
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[3]/Q
                         net (fo=2, routed)           0.157     1.776    db_0/DFF[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.045     1.821 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.821    op_0/db_rst_n
    SLICE_X0Y4           FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    op_0/CLK
    SLICE_X0Y4           FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.091     1.569    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/CLK
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.184     1.803    db_0/DFF[2]
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/CLK
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.070     1.548    db_0/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sl_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.196     1.815    sl_ctrl_0/cnt_0/state[0]
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  sl_ctrl_0/cnt_0/notice_i_1/O
                         net (fo=1, routed)           0.000     1.860    sl_ctrl_0/cnt_0_n_0
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.092     1.570    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.227ns (56.044%)  route 0.178ns (43.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    op_0/CLK
    SLICE_X0Y4           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     1.606 f  op_0/pb_one_pulse_reg/Q
                         net (fo=8, routed)           0.178     1.784    sl_ctrl_0/cnt_0/pb_one_pulse
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.099     1.883 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    sl_ctrl_0/cnt_0_n_1
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091     1.585    sl_ctrl_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 sl_ctrl_0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.654%)  route 0.181ns (49.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  sl_ctrl_0/start_reg/Q
                         net (fo=5, routed)           0.064     1.683    op_0/start
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.728 r  op_0/count[26]_i_1/O
                         net (fo=27, routed)          0.117     1.845    sl_ctrl_0/cnt_0/SR[0]
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/cnt_0/CLK
    SLICE_X2Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_R)         0.009     1.503    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 sl_ctrl_0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.000%)  route 0.268ns (59.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sl_ctrl_0/start_reg/Q
                         net (fo=5, routed)           0.268     1.887    sl_ctrl_0/start
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  sl_ctrl_0/start_i_1/O
                         net (fo=1, routed)           0.000     1.932    sl_ctrl_0/start_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/CLK
    SLICE_X0Y5           FDRE                                         r  sl_ctrl_0/start_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.092     1.570    sl_ctrl_0/start_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     op_0/pb_one_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     sl_ctrl_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     sl_ctrl_0/ack_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y0     sl_ctrl_0/cnt_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     sl_ctrl_0/cnt_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     sl_ctrl_0/cnt_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     sl_ctrl_0/cnt_0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     sl_ctrl_0/cnt_0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     sl_ctrl_0/cnt_0/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     sl_ctrl_0/cnt_0/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     sl_ctrl_0/cnt_0/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     sl_ctrl_0/cnt_0/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y5     sl_ctrl_0/cnt_0/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     op_0/pb_one_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     sl_ctrl_0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     sl_ctrl_0/ack_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     sl_ctrl_0/cnt_0/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     sl_ctrl_0/notice_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     sl_ctrl_0/start_reg/C



