// Seed: 3771561977
module module_0 (
    input wand id_0,
    input wire id_1
);
  reg id_3;
  always @(-1) begin : LABEL_0
    id_3 = !id_1;
  end
  logic id_4, id_5;
  assign id_5 = id_1;
  wire id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input wand id_8,
    output tri1 id_9,
    input supply0 id_10,
    input wire id_11,
    output tri0 id_12
);
  logic id_14;
  assign id_7 = 1;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_8,
      id_10
  );
endmodule
