#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct  5 15:45:54 2021
# Process ID: 9470
# Current directory: /home/anubhav/workspace
# Command line: vivado
# Log file: /home/anubhav/workspace/vivado.log
# Journal file: /home/anubhav/workspace/vivado.jou
#-----------------------------------------------------------
start_gui
open_hw_manager
close_project
create_project blinky /home/anubhav/workspace/blinky/hardware/blinky -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd
file mkdir /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/sources_1/new
close [ open /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/sources_1/new/and_gate.v w ]
add_files /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/sources_1/new/and_gate.v
file mkdir /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/constrs_1
file mkdir /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/constrs_1/new
close [ open /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/constrs_1/new/constraints.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
create_bd_cell -type module -reference and_gate and_gate_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
set_property location {3 886 225} [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins and_gate_0/y] [get_bd_pins axi_gpio_1/gpio_io_i]
startgroup
create_bd_port -dir I a
connect_bd_net [get_bd_pins /and_gate_0/a] [get_bd_ports a]
endgroup
set_property name sw0 [get_bd_ports a]
startgroup
create_bd_port -dir I sw1
connect_bd_net [get_bd_pins /and_gate_0/b] [get_bd_ports sw1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_port -dir O -from 0 -to 0 LED
connect_bd_net [get_bd_pins /axi_gpio_0/gpio_io_o] [get_bd_ports LED]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
make_wrapper -files [get_files /home/anubhav/workspace/blinky/hardware/blinky/blinky.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/workspace/blinky/hardware/blinky/blinky.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/anubhav/workspace/blinky/hardware/blinky/design_1_wrapper.xsa
close_project
open_project /home/anubhav/workspace/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/workspace/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:foo:1.0 foo_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/foo_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins foo_0/s_axi_control]
regenerate_bd_layout
set_property location {3 956 130} [get_bd_cells foo_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_DMA0 {0}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/foo_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
make_wrapper -files [get_files /home/anubhav/workspace/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/workspace/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/anubhav/workspace/vivado/project_1/mvp_wrapper.xsa
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
