// Seed: 31873455
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_8, id_9 = id_5 ? 1 - id_8 : 1;
  always @(posedge 1'b0) begin
    id_6 <= id_5;
  end
  assign id_3 = 1 ? id_9 : id_7;
  logic id_10 = id_8 < 1;
endmodule
