{
  "module_name": "cxd2820r_t.c",
  "hash_id": "346f050677f42324507212a5148ae761ca7cf76468177e9a20b6305eafb07993",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/cxd2820r_t.c",
  "human_readable_source": "\n \n\n\n#include \"cxd2820r_priv.h\"\n\nint cxd2820r_set_frontend_t(struct dvb_frontend *fe)\n{\n\tstruct cxd2820r_priv *priv = fe->demodulator_priv;\n\tstruct i2c_client *client = priv->client[0];\n\tstruct dtv_frontend_properties *c = &fe->dtv_property_cache;\n\tint ret, bw_i;\n\tunsigned int utmp;\n\tu32 if_frequency;\n\tu8 buf[3], bw_param;\n\tu8 bw_params1[][5] = {\n\t\t{ 0x17, 0xea, 0xaa, 0xaa, 0xaa },  \n\t\t{ 0x14, 0x80, 0x00, 0x00, 0x00 },  \n\t\t{ 0x11, 0xf0, 0x00, 0x00, 0x00 },  \n\t};\n\tu8 bw_params2[][2] = {\n\t\t{ 0x1f, 0xdc },  \n\t\t{ 0x12, 0xf8 },  \n\t\t{ 0x01, 0xe0 },  \n\t};\n\tstruct reg_val_mask tab[] = {\n\t\t{ 0x00080, 0x00, 0xff },\n\t\t{ 0x00081, 0x03, 0xff },\n\t\t{ 0x00085, 0x07, 0xff },\n\t\t{ 0x00088, 0x01, 0xff },\n\n\t\t{ 0x00070, priv->ts_mode, 0xff },\n\t\t{ 0x00071, !priv->ts_clk_inv << 4, 0x10 },\n\t\t{ 0x000cb, priv->if_agc_polarity << 6, 0x40 },\n\t\t{ 0x000a5, 0x00, 0x01 },\n\t\t{ 0x00082, 0x20, 0x60 },\n\t\t{ 0x000c2, 0xc3, 0xff },\n\t\t{ 0x0016a, 0x50, 0xff },\n\t\t{ 0x00427, 0x41, 0xff },\n\t};\n\n\tdev_dbg(&client->dev,\n\t\t\"delivery_system=%d modulation=%d frequency=%u bandwidth_hz=%u inversion=%d\\n\",\n\t\tc->delivery_system, c->modulation, c->frequency,\n\t\tc->bandwidth_hz, c->inversion);\n\n\tswitch (c->bandwidth_hz) {\n\tcase 6000000:\n\t\tbw_i = 0;\n\t\tbw_param = 2;\n\t\tbreak;\n\tcase 7000000:\n\t\tbw_i = 1;\n\t\tbw_param = 1;\n\t\tbreak;\n\tcase 8000000:\n\t\tbw_i = 2;\n\t\tbw_param = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tif (fe->ops.tuner_ops.set_params)\n\t\tfe->ops.tuner_ops.set_params(fe);\n\n\tif (priv->delivery_system != SYS_DVBT) {\n\t\tret = cxd2820r_wr_reg_val_mask_tab(priv, tab, ARRAY_SIZE(tab));\n\t\tif (ret)\n\t\t\tgoto error;\n\t}\n\n\tpriv->delivery_system = SYS_DVBT;\n\tpriv->ber_running = false;  \n\n\t \n\tif (fe->ops.tuner_ops.get_if_frequency) {\n\t\tret = fe->ops.tuner_ops.get_if_frequency(fe, &if_frequency);\n\t\tif (ret)\n\t\t\tgoto error;\n\t\tdev_dbg(&client->dev, \"if_frequency=%u\\n\", if_frequency);\n\t} else {\n\t\tret = -EINVAL;\n\t\tgoto error;\n\t}\n\n\tutmp = DIV_ROUND_CLOSEST_ULL((u64)if_frequency * 0x1000000, CXD2820R_CLK);\n\tbuf[0] = (utmp >> 16) & 0xff;\n\tbuf[1] = (utmp >>  8) & 0xff;\n\tbuf[2] = (utmp >>  0) & 0xff;\n\tret = regmap_bulk_write(priv->regmap[0], 0x00b6, buf, 3);\n\tif (ret)\n\t\tgoto error;\n\n\tret = regmap_bulk_write(priv->regmap[0], 0x009f, bw_params1[bw_i], 5);\n\tif (ret)\n\t\tgoto error;\n\n\tret = regmap_update_bits(priv->regmap[0], 0x00d7, 0xc0, bw_param << 6);\n\tif (ret)\n\t\tgoto error;\n\n\tret = regmap_bulk_write(priv->regmap[0], 0x00d9, bw_params2[bw_i], 2);\n\tif (ret)\n\t\tgoto error;\n\n\tret = regmap_write(priv->regmap[0], 0x00ff, 0x08);\n\tif (ret)\n\t\tgoto error;\n\n\tret = regmap_write(priv->regmap[0], 0x00fe, 0x01);\n\tif (ret)\n\t\tgoto error;\n\n\treturn ret;\nerror:\n\tdev_dbg(&client->dev, \"failed=%d\\n\", ret);\n\treturn ret;\n}\n\nint cxd2820r_get_frontend_t(struct dvb_frontend *fe,\n\t\t\t    struct dtv_frontend_properties *c)\n{\n\tstruct cxd2820r_priv *priv = fe->demodulator_priv;\n\tstruct i2c_client *client = priv->client[0];\n\tint ret;\n\tunsigned int utmp;\n\tu8 buf[2];\n\n\tdev_dbg(&client->dev, \"\\n\");\n\n\tret = regmap_bulk_read(priv->regmap[0], 0x002f, buf, sizeof(buf));\n\tif (ret)\n\t\tgoto error;\n\n\tswitch ((buf[0] >> 6) & 0x03) {\n\tcase 0:\n\t\tc->modulation = QPSK;\n\t\tbreak;\n\tcase 1:\n\t\tc->modulation = QAM_16;\n\t\tbreak;\n\tcase 2:\n\t\tc->modulation = QAM_64;\n\t\tbreak;\n\t}\n\n\tswitch ((buf[1] >> 1) & 0x03) {\n\tcase 0:\n\t\tc->transmission_mode = TRANSMISSION_MODE_2K;\n\t\tbreak;\n\tcase 1:\n\t\tc->transmission_mode = TRANSMISSION_MODE_8K;\n\t\tbreak;\n\t}\n\n\tswitch ((buf[1] >> 3) & 0x03) {\n\tcase 0:\n\t\tc->guard_interval = GUARD_INTERVAL_1_32;\n\t\tbreak;\n\tcase 1:\n\t\tc->guard_interval = GUARD_INTERVAL_1_16;\n\t\tbreak;\n\tcase 2:\n\t\tc->guard_interval = GUARD_INTERVAL_1_8;\n\t\tbreak;\n\tcase 3:\n\t\tc->guard_interval = GUARD_INTERVAL_1_4;\n\t\tbreak;\n\t}\n\n\tswitch ((buf[0] >> 3) & 0x07) {\n\tcase 0:\n\t\tc->hierarchy = HIERARCHY_NONE;\n\t\tbreak;\n\tcase 1:\n\t\tc->hierarchy = HIERARCHY_1;\n\t\tbreak;\n\tcase 2:\n\t\tc->hierarchy = HIERARCHY_2;\n\t\tbreak;\n\tcase 3:\n\t\tc->hierarchy = HIERARCHY_4;\n\t\tbreak;\n\t}\n\n\tswitch ((buf[0] >> 0) & 0x07) {\n\tcase 0:\n\t\tc->code_rate_HP = FEC_1_2;\n\t\tbreak;\n\tcase 1:\n\t\tc->code_rate_HP = FEC_2_3;\n\t\tbreak;\n\tcase 2:\n\t\tc->code_rate_HP = FEC_3_4;\n\t\tbreak;\n\tcase 3:\n\t\tc->code_rate_HP = FEC_5_6;\n\t\tbreak;\n\tcase 4:\n\t\tc->code_rate_HP = FEC_7_8;\n\t\tbreak;\n\t}\n\n\tswitch ((buf[1] >> 5) & 0x07) {\n\tcase 0:\n\t\tc->code_rate_LP = FEC_1_2;\n\t\tbreak;\n\tcase 1:\n\t\tc->code_rate_LP = FEC_2_3;\n\t\tbreak;\n\tcase 2:\n\t\tc->code_rate_LP = FEC_3_4;\n\t\tbreak;\n\tcase 3:\n\t\tc->code_rate_LP = FEC_5_6;\n\t\tbreak;\n\tcase 4:\n\t\tc->code_rate_LP = FEC_7_8;\n\t\tbreak;\n\t}\n\n\tret = regmap_read(priv->regmap[0], 0x07c6, &utmp);\n\tif (ret)\n\t\tgoto error;\n\n\tswitch ((utmp >> 0) & 0x01) {\n\tcase 0:\n\t\tc->inversion = INVERSION_OFF;\n\t\tbreak;\n\tcase 1:\n\t\tc->inversion = INVERSION_ON;\n\t\tbreak;\n\t}\n\n\treturn ret;\nerror:\n\tdev_dbg(&client->dev, \"failed=%d\\n\", ret);\n\treturn ret;\n}\n\nint cxd2820r_read_status_t(struct dvb_frontend *fe, enum fe_status *status)\n{\n\tstruct cxd2820r_priv *priv = fe->demodulator_priv;\n\tstruct i2c_client *client = priv->client[0];\n\tstruct dtv_frontend_properties *c = &fe->dtv_property_cache;\n\tint ret;\n\tunsigned int utmp, utmp1, utmp2;\n\tu8 buf[3];\n\n\t \n\tret = regmap_bulk_read(priv->regmap[0], 0x0010, &buf[0], 1);\n\tif (ret)\n\t\tgoto error;\n\tret = regmap_bulk_read(priv->regmap[0], 0x0073, &buf[1], 1);\n\tif (ret)\n\t\tgoto error;\n\n\tutmp1 = (buf[0] >> 0) & 0x07;\n\tutmp2 = (buf[1] >> 3) & 0x01;\n\n\tif (utmp1 == 6 && utmp2 == 1) {\n\t\t*status = FE_HAS_SIGNAL | FE_HAS_CARRIER |\n\t\t\t  FE_HAS_VITERBI | FE_HAS_SYNC | FE_HAS_LOCK;\n\t} else if (utmp1 == 6 || utmp2 == 1) {\n\t\t*status = FE_HAS_SIGNAL | FE_HAS_CARRIER |\n\t\t\t  FE_HAS_VITERBI | FE_HAS_SYNC;\n\t} else {\n\t\t*status = 0;\n\t}\n\n\tdev_dbg(&client->dev, \"status=%02x raw=%*ph sync=%u ts=%u\\n\",\n\t\t*status, 2, buf, utmp1, utmp2);\n\n\t \n\tif (*status & FE_HAS_SIGNAL) {\n\t\tunsigned int strength;\n\n\t\tret = regmap_bulk_read(priv->regmap[0], 0x0026, buf, 2);\n\t\tif (ret)\n\t\t\tgoto error;\n\n\t\tutmp = buf[0] << 8 | buf[1] << 0;\n\t\tutmp = ~utmp & 0x0fff;\n\t\t \n\t\tstrength = utmp << 4 | utmp >> 8;\n\n\t\tc->strength.len = 1;\n\t\tc->strength.stat[0].scale = FE_SCALE_RELATIVE;\n\t\tc->strength.stat[0].uvalue = strength;\n\t} else {\n\t\tc->strength.len = 1;\n\t\tc->strength.stat[0].scale = FE_SCALE_NOT_AVAILABLE;\n\t}\n\n\t \n\tif (*status & FE_HAS_VITERBI) {\n\t\tunsigned int cnr;\n\n\t\tret = regmap_bulk_read(priv->regmap[0], 0x002c, buf, 2);\n\t\tif (ret)\n\t\t\tgoto error;\n\n\t\tutmp = buf[0] << 8 | buf[1] << 0;\n\t\tif (utmp)\n\t\t\tcnr = div_u64((u64)(intlog10(utmp)\n\t\t\t\t      - intlog10(32000 - utmp) + 55532585)\n\t\t\t\t      * 10000, (1 << 24));\n\t\telse\n\t\t\tcnr = 0;\n\n\t\tc->cnr.len = 1;\n\t\tc->cnr.stat[0].scale = FE_SCALE_DECIBEL;\n\t\tc->cnr.stat[0].svalue = cnr;\n\t} else {\n\t\tc->cnr.len = 1;\n\t\tc->cnr.stat[0].scale = FE_SCALE_NOT_AVAILABLE;\n\t}\n\n\t \n\tif (*status & FE_HAS_SYNC) {\n\t\tunsigned int post_bit_error;\n\t\tbool start_ber;\n\n\t\tif (priv->ber_running) {\n\t\t\tret = regmap_bulk_read(priv->regmap[0], 0x0076, buf, 3);\n\t\t\tif (ret)\n\t\t\t\tgoto error;\n\n\t\t\tif ((buf[2] >> 7) & 0x01) {\n\t\t\t\tpost_bit_error = buf[2] << 16 | buf[1] << 8 |\n\t\t\t\t\t\t buf[0] << 0;\n\t\t\t\tpost_bit_error &= 0x0fffff;\n\t\t\t\tstart_ber = true;\n\t\t\t} else {\n\t\t\t\tpost_bit_error = 0;\n\t\t\t\tstart_ber = false;\n\t\t\t}\n\t\t} else {\n\t\t\tpost_bit_error = 0;\n\t\t\tstart_ber = true;\n\t\t}\n\n\t\tif (start_ber) {\n\t\t\tret = regmap_write(priv->regmap[0], 0x0079, 0x01);\n\t\t\tif (ret)\n\t\t\t\tgoto error;\n\t\t\tpriv->ber_running = true;\n\t\t}\n\n\t\tpriv->post_bit_error += post_bit_error;\n\n\t\tc->post_bit_error.len = 1;\n\t\tc->post_bit_error.stat[0].scale = FE_SCALE_COUNTER;\n\t\tc->post_bit_error.stat[0].uvalue = priv->post_bit_error;\n\t} else {\n\t\tc->post_bit_error.len = 1;\n\t\tc->post_bit_error.stat[0].scale = FE_SCALE_NOT_AVAILABLE;\n\t}\n\n\treturn ret;\nerror:\n\tdev_dbg(&client->dev, \"failed=%d\\n\", ret);\n\treturn ret;\n}\n\nint cxd2820r_init_t(struct dvb_frontend *fe)\n{\n\tstruct cxd2820r_priv *priv = fe->demodulator_priv;\n\tstruct i2c_client *client = priv->client[0];\n\tint ret;\n\n\tdev_dbg(&client->dev, \"\\n\");\n\n\tret = regmap_write(priv->regmap[0], 0x0085, 0x07);\n\tif (ret)\n\t\tgoto error;\n\n\treturn ret;\nerror:\n\tdev_dbg(&client->dev, \"failed=%d\\n\", ret);\n\treturn ret;\n}\n\nint cxd2820r_sleep_t(struct dvb_frontend *fe)\n{\n\tstruct cxd2820r_priv *priv = fe->demodulator_priv;\n\tstruct i2c_client *client = priv->client[0];\n\tint ret;\n\tstatic struct reg_val_mask tab[] = {\n\t\t{ 0x000ff, 0x1f, 0xff },\n\t\t{ 0x00085, 0x00, 0xff },\n\t\t{ 0x00088, 0x01, 0xff },\n\t\t{ 0x00081, 0x00, 0xff },\n\t\t{ 0x00080, 0x00, 0xff },\n\t};\n\n\tdev_dbg(&client->dev, \"\\n\");\n\n\tpriv->delivery_system = SYS_UNDEFINED;\n\n\tret = cxd2820r_wr_reg_val_mask_tab(priv, tab, ARRAY_SIZE(tab));\n\tif (ret)\n\t\tgoto error;\n\n\treturn ret;\nerror:\n\tdev_dbg(&client->dev, \"failed=%d\\n\", ret);\n\treturn ret;\n}\n\nint cxd2820r_get_tune_settings_t(struct dvb_frontend *fe,\n\tstruct dvb_frontend_tune_settings *s)\n{\n\ts->min_delay_ms = 500;\n\ts->step_size = fe->ops.info.frequency_stepsize_hz * 2;\n\ts->max_drift = (fe->ops.info.frequency_stepsize_hz * 2) + 1;\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}