#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 15 20:14:30 2023
# Process ID: 4716
# Current directory: D:/ele_match/FPGA_filter/filter_lowpass
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8736 D:\ele_match\FPGA_filter\filter_lowpass\filter_lowpass.xpr
# Log file: D:/ele_match/FPGA_filter/filter_lowpass/vivado.log
# Journal file: D:/ele_match/FPGA_filter/filter_lowpass\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/fir_coe.coe} CONFIG.Coefficient_Width {12} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {34}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_fir.tcl
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/fir_coe.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {37}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
reset_run fir_compiler_0_synth_1
launch_simulation
source tb_fir.tcl
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/fir_coe.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {37}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
launch_simulation
source tb_fir.tcl
close_sim
launch_simulation
source tb_fir.tcl
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/fir_coe.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {37}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
source tb_fir.tcl
close_sim
launch_simulation
source tb_fir.tcl
close_sim
launch_simulation
source tb_fir.tcl
run all
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/fir_coe.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {37}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
source tb_fir.tcl
run all
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/fir_coe.coe} CONFIG.Coefficient_Width {12} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {32} CONFIG.ColumnConfig {40,11}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb_fir.tcl
close_sim
launch_simulation
source tb_fir.tcl
run all
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/filter_lowpass/fir_coe.coe} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {36}] [get_ips fir_compiler_0]
close_sim
generate_target Simulation [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_fir.tcl
run all
close_sim
launch_simulation
source tb_fir.tcl
run all
close_sim
launch_simulation
source tb_fir.tcl
close_sim
launch_simulation
source tb_fir.tcl
run all
set_property -dict [list CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {32}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb_fir.tcl
run all
set_property -dict [list CONFIG.Coefficient_File {D:/ele_match/FPGA_filter/filter_lowpass/fir_coe.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Width {36} CONFIG.ColumnConfig {40,11}] [get_ips fir_compiler_0]
generate_target all [get_files  D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 16 fir_compiler_0_synth_1
export_simulation -of_objects [get_files D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files -ipstatic_source_dir D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/modelsim} {questa=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/questa} {riviera=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb_fir.tcl
run all
close_sim
launch_simulation
source tb_fir.tcl
run all
close_sim
