TimeQuest Timing Analyzer report for lights
Mon Feb 06 13:46:03 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 33. Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 34. Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 35. Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'
 38. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Recovery Transfers
 55. Removal Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Mon Feb 06 13:45:52 2017 ;
+--------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; altera_reserved_tck                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { altera_reserved_tck }                                     ;
; CLOCK_50Mhz                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { CLOCK_50Mhz }                                             ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                      ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 97.68 MHz ; 97.68 MHz       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.050 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 5.345 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.301 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.050 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.972      ;
; 7.151 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.877      ;
; 7.161 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.867      ;
; 7.180 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.842      ;
; 7.181 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.847      ;
; 7.199 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.829      ;
; 7.274 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.755      ;
; 7.277 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.754      ;
; 7.284 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.745      ;
; 7.309 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.711      ;
; 7.344 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.684      ;
; 7.349 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.692      ;
; 7.350 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.673      ;
; 7.353 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.670      ;
; 7.372 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.672      ;
; 7.373 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.655      ;
; 7.378 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.650      ;
; 7.384 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.657      ;
; 7.385 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.643      ;
; 7.403 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.628      ;
; 7.409 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.635      ;
; 7.412 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.611      ;
; 7.412 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.611      ;
; 7.434 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.589      ;
; 7.435 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.594      ;
; 7.460 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.569      ;
; 7.490 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.533      ;
; 7.511 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.533      ;
; 7.530 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.499      ;
; 7.549 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.471      ;
; 7.556 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 2.487      ;
; 7.569 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.451      ;
; 7.590 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.432      ;
; 7.591 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.432      ;
; 7.604 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.440      ;
; 7.649 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.392      ;
; 7.651 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.390      ;
; 7.657 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.387      ;
; 7.660 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.381      ;
; 7.671 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.352      ;
; 7.688 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.356      ;
; 7.700 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.331      ;
; 7.705 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.318      ;
; 7.709 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.314      ;
; 7.726 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.303      ;
; 7.730 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.299      ;
; 7.731 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.298      ;
; 7.731 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.291      ;
; 7.732 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.291      ;
; 7.737 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.286      ;
; 7.745 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.277      ;
; 7.748 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.274      ;
; 7.779 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.243      ;
; 7.783 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.246      ;
; 7.803 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.234      ;
; 7.803 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.247      ;
; 7.810 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.240      ;
; 7.812 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.219      ;
; 7.835 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[24]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.205      ;
; 7.844 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.176      ;
; 7.846 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.174      ;
; 7.854 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.187      ;
; 7.855 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.186      ;
; 7.857 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.163      ;
; 7.858 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.162      ;
; 7.859 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 2.182      ;
; 7.861 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 2.182      ;
; 7.864 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.156      ;
; 7.865 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.155      ;
; 7.874 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.149      ;
; 7.875 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.148      ;
; 7.880 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.140      ;
; 7.888 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.143      ;
; 7.890 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.133      ;
; 7.890 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.133      ;
; 7.894 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.135      ;
; 7.908 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.114      ;
; 7.912 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.119      ;
; 7.915 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.129      ;
; 7.921 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.123      ;
; 7.943 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.086      ;
; 7.949 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.074      ;
; 7.973 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 2.050      ;
; 7.989 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.048      ;
; 8.001 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.028      ;
; 8.002 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.027      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
; 8.014 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.006      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                               ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                   ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                      ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                    ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                     ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                           ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                         ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 4.677      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.345  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 4.690      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 5.346  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 4.668      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 5.577      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 5.577      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 5.577      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 5.577      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.582      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.582      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.582      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.586      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.582      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 5.552      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 5.552      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 5.552      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 5.542      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 5.542      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 5.542      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 5.542      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.553      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.553      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.553      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.553      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 5.592      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.586      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.586      ;
; 14.202 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.586      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 5.570      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 5.570      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 5.570      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.562      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 5.570      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.562      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.562      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.562      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 5.589      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 5.589      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 5.589      ;
; 14.203 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 5.589      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 5.575      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 5.555      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 5.575      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 5.555      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 5.575      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 5.555      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 5.575      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 5.555      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.580      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 5.560      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.580      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 5.560      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.580      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 5.560      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 5.584      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 5.564      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 5.580      ;
; 14.208 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 5.560      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 5.568      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.548      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 5.568      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.548      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 5.568      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.548      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 5.560      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 5.540      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 5.568      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.548      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 5.560      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 5.540      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 5.560      ;
; 14.209 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 5.540      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.301 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.567      ;
; 1.301 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.567      ;
; 1.301 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.567      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[34]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[59]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[60]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[61]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 4.511      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[28]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|read_latency_shift_reg[0]                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[5]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[5]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[6]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 4.504      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[4]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 4.504      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[16]                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 4.504      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[0]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 4.504      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[11]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RECEIVE_SECOND_WORD                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 4.504      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[10]                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[10]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[7]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[7]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[4]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[3]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.507      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.505      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.219 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 4.515      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 4.521      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.502      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[2]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.502      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[3]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.502      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[4]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.502      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[5]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.502      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[6]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.502      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 4.488      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[11]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 4.499      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[12]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[13]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[14]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[15]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[16]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[17]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[18]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[19]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[20]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[21]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[22]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[23]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 4.491      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_PERIODIC_STATUS_CHECK  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 4.488      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[0]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 4.496      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[1]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 4.496      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[2]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 4.496      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[3]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 4.496      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[4]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 4.496      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[5]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 4.496      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[5]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 4.488      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[2]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 4.488      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[4]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 4.497      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[0]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 4.488      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[3]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 4.488      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[1]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 4.488      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[8]   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.508      ;
; 4.220 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[9]   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 4.508      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 13.734 ; 13.734 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.250  ; 6.250  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.823  ; 6.823  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.381  ; 6.381  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 6.227  ; 6.227  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.601  ; 6.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 6.264  ; 6.264  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 6.380  ; 6.380  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 6.138  ; 6.138  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 6.030  ; 6.030  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 6.446  ; 6.446  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.557  ; 6.557  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.823  ; 6.823  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 6.275  ; 6.275  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 6.392  ; 6.392  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 6.313  ; 6.313  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.268  ; 6.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 6.407  ; 6.407  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 5.922  ; 5.922  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.690  ; 6.690  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 6.306  ; 6.306  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 6.373  ; 6.373  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 6.413  ; 6.413  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 6.670  ; 6.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 6.382  ; 6.382  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 6.353  ; 6.353  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 6.690  ; 6.690  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.366  ; 6.366  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.684  ; 6.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.458  ; 6.458  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.684  ; 6.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.441  ; 6.441  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.781  ; 9.781  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 6.362  ; 6.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 5.896  ; 5.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 6.809  ; 6.809  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 5.897  ; 5.897  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.339  ; 6.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 6.337  ; 6.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.434  ; 6.434  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 6.354  ; 6.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.651  ; 6.651  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.444  ; 6.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 6.718  ; 6.718  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.592  ; 6.592  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 6.411  ; 6.411  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.309  ; 6.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.332  ; 6.332  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.211  ; 6.211  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.286  ; 6.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.547  ; 6.547  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.325  ; 6.325  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.809  ; 6.809  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.022  ; 6.022  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.998 ; -0.998 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.994 ; -0.994 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -8.343 ; -8.343 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -6.020 ; -6.020 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -5.692 ; -5.692 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -6.151 ; -6.151 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -5.997 ; -5.997 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -6.371 ; -6.371 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -6.034 ; -6.034 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -6.150 ; -6.150 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -5.908 ; -5.908 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -5.800 ; -5.800 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -6.216 ; -6.216 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -6.327 ; -6.327 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -6.593 ; -6.593 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -6.045 ; -6.045 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -6.162 ; -6.162 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -6.083 ; -6.083 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -6.038 ; -6.038 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -6.177 ; -6.177 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -5.692 ; -5.692 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -6.076 ; -6.076 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -6.076 ; -6.076 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -6.143 ; -6.143 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -6.183 ; -6.183 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -6.440 ; -6.440 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -6.152 ; -6.152 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -6.123 ; -6.123 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -6.460 ; -6.460 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -6.136 ; -6.136 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -6.211 ; -6.211 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -6.228 ; -6.228 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -6.454 ; -6.454 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -6.211 ; -6.211 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -5.692 ; -5.692 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -6.132 ; -6.132 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -5.638 ; -5.638 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -5.667 ; -5.667 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -5.667 ; -5.667 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -6.109 ; -6.109 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -6.107 ; -6.107 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -6.204 ; -6.204 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -6.124 ; -6.124 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -6.421 ; -6.421 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -6.214 ; -6.214 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -6.488 ; -6.488 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -6.362 ; -6.362 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -6.181 ; -6.181 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -6.079 ; -6.079 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -6.102 ; -6.102 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -5.981 ; -5.981 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -6.056 ; -6.056 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -6.317 ; -6.317 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -6.095 ; -6.095 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -6.579 ; -6.579 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -5.792 ; -5.792 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.606  ; 5.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 5.001  ; 5.001  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.907  ; 4.907  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.170  ; 5.170  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.170  ; 5.170  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.430  ; 5.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.606  ; 5.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 4.697  ; 4.697  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.736  ; 5.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.556  ; 5.556  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.531  ; 5.531  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.736  ; 5.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.510  ; 5.510  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.270  ; 5.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.699  ; 5.699  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.558  ; 5.558  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.578  ; 5.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 5.627  ; 5.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 5.357  ; 5.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 5.608  ; 5.608  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 5.422  ; 5.422  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.189  ; 5.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.084  ; 5.084  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.627  ; 5.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.388  ; 5.388  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.450  ; 5.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 5.450  ; 5.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 4.897  ; 4.897  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.419  ; 5.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 4.849  ; 4.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 4.912  ; 4.912  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 4.941  ; 4.941  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.572  ; 5.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 5.783  ; 5.783  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.154  ; 5.154  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 4.978  ; 4.978  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.988  ; 4.988  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 5.145  ; 5.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.664  ; 4.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 5.213  ; 5.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 5.147  ; 5.147  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 4.847  ; 4.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 5.132  ; 5.132  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 5.391  ; 5.391  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 5.196  ; 5.196  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.671  ; 4.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 4.801  ; 4.801  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.668  ; 4.668  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 4.666  ; 4.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.316  ; 5.316  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 4.352  ; 4.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 4.841  ; 4.841  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.934  ; 4.934  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.934  ; 4.934  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.680  ; 4.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.635  ; 4.635  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.415  ; 5.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 5.128  ; 5.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 4.915  ; 4.915  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 4.660  ; 4.660  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 5.101  ; 5.101  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.740  ; 4.740  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 4.639  ; 4.639  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.884  ; 4.884  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 5.210  ; 5.210  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 4.557  ; 4.557  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.028  ; 5.028  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.933  ; 4.933  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.415  ; 5.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 4.752  ; 4.752  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 4.675  ; 4.675  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.681  ; 4.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.650  ; 4.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 3.687  ; 3.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 6.530  ; 6.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 5.432  ; 5.432  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 5.971  ; 5.971  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 6.530  ; 6.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 5.149  ; 5.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 5.616  ; 5.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 6.339  ; 6.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 6.090  ; 6.090  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 6.113  ; 6.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.712  ; 4.712  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 3.655  ; 3.655  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 5.362  ; 5.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 5.525  ; 5.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.686  ; 5.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.039  ; 5.039  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.373  ; 5.373  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.193  ; 5.193  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.289  ; 5.289  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.284  ; 5.284  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.317  ; 5.317  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.289  ; 5.289  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.787  ; 4.787  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 5.686  ; 5.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.346  ; 4.346  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.232  ; 5.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.052  ; 5.052  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.439  ; 5.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 5.356  ; 5.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 5.393  ; 5.393  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 4.362  ; 4.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 4.993  ; 4.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.565  ; 4.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.085  ; 4.085  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.669  ; 4.669  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.628  ; 2.628  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 4.697  ; 4.697  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 5.001  ; 5.001  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.907  ; 4.907  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.170  ; 5.170  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.170  ; 5.170  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.430  ; 5.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.606  ; 5.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 4.697  ; 4.697  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.270  ; 5.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.556  ; 5.556  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.531  ; 5.531  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.736  ; 5.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.510  ; 5.510  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.270  ; 5.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.699  ; 5.699  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.558  ; 5.558  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.578  ; 5.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 5.084  ; 5.084  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 5.357  ; 5.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 5.608  ; 5.608  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 5.422  ; 5.422  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.189  ; 5.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.084  ; 5.084  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.627  ; 5.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.388  ; 5.388  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 4.849  ; 4.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 5.450  ; 5.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 4.897  ; 4.897  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.419  ; 5.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 4.849  ; 4.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 4.912  ; 4.912  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 4.941  ; 4.941  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 4.978  ; 4.978  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.572  ; 5.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 5.783  ; 5.783  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.154  ; 5.154  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 4.978  ; 4.978  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.988  ; 4.988  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 4.352  ; 4.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 5.145  ; 5.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.664  ; 4.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 5.213  ; 5.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 5.147  ; 5.147  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 4.847  ; 4.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 5.132  ; 5.132  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 5.391  ; 5.391  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 5.196  ; 5.196  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.671  ; 4.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 4.801  ; 4.801  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.668  ; 4.668  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 4.666  ; 4.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.316  ; 5.316  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 4.352  ; 4.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 4.841  ; 4.841  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.680  ; 4.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.934  ; 4.934  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.680  ; 4.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.635  ; 4.635  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 4.557  ; 4.557  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 5.128  ; 5.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 4.915  ; 4.915  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 4.660  ; 4.660  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 5.101  ; 5.101  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.740  ; 4.740  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 4.639  ; 4.639  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.884  ; 4.884  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 5.210  ; 5.210  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 4.557  ; 4.557  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.028  ; 5.028  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.933  ; 4.933  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.415  ; 5.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 4.752  ; 4.752  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 4.675  ; 4.675  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.681  ; 4.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.650  ; 4.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 3.687  ; 3.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 5.149  ; 5.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 5.432  ; 5.432  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 5.971  ; 5.971  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 6.530  ; 6.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 5.149  ; 5.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 5.616  ; 5.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 6.339  ; 6.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 6.090  ; 6.090  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 6.113  ; 6.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.712  ; 4.712  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 3.655  ; 3.655  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 5.362  ; 5.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 5.525  ; 5.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 4.346  ; 4.346  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.039  ; 5.039  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.373  ; 5.373  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.193  ; 5.193  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.289  ; 5.289  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.284  ; 5.284  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.317  ; 5.317  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.289  ; 5.289  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.787  ; 4.787  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 5.686  ; 5.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.346  ; 4.346  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.232  ; 5.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.052  ; 5.052  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.439  ; 5.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 5.356  ; 5.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 5.393  ; 5.393  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 4.362  ; 4.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 4.721  ; 4.721  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.565  ; 4.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.085  ; 4.085  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.669  ; 4.669  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 6.194 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 6.495 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 6.495 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 6.490 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 6.490 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 6.470 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 6.480 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 6.490 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 6.194 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.367 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.804 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.844 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 6.145 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 6.145 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 6.140 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 6.140 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 6.120 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 6.130 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 6.140 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.844 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 4.753 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.475 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 6.194     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 6.495     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 6.495     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 6.490     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 6.490     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 6.470     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 6.480     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 6.490     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 6.194     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.367     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.804     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.844     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 6.145     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 6.145     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 6.140     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 6.140     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 6.120     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 6.130     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 6.140     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.844     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 4.753     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.475     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 8.615 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.495 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.726 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.615 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.404      ;
; 8.663 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.361      ;
; 8.665 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.359      ;
; 8.671 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.353      ;
; 8.674 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.350      ;
; 8.675 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.344      ;
; 8.714 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.314      ;
; 8.729 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.288      ;
; 8.730 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.297      ;
; 8.735 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.292      ;
; 8.750 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.274      ;
; 8.753 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.268      ;
; 8.753 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.271      ;
; 8.755 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.266      ;
; 8.756 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.268      ;
; 8.762 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.266      ;
; 8.762 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.262      ;
; 8.764 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.274      ;
; 8.771 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.271      ;
; 8.772 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.266      ;
; 8.789 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.232      ;
; 8.797 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.245      ;
; 8.797 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.224      ;
; 8.800 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.221      ;
; 8.806 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.221      ;
; 8.811 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.216      ;
; 8.829 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.192      ;
; 8.832 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.185      ;
; 8.841 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.176      ;
; 8.853 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.189      ;
; 8.859 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.162      ;
; 8.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.160      ;
; 8.869 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.150      ;
; 8.884 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.156      ;
; 8.888 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.150      ;
; 8.890 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.148      ;
; 8.891 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.151      ;
; 8.894 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.144      ;
; 8.911 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.110      ;
; 8.914 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.128      ;
; 8.918 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.124      ;
; 8.929 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.092      ;
; 8.935 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.092      ;
; 8.936 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.085      ;
; 8.937 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.091      ;
; 8.939 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.082      ;
; 8.941 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.078      ;
; 8.941 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.080      ;
; 8.941 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.086      ;
; 8.943 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.076      ;
; 8.943 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.076      ;
; 8.949 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.078      ;
; 8.953 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.066      ;
; 8.957 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.060      ;
; 8.957 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.060      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.063      ;
; 8.967 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.050      ;
; 8.968 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.049      ;
; 8.969 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.058      ;
; 8.971 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.046      ;
; 8.978 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.039      ;
; 8.980 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.058      ;
; 8.980 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.037      ;
; 8.983 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.055      ;
; 8.988 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.050      ;
; 8.988 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.060      ;
; 8.994 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.040      ;
; 8.994 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.054      ;
; 9.000 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.021      ;
; 9.004 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.017      ;
; 9.006 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[24]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.029      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.010      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.033      ;
; 9.008 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.013      ;
; 9.009 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.011     ; 1.012      ;
; 9.012 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 1.007      ;
; 9.016 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.011      ;
; 9.023 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.005      ;
; 9.031 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.011      ;
; 9.031 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.011      ;
; 9.036 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 0.992      ;
; 9.037 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 0.980      ;
; 9.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 0.978      ;
; 9.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 0.978      ;
; 9.043 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.984      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                               ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                   ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                      ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                    ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                     ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                           ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                         ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 2.522      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.536      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 7.495  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 2.515      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.140      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.140      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.140      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.140      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.145      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.145      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.145      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.145      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.152      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.152      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.152      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.152      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.133      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.133      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.133      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.126      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.133      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.126      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.126      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.148      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.126      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 3.154      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.148      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.148      ;
; 16.683 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.148      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.115      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.115      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.115      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 3.106      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 3.106      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 3.106      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 3.106      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 3.116      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 3.116      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 3.116      ;
; 16.684 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.165     ; 3.116      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.138      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.138      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.138      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.138      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 3.143      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 3.143      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 3.143      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.130     ; 3.143      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 3.131      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 3.131      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 3.131      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.124      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 3.131      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.124      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.124      ;
; 16.693 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 3.146      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.124      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.124      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.124      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.124      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.129      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.129      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.129      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.129      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.117      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.117      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.117      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 3.110      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.117      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 3.110      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 3.110      ;
; 16.697 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 3.132      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.726 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[34]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[36]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[39]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.502      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[59]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[60]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[61]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[101]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[102]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[103]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[104]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[105]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[106]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[107]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[108]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[109]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[110]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.507      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[124]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[125]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[25]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.504      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|waitrequest_reset_override                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[5]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.504      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[5]                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.504      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[37]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.504      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.502      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.502      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN_DEASSERT ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.502      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[6]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.499      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[4]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.499      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.499      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[0]                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.499      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[126]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[127]          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[31]                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.499      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[103]                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.506      ;
; 2.328 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.513      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.514      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 2.497      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[2]                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 2.497      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[3]                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 2.497      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[4]                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 2.497      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[5]                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 2.497      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[6]                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 2.497      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[11]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.495      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[0]                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.491      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[1]                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.491      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[2]                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.491      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[3]                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.491      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[4]                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.491      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|counter[5]                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.491      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[4]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.013      ; 2.494      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[8]            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 2.504      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[9]            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 2.504      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[10]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 2.504      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[11]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[12]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[13]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[14]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[15]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.508      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 2.504      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.500      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.500      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[22]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.500      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[23]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.500      ;
; 2.329 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[24]           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 2.504      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 0.830 ; 0.830 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 0.827 ; 0.827 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 0.818 ; 0.818 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 7.035 ; 7.035 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 3.688 ; 3.688 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 4.028 ; 4.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 3.795 ; 3.795 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 3.661 ; 3.661 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 3.890 ; 3.890 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 3.721 ; 3.721 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 3.784 ; 3.784 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 3.648 ; 3.648 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 3.609 ; 3.609 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 3.809 ; 3.809 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 3.840 ; 3.840 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 4.028 ; 4.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 3.720 ; 3.720 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 3.796 ; 3.796 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 3.731 ; 3.731 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 3.718 ; 3.718 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 3.781 ; 3.781 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 3.554 ; 3.554 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 3.943 ; 3.943 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 3.757 ; 3.757 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 3.785 ; 3.785 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 3.813 ; 3.813 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 3.943 ; 3.943 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 3.784 ; 3.784 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 3.776 ; 3.776 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 3.932 ; 3.932 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 3.803 ; 3.803 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 3.901 ; 3.901 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 3.815 ; 3.815 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 3.901 ; 3.901 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 3.827 ; 3.827 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 5.298 ; 5.298 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 3.722 ; 3.722 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 3.521 ; 3.521 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 3.973 ; 3.973 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 3.530 ; 3.530 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 3.741 ; 3.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 3.763 ; 3.763 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 3.791 ; 3.791 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 3.730 ; 3.730 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 3.894 ; 3.894 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 3.817 ; 3.817 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 3.931 ; 3.931 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 3.853 ; 3.853 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 3.791 ; 3.791 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 3.715 ; 3.715 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 3.737 ; 3.737 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 3.713 ; 3.713 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 3.713 ; 3.713 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 3.832 ; 3.832 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 3.744 ; 3.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 3.973 ; 3.973 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 3.594 ; 3.594 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -4.665 ; -4.665 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.568 ; -3.568 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.434 ; -3.434 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.675 ; -3.675 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.541 ; -3.541 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.770 ; -3.770 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.601 ; -3.601 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.664 ; -3.664 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.528 ; -3.528 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.489 ; -3.489 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.689 ; -3.689 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.720 ; -3.720 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.908 ; -3.908 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.600 ; -3.600 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.676 ; -3.676 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.611 ; -3.611 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.598 ; -3.598 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.661 ; -3.661 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.434 ; -3.434 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.637 ; -3.637 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.637 ; -3.637 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.665 ; -3.665 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.693 ; -3.693 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.823 ; -3.823 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.664 ; -3.664 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.656 ; -3.656 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.812 ; -3.812 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.683 ; -3.683 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.695 ; -3.695 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.695 ; -3.695 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.781 ; -3.781 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.707 ; -3.707 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.413 ; -3.413 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.602 ; -3.602 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.391 ; -3.391 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.410 ; -3.410 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.410 ; -3.410 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.621 ; -3.621 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -3.643 ; -3.643 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.671 ; -3.671 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.610 ; -3.610 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.774 ; -3.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.697 ; -3.697 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -3.811 ; -3.811 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.733 ; -3.733 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -3.671 ; -3.671 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.595 ; -3.595 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.617 ; -3.617 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.593 ; -3.593 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.593 ; -3.593 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.712 ; -3.712 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.853 ; -3.853 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.474 ; -3.474 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.228  ; 1.228  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.251  ; 1.251  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.260  ; 1.260  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.797  ; 2.797  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.509  ; 2.509  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.474  ; 2.474  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.605  ; 2.605  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.632  ; 2.632  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.576  ; 2.576  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.729  ; 2.729  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.797  ; 2.797  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.392  ; 2.392  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.878  ; 2.878  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.791  ; 2.791  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.878  ; 2.878  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.849  ; 2.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.814  ; 2.814  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.829  ; 2.829  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.681  ; 2.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.820  ; 2.820  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.712  ; 2.712  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.610  ; 2.610  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.582  ; 2.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.829  ; 2.829  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.698  ; 2.698  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.746  ; 2.746  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.746  ; 2.746  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.577  ; 2.577  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.715  ; 2.715  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.485  ; 2.485  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.728  ; 2.728  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.476  ; 2.476  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.507  ; 2.507  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.911  ; 2.911  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.794  ; 2.794  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.911  ; 2.911  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.854  ; 2.854  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.589  ; 2.589  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.572  ; 2.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.515  ; 2.515  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.516  ; 2.516  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.726  ; 2.726  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.530  ; 2.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.374  ; 2.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.602  ; 2.602  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.587  ; 2.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.707  ; 2.707  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.629  ; 2.629  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.379  ; 2.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.444  ; 2.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.377  ; 2.377  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.726  ; 2.726  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.376  ; 2.376  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.695  ; 2.695  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.179  ; 2.179  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.417  ; 2.417  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.496  ; 2.496  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.496  ; 2.496  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.297  ; 2.297  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.725  ; 2.725  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.589  ; 2.589  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.484  ; 2.484  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.368  ; 2.368  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.572  ; 2.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.407  ; 2.407  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.356  ; 2.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.460  ; 2.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.645  ; 2.645  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.437  ; 2.437  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.725  ; 2.725  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.386  ; 2.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.384  ; 2.384  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.360  ; 2.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 1.850  ; 1.850  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 3.328  ; 3.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.733  ; 2.733  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.957  ; 2.957  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 3.328  ; 3.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.802  ; 2.802  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 3.244  ; 3.244  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.993  ; 2.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 3.009  ; 3.009  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.340  ; 2.340  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 1.826  ; 1.826  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.696  ; 2.696  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.761  ; 2.761  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.850  ; 2.850  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.475  ; 2.475  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.633  ; 2.633  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.624  ; 2.624  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.659  ; 2.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.564  ; 2.564  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.469  ; 2.469  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.461  ; 2.461  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.850  ; 2.850  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.183  ; 2.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.635  ; 2.635  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.734  ; 2.734  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.618  ; 2.618  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.652  ; 2.652  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.459  ; 2.459  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.416  ; 2.416  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.254  ; 2.254  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.033  ; 2.033  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.324  ; 2.324  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.392  ; 2.392  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.509  ; 2.509  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.474  ; 2.474  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.605  ; 2.605  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.632  ; 2.632  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.576  ; 2.576  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.729  ; 2.729  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.797  ; 2.797  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.392  ; 2.392  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.791  ; 2.791  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.878  ; 2.878  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.849  ; 2.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.814  ; 2.814  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.681  ; 2.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.820  ; 2.820  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.712  ; 2.712  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.610  ; 2.610  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.582  ; 2.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.829  ; 2.829  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.698  ; 2.698  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.746  ; 2.746  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.577  ; 2.577  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.715  ; 2.715  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.485  ; 2.485  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.728  ; 2.728  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.476  ; 2.476  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.507  ; 2.507  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.515  ; 2.515  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.794  ; 2.794  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.911  ; 2.911  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.854  ; 2.854  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.589  ; 2.589  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.572  ; 2.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.515  ; 2.515  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.516  ; 2.516  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.179  ; 2.179  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.530  ; 2.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.374  ; 2.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.602  ; 2.602  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.587  ; 2.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.707  ; 2.707  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.629  ; 2.629  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.379  ; 2.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.444  ; 2.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.377  ; 2.377  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.726  ; 2.726  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.376  ; 2.376  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.695  ; 2.695  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.179  ; 2.179  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.417  ; 2.417  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.496  ; 2.496  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.297  ; 2.297  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.589  ; 2.589  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.484  ; 2.484  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.368  ; 2.368  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.572  ; 2.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.407  ; 2.407  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.356  ; 2.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.460  ; 2.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.645  ; 2.645  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.437  ; 2.437  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.725  ; 2.725  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.386  ; 2.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.384  ; 2.384  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.360  ; 2.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 1.850  ; 1.850  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.733  ; 2.733  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.957  ; 2.957  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 3.328  ; 3.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.802  ; 2.802  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 3.244  ; 3.244  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.993  ; 2.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 3.009  ; 3.009  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.340  ; 2.340  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 1.826  ; 1.826  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.696  ; 2.696  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.761  ; 2.761  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.183  ; 2.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.475  ; 2.475  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.633  ; 2.633  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.624  ; 2.624  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.659  ; 2.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.564  ; 2.564  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.469  ; 2.469  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.461  ; 2.461  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.850  ; 2.850  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.183  ; 2.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.635  ; 2.635  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.734  ; 2.734  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.618  ; 2.618  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.652  ; 2.652  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.459  ; 2.459  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.299  ; 2.299  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.254  ; 2.254  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.033  ; 2.033  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.324  ; 2.324  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 3.046 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 3.181 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 3.181 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 3.178 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 3.178 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 3.158 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 3.168 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 3.178 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 3.046 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.547 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.314 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.867 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 3.002 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 3.002 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.999 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.999 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.979 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.989 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.999 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.867 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.280 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.171 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 3.046     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 3.181     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 3.181     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 3.178     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 3.178     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 3.158     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 3.168     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 3.178     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 3.046     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.547     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.314     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.867     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 3.002     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 3.002     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.999     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.999     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.979     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.989     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.999     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.867     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.280     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.171     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 7.050 ; 0.215 ; 5.345    ; 0.726   ; 7.873               ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.050 ; 0.215 ; 5.345    ; 0.726   ; 7.873               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                          ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 13.734 ; 13.734 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.250  ; 6.250  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.823  ; 6.823  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.381  ; 6.381  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 6.227  ; 6.227  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.601  ; 6.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 6.264  ; 6.264  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 6.380  ; 6.380  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 6.138  ; 6.138  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 6.030  ; 6.030  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 6.446  ; 6.446  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.557  ; 6.557  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.823  ; 6.823  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 6.275  ; 6.275  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 6.392  ; 6.392  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 6.313  ; 6.313  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.268  ; 6.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 6.407  ; 6.407  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 5.922  ; 5.922  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.690  ; 6.690  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 6.306  ; 6.306  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 6.373  ; 6.373  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 6.413  ; 6.413  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 6.670  ; 6.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 6.382  ; 6.382  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 6.353  ; 6.353  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 6.690  ; 6.690  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.366  ; 6.366  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.684  ; 6.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.458  ; 6.458  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.684  ; 6.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.441  ; 6.441  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.781  ; 9.781  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 6.362  ; 6.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 5.896  ; 5.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 6.809  ; 6.809  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 5.897  ; 5.897  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.339  ; 6.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 6.337  ; 6.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.434  ; 6.434  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 6.354  ; 6.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.651  ; 6.651  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.444  ; 6.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 6.718  ; 6.718  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.592  ; 6.592  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 6.411  ; 6.411  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.309  ; 6.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.332  ; 6.332  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.211  ; 6.211  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.286  ; 6.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.547  ; 6.547  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.325  ; 6.325  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.809  ; 6.809  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.022  ; 6.022  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -4.665 ; -4.665 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.568 ; -3.568 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.434 ; -3.434 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.675 ; -3.675 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.541 ; -3.541 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.770 ; -3.770 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.601 ; -3.601 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.664 ; -3.664 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.528 ; -3.528 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.489 ; -3.489 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.689 ; -3.689 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.720 ; -3.720 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.908 ; -3.908 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.600 ; -3.600 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.676 ; -3.676 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.611 ; -3.611 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.598 ; -3.598 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.661 ; -3.661 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.434 ; -3.434 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.637 ; -3.637 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.637 ; -3.637 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.665 ; -3.665 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.693 ; -3.693 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.823 ; -3.823 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.664 ; -3.664 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.656 ; -3.656 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.812 ; -3.812 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.683 ; -3.683 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.695 ; -3.695 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.695 ; -3.695 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.781 ; -3.781 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.707 ; -3.707 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.413 ; -3.413 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.602 ; -3.602 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.391 ; -3.391 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.410 ; -3.410 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.410 ; -3.410 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.621 ; -3.621 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -3.643 ; -3.643 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.671 ; -3.671 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.610 ; -3.610 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.774 ; -3.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.697 ; -3.697 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -3.811 ; -3.811 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.733 ; -3.733 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -3.671 ; -3.671 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.595 ; -3.595 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.617 ; -3.617 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.593 ; -3.593 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.593 ; -3.593 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.712 ; -3.712 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.853 ; -3.853 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.474 ; -3.474 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.606  ; 5.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 5.001  ; 5.001  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.907  ; 4.907  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.170  ; 5.170  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.170  ; 5.170  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.430  ; 5.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.606  ; 5.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 4.697  ; 4.697  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.736  ; 5.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.556  ; 5.556  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.531  ; 5.531  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.736  ; 5.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.510  ; 5.510  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.270  ; 5.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.699  ; 5.699  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.558  ; 5.558  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.578  ; 5.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 5.627  ; 5.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 5.357  ; 5.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 5.608  ; 5.608  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 5.422  ; 5.422  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.189  ; 5.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.084  ; 5.084  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.627  ; 5.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.388  ; 5.388  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.450  ; 5.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 5.450  ; 5.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 4.897  ; 4.897  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.419  ; 5.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 4.849  ; 4.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 4.912  ; 4.912  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 4.941  ; 4.941  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.572  ; 5.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 5.783  ; 5.783  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.154  ; 5.154  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 4.978  ; 4.978  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.988  ; 4.988  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 5.145  ; 5.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.664  ; 4.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 5.213  ; 5.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 5.147  ; 5.147  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 4.847  ; 4.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 5.132  ; 5.132  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 5.391  ; 5.391  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 5.196  ; 5.196  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.671  ; 4.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 4.801  ; 4.801  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.668  ; 4.668  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 4.666  ; 4.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.316  ; 5.316  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 4.352  ; 4.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 4.841  ; 4.841  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.934  ; 4.934  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.934  ; 4.934  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.680  ; 4.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.635  ; 4.635  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.415  ; 5.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 5.128  ; 5.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 4.915  ; 4.915  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 4.660  ; 4.660  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 5.101  ; 5.101  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.740  ; 4.740  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 4.639  ; 4.639  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.884  ; 4.884  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 5.210  ; 5.210  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 4.557  ; 4.557  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.028  ; 5.028  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.933  ; 4.933  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.415  ; 5.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 4.752  ; 4.752  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 4.675  ; 4.675  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.681  ; 4.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.650  ; 4.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 3.687  ; 3.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 6.530  ; 6.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 5.432  ; 5.432  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 5.971  ; 5.971  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 6.530  ; 6.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 5.149  ; 5.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 5.616  ; 5.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 6.339  ; 6.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 6.090  ; 6.090  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 6.113  ; 6.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.712  ; 4.712  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 3.655  ; 3.655  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 5.362  ; 5.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 5.525  ; 5.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.686  ; 5.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.039  ; 5.039  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.373  ; 5.373  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.193  ; 5.193  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.289  ; 5.289  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.284  ; 5.284  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.317  ; 5.317  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.289  ; 5.289  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.787  ; 4.787  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 5.686  ; 5.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.346  ; 4.346  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.232  ; 5.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.052  ; 5.052  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.439  ; 5.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 5.356  ; 5.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 5.393  ; 5.393  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 4.362  ; 4.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 4.993  ; 4.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.565  ; 4.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.085  ; 4.085  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.669  ; 4.669  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.392  ; 2.392  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.509  ; 2.509  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.474  ; 2.474  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.605  ; 2.605  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.632  ; 2.632  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.576  ; 2.576  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.729  ; 2.729  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.797  ; 2.797  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.392  ; 2.392  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.791  ; 2.791  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.878  ; 2.878  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.849  ; 2.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.814  ; 2.814  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.681  ; 2.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.820  ; 2.820  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.712  ; 2.712  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.610  ; 2.610  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.582  ; 2.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.829  ; 2.829  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.698  ; 2.698  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.746  ; 2.746  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.577  ; 2.577  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.715  ; 2.715  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.485  ; 2.485  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.728  ; 2.728  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.476  ; 2.476  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.507  ; 2.507  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.515  ; 2.515  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.794  ; 2.794  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.911  ; 2.911  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.854  ; 2.854  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.589  ; 2.589  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.572  ; 2.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.515  ; 2.515  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.516  ; 2.516  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.179  ; 2.179  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.530  ; 2.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.374  ; 2.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.602  ; 2.602  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.587  ; 2.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.707  ; 2.707  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.629  ; 2.629  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.379  ; 2.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.444  ; 2.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.377  ; 2.377  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.726  ; 2.726  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.376  ; 2.376  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.695  ; 2.695  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.179  ; 2.179  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.417  ; 2.417  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.496  ; 2.496  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.297  ; 2.297  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.589  ; 2.589  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.484  ; 2.484  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.368  ; 2.368  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.572  ; 2.572  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.407  ; 2.407  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.356  ; 2.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.460  ; 2.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.645  ; 2.645  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.437  ; 2.437  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.725  ; 2.725  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.386  ; 2.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.384  ; 2.384  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.360  ; 2.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 1.850  ; 1.850  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.733  ; 2.733  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.957  ; 2.957  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 3.328  ; 3.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.802  ; 2.802  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 3.244  ; 3.244  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.993  ; 2.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 3.009  ; 3.009  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.340  ; 2.340  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 1.826  ; 1.826  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.696  ; 2.696  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.761  ; 2.761  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.183  ; 2.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.475  ; 2.475  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.633  ; 2.633  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.624  ; 2.624  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.659  ; 2.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.564  ; 2.564  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.469  ; 2.469  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.461  ; 2.461  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.850  ; 2.850  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.183  ; 2.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.635  ; 2.635  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.734  ; 2.734  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.618  ; 2.618  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.652  ; 2.652  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.459  ; 2.459  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.299  ; 2.299  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.254  ; 2.254  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.033  ; 2.033  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.324  ; 2.324  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696566   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696566   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 67    ; 67   ;
; Unconstrained Input Port Paths  ; 359   ; 359  ;
; Unconstrained Output Ports      ; 147   ; 147  ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Feb 06 13:45:45 2017
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "SystemTopLevel" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SystemTopLevel -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Warning (332174): Ignored filter at NIOS_II_System.sdc(26): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at NIOS_II_System.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clock50Mhz" -period 20.000ns [get_ports {CLOCK_50}] -waveform {0.000 10.000}
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50Mhz CLOCK_50Mhz
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRAM_ADDR[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_CE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_DQ[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_LB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_OE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_UB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_WE_N could not be matched with a port
Warning (332049): Ignored set_max_skew at NIOS_II_System.sdc(47): Argument -to with value [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] contains zero elements
    Info (332050): set_max_skew  -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.5
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 7.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.050         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 5.345
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.345         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.301
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.301         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.615         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.495         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.726         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Mon Feb 06 13:46:03 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:16


