Release 14.5 Map P.58f (nt)
Xilinx Map Application Log File for Design 'glib_gbt_example_design'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -power off -o glib_gbt_example_design_map.ncd
glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
Target Device  : xc6vlx130t
Target Package : ff1156
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Fri Jul 15 13:05:06 2016

Mapping design into LUTs...
WARNING:MapLib:701 - Signal SFP_TX_P<2> connected to top level port SFP_TX_P<2>
   has been removed.
WARNING:MapLib:701 - Signal SFP_TX_P<3> connected to top level port SFP_TX_P<3>
   has been removed.
WARNING:MapLib:701 - Signal SFP_TX_P<4> connected to top level port SFP_TX_P<4>
   has been removed.
WARNING:MapLib:701 - Signal SFP_TX_N<2> connected to top level port SFP_TX_N<2>
   has been removed.
WARNING:MapLib:701 - Signal SFP_TX_N<3> connected to top level port SFP_TX_N<3>
   has been removed.
WARNING:MapLib:701 - Signal SFP_TX_N<4> connected to top level port SFP_TX_N<4>
   has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<1> connected to top level port
   AMC_PORT_TX_P<1> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<2> connected to top level port
   AMC_PORT_TX_P<2> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<3> connected to top level port
   AMC_PORT_TX_P<3> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<4> connected to top level port
   AMC_PORT_TX_P<4> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<5> connected to top level port
   AMC_PORT_TX_P<5> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<6> connected to top level port
   AMC_PORT_TX_P<6> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<7> connected to top level port
   AMC_PORT_TX_P<7> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<8> connected to top level port
   AMC_PORT_TX_P<8> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<9> connected to top level port
   AMC_PORT_TX_P<9> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<10> connected to top level port
   AMC_PORT_TX_P<10> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<11> connected to top level port
   AMC_PORT_TX_P<11> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<12> connected to top level port
   AMC_PORT_TX_P<12> has been removed.
WARNING:MapLib:701 - Signal AMC_PORT_TX_P<13> connected to top level port
   AMC_PORT_TX_P<13> has been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 44 secs 
Total CPU  time at the beginning of Placer: 42 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9c2bcd3c) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: FMC1_LA_P<4>
   	 Comp: FMC1_LA_P<5>
   	 Comp: FMC1_LA_P<6>
   	 Comp: FMC1_LA_P<7>
   	 Comp: FMC1_LA_P<8>
   	 Comp: FMC1_LA_P<9>
   	 Comp: FMC1_LA_P<10>
   	 Comp: FMC1_LA_P<11>
   	 Comp: FMC1_LA_P<12>
   	 Comp: FMC1_LA_P<13>
   	 Comp: FMC1_LA_P<14>
   	 Comp: FMC1_LA_P<15>
   	 Comp: FMC1_LA_P<16>
   	 Comp: FMC1_LA_P<17>
   	 Comp: FMC1_LA_P<18>
   	 Comp: FMC1_LA_P<19>
   	 Comp: FMC1_LA_P<20>
   	 Comp: FMC1_LA_P<21>
   	 Comp: FMC1_LA_P<22>
   	 Comp: FMC1_LA_P<23>
   	 Comp: FMC1_LA_P<24>
   	 Comp: FMC1_LA_P<25>
   	 Comp: FMC1_LA_P<26>
   	 Comp: FMC1_LA_P<27>
   	 Comp: FMC1_LA_P<28>
   	 Comp: FMC1_LA_P<29>
   	 Comp: FMC1_LA_P<30>
   	 Comp: FMC1_LA_P<31>
   	 Comp: FMC1_LA_P<32>
   	 Comp: FMC1_LA_P<33>

INFO:Place:834 - Only a subset of IOs are locked. Out of 64 IOs, 34 are locked
   and 30 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:9c2bcd3c) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ce8a6169) REAL time: 51 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ce8a6169) REAL time: 51 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
.
Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:ad395578) REAL time: 57 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:ad395578) REAL time: 57 secs 

.
..........................................................
Phase 7.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 10
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg" LOC = "BUFGCTRL_X0Y4" ;
INST "usr/txpll/mmcm_inst/pll/clkout1_buf" LOC = "BUFGCTRL_X0Y7" ;
INST "system/pri_clk_BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "usr/clkDiv/clkout1_buf" LOC = "BUFGCTRL_X0Y0" ;
INST "usr/clkDiv/clkout2_buf" LOC = "BUFGCTRL_X0Y1" ;
INST "usr/clkDiv/clkout3_buf" LOC = "BUFGCTRL_X0Y2" ;
INST "system/cdceSync/bufg_mux" LOC = "BUFGCTRL_X0Y30" ;
INST "usr/txpll/mmcm_inst/pll/clkf_buf" LOC = "BUFGCTRL_X0Y8" ;
INST "usr/clkDiv/clkf_buf" LOC = "BUFGCTRL_X0Y3" ;
INST "usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkout1_buf" LOC = "BUFGCTRL_X0Y28" ;
INST "usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkf_buf" LOC = "BUFGCTRL_X0Y29" ;
INST "usr/mgtRefClkBufg" LOC = "BUFGCTRL_X0Y6" ;
INST "usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txWordClkBufg" LOC = "BUFGCTRL_X0Y5" ;
INST "XPOINT1_CLK1_P" LOC = "J9" ;
INST "XPOINT1_CLK3_P" LOC = "A10" ;
INST "usr/cdceOut0IbufdsGtxe1" LOC = "IBUFDS_GTXE1_X0Y0" ;
INST "usr/clkDiv/mmcm_adv_inst" LOC = "MMCM_ADV_X0Y0" ;
INST "usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst" LOC = "MMCM_ADV_X0Y9" ;
INST "usr/txpll/mmcm_inst/pll/mmcm_adv_inst" LOC = "MMCM_ADV_X0Y1" ;
INST "usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i" LOC = "GTXE1_X0Y0" ;

# usr/rxIlaControl_from_icon<0> driven by BUFGCTRL_X0Y27
NET "usr/rxIlaControl_from_icon<0>" TNM_NET = "TN_usr/rxIlaControl_from_icon<0>" ;
TIMEGRP "TN_usr/rxIlaControl_from_icon<0>" AREA_GROUP = "CLKAG_usr/rxIlaControl_from_icon<0>" ;
AREA_GROUP "CLKAG_usr/rxIlaControl_from_icon<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# FMC1_LA_P_3_OBUF driven by BUFGCTRL_X0Y4
NET "FMC1_LA_P_3_OBUF" TNM_NET = "TN_FMC1_LA_P_3_OBUF" ;
TIMEGRP "TN_FMC1_LA_P_3_OBUF" AREA_GROUP = "CLKAG_FMC1_LA_P_3_OBUF" ;
AREA_GROUP "CLKAG_FMC1_LA_P_3_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# FMC1_LA_P_0_OBUF driven by BUFGCTRL_X0Y7
NET "FMC1_LA_P_0_OBUF" TNM_NET = "TN_FMC1_LA_P_0_OBUF" ;
TIMEGRP "TN_FMC1_LA_P_0_OBUF" AREA_GROUP = "CLKAG_FMC1_LA_P_0_OBUF" ;
AREA_GROUP "CLKAG_FMC1_LA_P_0_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# system/pri_clk_BUFG driven by BUFGCTRL_X0Y31
NET "system/pri_clk_BUFG" TNM_NET = "TN_system/pri_clk_BUFG" ;
TIMEGRP "TN_system/pri_clk_BUFG" AREA_GROUP = "CLKAG_system/pri_clk_BUFG" ;
AREA_GROUP "CLKAG_system/pri_clk_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# usr/clk_40 driven by BUFGCTRL_X0Y0
NET "usr/clk_40" TNM_NET = "TN_usr/clk_40" ;
TIMEGRP "TN_usr/clk_40" AREA_GROUP = "CLKAG_usr/clk_40" ;
AREA_GROUP "CLKAG_usr/clk_40" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# usr/clk_320 driven by BUFGCTRL_X0Y1
NET "usr/clk_320" TNM_NET = "TN_usr/clk_320" ;
TIMEGRP "TN_usr/clk_320" AREA_GROUP = "CLKAG_usr/clk_320" ;
AREA_GROUP "CLKAG_usr/clk_320" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# usr/clk_40sh driven by BUFGCTRL_X0Y2
NET "usr/clk_40sh" TNM_NET = "TN_usr/clk_40sh" ;
TIMEGRP "TN_usr/clk_40sh" AREA_GROUP = "CLKAG_usr/clk_40sh" ;
AREA_GROUP "CLKAG_usr/clk_40sh" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# system/cdceSync/clk_from_bufg_mux driven by BUFGCTRL_X0Y30
NET "system/cdceSync/clk_from_bufg_mux" TNM_NET = "TN_system/cdceSync/clk_from_bufg_mux" ;
TIMEGRP "TN_system/cdceSync/clk_from_bufg_mux" AREA_GROUP = "CLKAG_system/cdceSync/clk_from_bufg_mux" ;
AREA_GROUP "CLKAG_system/cdceSync/clk_from_bufg_mux" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# usr/txpll/mmcm_inst/pll/clkfbout_buf driven by BUFGCTRL_X0Y8
NET "usr/txpll/mmcm_inst/pll/clkfbout_buf" TNM_NET = "TN_usr/txpll/mmcm_inst/pll/clkfbout_buf" ;
TIMEGRP "TN_usr/txpll/mmcm_inst/pll/clkfbout_buf" AREA_GROUP = "CLKAG_usr/txpll/mmcm_inst/pll/clkfbout_buf" ;
AREA_GROUP "CLKAG_usr/txpll/mmcm_inst/pll/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# usr/clkDiv/clkfbout_buf driven by BUFGCTRL_X0Y3
NET "usr/clkDiv/clkfbout_buf" TNM_NET = "TN_usr/clkDiv/clkfbout_buf" ;
TIMEGRP "TN_usr/clkDiv/clkfbout_buf" AREA_GROUP = "CLKAG_usr/clkDiv/clkfbout_buf" ;
AREA_GROUP "CLKAG_usr/clkDiv/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# FMC1_LA_P_2_OBUF driven by BUFGCTRL_X0Y28
NET "FMC1_LA_P_2_OBUF" TNM_NET = "TN_FMC1_LA_P_2_OBUF" ;
TIMEGRP "TN_FMC1_LA_P_2_OBUF" AREA_GROUP = "CLKAG_FMC1_LA_P_2_OBUF" ;
AREA_GROUP "CLKAG_FMC1_LA_P_2_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkfbout_buf driven by BUFGCTRL_X0Y29
NET "usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkfbout_buf" TNM_NET = "TN_usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkfbout_buf" ;
TIMEGRP "TN_usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkfbout_buf" AREA_GROUP = "CLKAG_usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkfbout_buf" ;
AREA_GROUP "CLKAG_usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/clkfbout_buf" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# usr/txPllRefClk_from_mgtRefClkBufg driven by BUFGCTRL_X0Y6
NET "usr/txPllRefClk_from_mgtRefClkBufg" TNM_NET = "TN_usr/txPllRefClk_from_mgtRefClkBufg" ;
TIMEGRP "TN_usr/txPllRefClk_from_mgtRefClkBufg" AREA_GROUP = "CLKAG_usr/txPllRefClk_from_mgtRefClkBufg" ;
AREA_GROUP "CLKAG_usr/txPllRefClk_from_mgtRefClkBufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# FMC1_LA_P_1_OBUF driven by BUFGCTRL_X0Y5
NET "FMC1_LA_P_1_OBUF" TNM_NET = "TN_FMC1_LA_P_1_OBUF" ;
TIMEGRP "TN_FMC1_LA_P_1_OBUF" AREA_GROUP = "CLKAG_FMC1_LA_P_1_OBUF" ;
AREA_GROUP "CLKAG_FMC1_LA_P_1_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 10
Number of Global Clock Networks: 19

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |   5440 |  17920 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |FMC1_LA_P_2_OBUF
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |usr/rxIlaControl_from_icon<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     96 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      0 |      0 |      1 |   5760 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     97 |FMC1_LA_P_0_OBUF
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |FMC1_LA_P_1_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |FMC1_LA_P_2_OBUF
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    341 |FMC1_LA_P_3_OBUF
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |usr/clk_320
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |usr/rxIlaControl_from_icon<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    551 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 7/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |   5440 |  17920 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |FMC1_LA_P_0_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |FMC1_LA_P_1_OBUF
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1178 |   3092 |FMC1_LA_P_2_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |system/cdceSync/clk_from_bufg_mux
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |usr/clk_40
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    811 |     79 |usr/rxIlaControl_from_icon<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |usr/txPllRefClk_from_mgtRefClkBufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     36 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1989 |   3186 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     84 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      0 |      1 |      1 |   5600 |  15040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    755 |FMC1_LA_P_0_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |FMC1_LA_P_1_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    644 |FMC1_LA_P_2_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |FMC1_LA_P_3_OBUF
     25 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1454 |   4140 |usr/clk_320
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |usr/clk_40sh
     23 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1149 |    189 |usr/rxIlaControl_from_icon<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |usr/txPllRefClk_from_mgtRefClkBufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     49 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   2603 |   5774 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |     16 |      0 |      0 |      2 |   5440 |  14080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |FMC1_LA_P_0_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |system/cdceSync/clk_from_bufg_mux
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     28 |system/pri_clk_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     50 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     84 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      2 |      0 |      1 |   5760 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    117 |FMC1_LA_P_2_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |FMC1_LA_P_3_OBUF
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    332 |    716 |usr/clk_320
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |      9 |usr/rxIlaControl_from_icon<0>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    452 |    863 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |     16 |      0 |      0 |      2 |   5440 |  14080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |FMC1_LA_P_1_OBUF
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     84 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      0 |      1 |      1 |   5600 |  15040 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |FMC1_LA_P_3_OBUF
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     72 |      2 |      0 |     80 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |   5440 |  17920 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |FMC1_LA_P_2_OBUF
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |FMC1_LA_P_3_OBUF
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |  TEMAC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     84 |      0 |      4 |     40 |     40 |     40 |     48 |      0 |      2 |      0 |      1 |   5760 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30  Global Clock Region Assignment (Checksum:ad395578) REAL time: 1 mins 4 secs 

Phase 8.3  Local Placement Optimization
.
Phase 8.3  Local Placement Optimization (Checksum:559e6b7c) REAL time: 1 mins 5 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:559e6b7c) REAL time: 1 mins 5 secs 

Phase 10.8  Global Placement
......................................................................................
.................................................................................................................................................................................................................
....................................................................................................
...............................
Phase 10.8  Global Placement (Checksum:d222cc0) REAL time: 1 mins 27 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d222cc0) REAL time: 1 mins 27 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:b6e1d32a) REAL time: 1 mins 45 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:b6e1d32a) REAL time: 1 mins 45 secs 

Phase 14.34  Placement Validation
WARNING:Place:914 - Local congestion has been detected at location SLICE_X73Y95. There is a limitation that if the CI or
   BI pin in a CLB is used, the DX/CX or AX/BX pin respectively cannot be driven by a BUFG. This will lead to an
   unroutable situation.  Please set environment variable XIL_PAR_ENABLE_CHKCIBIPINS to 1 and re-run placer.
Phase 14.34  Placement Validation (Checksum:f8aec7c6) REAL time: 1 mins 45 secs 

Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU  time to Placer completion: 1 mins 53 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/testPatterSel_from_user<1> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/rxBitSlipNbr_from_dtcfetop<3> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/rxBitSlipNbr_from_dtcfetop<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/mgtReady_from_dtcfetop is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/txIlaControl_from_icon<13> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/async_to_vio<1> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/rxIlaControl_from_icon<13> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/vio/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/user_in_n is
   sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/out_temp> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/out_temp> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/out_temp> is incomplete. The
   signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                10,541 out of 160,000    6%
    Number used as Flip Flops:              10,536
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,497 out of  80,000    9%
    Number used as logic:                    3,345 out of  80,000    4%
      Number using O6 output only:           2,653
      Number using O5 output only:             239
      Number using O5 and O6:                  453
      Number used as ROM:                        0
    Number used as Memory:                   2,123 out of  27,840    7%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,123
        Number using O6 output only:         1,271
        Number using O5 output only:             2
        Number using O5 and O6:                850
    Number used exclusively as route-thrus:  2,029
      Number with same-slice register load:  2,006
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,971 out of  20,000   14%
  Number of LUT Flip Flop pairs used:       10,042
    Number with an unused Flip Flop:         2,782 out of  10,042   27%
    Number with an unused LUT:               2,545 out of  10,042   25%
    Number of fully used LUT-FF pairs:       4,715 out of  10,042   46%
    Number of unique control sets:             263
    Number of slice register sites lost
      to control set restrictions:           1,174 out of 160,000    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        64 out of     600   10%
    Number of LOCed IOBs:                       34 out of      64   53%
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100%
    Number of bonded OPADs:                      2
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 55 out of     264   20%
    Number using RAMB36E1 only:                 55
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     528    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                 0 out of     600    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     600    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFIODQSs:                           0 out of      60    0%
  Number of BUFRs:                               0 out of      30    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     480    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
  Number of IBUFDS_GTXE1s:                       1 out of      10   10%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      15    0%
  Number of IODELAYE1s:                          0 out of     600    0%
  Number of MMCM_ADVs:                           3 out of      10   30%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:           30
Average Fanout of Non-Clock Nets:                2.77

Peak Memory Usage:  587 MB
Total REAL time to MAP completion:  1 mins 54 secs 
Total CPU time to MAP completion (all processors):   2 mins 

Mapping completed.
See MAP report file "glib_gbt_example_design_map.mrp" for details.
