// Seed: 2865457896
module module_0;
  assign id_1 = -1;
  wire id_2, id_3, id_4, id_5;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply0 id_5
);
  bit id_7, id_8, id_9;
  bit id_10, id_11;
  module_0 modCall_1 ();
  assign id_7 = id_10;
  id_12 :
  assert property (@(-1) 1) id_9 <= 1;
  assign id_10 = -1'd0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_7(
      .id_0(id_5 - 1'h0)
  );
  assign id_6 = -1;
  module_0 modCall_1 ();
endmodule
