// Seed: 4080502562
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_6;
  assign id_6 = id_4;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0(
      id_2, id_2, id_1, id_2, id_2
  );
  integer id_3;
  always @(id_3, negedge id_1) $display;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_2,
    id_7,
    id_8,
    id_9
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
  module_0(
      id_2, id_8, id_5, id_11, id_11
  );
  wire id_12;
  wire id_13;
endmodule
