#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec 17 03:28:29 2025
# Process ID         : 987
# Current directory  : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025
# Command line       : vivado sdr-psk-fpga-2025.xpr
# Log file           : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.log
# Journal file       : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.jou
# Running On         : LiPtPDesktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.200 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16611 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20906 MB
# Available Virtual  : 18849 MB
#-----------------------------------------------------------
start_gui
open_project sdr-psk-fpga-2025.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_AD_DA -dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA
set_property -dict [list \
  CONFIG.FIFO_DEPTH {256} \
  CONFIG.HAS_PROG_FULL {0} \
  CONFIG.IS_ACLK_ASYNC {1} \
  CONFIG.TDATA_NUM_BYTES {3} \
] [get_ips axis_data_fifo_AD_DA]
generate_target {instantiation_template} [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_AD_DA'...
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_AD_DA'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_AD_DA'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_AD_DA'...
catch { config_ip_cache -export [get_ips -all axis_data_fifo_AD_DA] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axis_data_fifo_AD_DA
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.xci]
launch_runs axis_data_fifo_AD_DA_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axis_data_fifo_AD_DA
[Wed Dec 17 03:37:23 2025] Launched axis_data_fifo_AD_DA_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/axis_data_fifo_AD_DA_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
create_ip -name proc_sys_reset -vendor xilinx.com -library ip -version 5.0 -module_name proc_sys_reset_AD -dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA
generate_target {instantiation_template} [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'proc_sys_reset_AD'...
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'proc_sys_reset_AD'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'proc_sys_reset_AD'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'proc_sys_reset_AD'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'proc_sys_reset_AD'...
catch { config_ip_cache -export [get_ips -all proc_sys_reset_AD] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: proc_sys_reset_AD
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci]
launch_runs proc_sys_reset_AD_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: proc_sys_reset_AD
[Wed Dec 17 03:38:39 2025] Launched proc_sys_reset_AD_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/proc_sys_reset_AD_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.C_AUX_RESET_HIGH {0} \
  CONFIG.C_EXT_RESET_HIGH {0} \
] [get_ips proc_sys_reset_AD]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'proc_sys_reset_AD'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'proc_sys_reset_AD'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'proc_sys_reset_AD'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'proc_sys_reset_AD'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'proc_sys_reset_AD'...
catch { config_ip_cache -export [get_ips -all proc_sys_reset_AD] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: proc_sys_reset_AD
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2784072426ba6662 to dir: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/ip/2024.2/2/7/2784072426ba6662/proc_sys_reset_gen_sim_netlist.vhdl to /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/ip/2024.2/2/7/2784072426ba6662/proc_sys_reset_gen_sim_netlist.v to /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/ip/2024.2/2/7/2784072426ba6662/proc_sys_reset_gen_stub.vhdl to /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/ip/2024.2/2/7/2784072426ba6662/proc_sys_reset_gen.dcp to /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/ip/2024.2/2/7/2784072426ba6662/proc_sys_reset_gen_stub.v to /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP proc_sys_reset_AD, cache-ID = 2784072426ba6662; cache size = 13.384 MB.
catch { [ delete_ip_run [get_ips -all proc_sys_reset_AD] ] }
INFO: [Project 1-386] Moving file '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci' from fileset 'proc_sys_reset_AD' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci'
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci]
export_ip_user_files -of_objects  [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci] -sync -no_script -force -quiet
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci] -no_script -reset -force -quiet
remove_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/proc_sys_reset_AD/proc_sys_reset_AD.xci
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 04:05:55 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 32
[Wed Dec 17 04:06:50 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 32
[Wed Dec 17 04:08:40 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Wed Dec 17 04:09:09 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 04:16:33 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Wed Dec 17 04:17:00 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10410.723 ; gain = 0.000 ; free physical = 10300 ; free virtual = 16091
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10410.723 ; gain = 0.000 ; free physical = 10219 ; free virtual = 16009
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9702 ; free virtual = 15493
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9702 ; free virtual = 15493
Read PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9694 ; free virtual = 15485
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9694 ; free virtual = 15485
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9691 ; free virtual = 15482
Read Physdb Files: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9691 ; free virtual = 15482
Restored from archive | CPU: 0.200000 secs | Memory: 8.141830 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9691 ; free virtual = 15482
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10830.082 ; gain = 0.000 ; free physical = 9691 ; free virtual = 15482
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 11161.156 ; gain = 750.434 ; free physical = 9384 ; free virtual = 15184
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 32
[Wed Dec 17 04:26:40 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
[Wed Dec 17 04:26:40 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9949 ; free virtual = 14761
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9924 ; free virtual = 14737
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9885 ; free virtual = 14698
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9885 ; free virtual = 14698
Read PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9884 ; free virtual = 14698
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9884 ; free virtual = 14698
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9882 ; free virtual = 14696
Read Physdb Files: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9882 ; free virtual = 14696
Restored from archive | CPU: 0.170000 secs | Memory: 8.059784 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9882 ; free virtual = 14696
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9908 ; free virtual = 14729
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9706 ; free virtual = 14562
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9697 ; free virtual = 14555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11486.023 ; gain = 0.000 ; free physical = 9836 ; free virtual = 14699
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 04:45:13 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11878.758 ; gain = 0.000 ; free physical = 10288 ; free virtual = 14075
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11878.758 ; gain = 0.000 ; free physical = 10264 ; free virtual = 14069
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11878.758 ; gain = 0.000 ; free physical = 10318 ; free virtual = 14162
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -jobs 32
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 11228 ; free virtual = 14141
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 11227 ; free virtual = 14141
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 11223 ; free virtual = 14139
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 11209 ; free virtual = 14129
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 11209 ; free virtual = 14129
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 11207 ; free virtual = 14129
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 11206 ; free virtual = 14128
[Wed Dec 17 04:52:12 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10445 ; free virtual = 14107
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10445 ; free virtual = 14107
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10445 ; free virtual = 14107
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10445 ; free virtual = 14107
Read PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10445 ; free virtual = 14107
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10445 ; free virtual = 14107
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10441 ; free virtual = 14103
Read Physdb Files: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10441 ; free virtual = 14103
Restored from archive | CPU: 0.190000 secs | Memory: 8.061127 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10441 ; free virtual = 14103
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10441 ; free virtual = 14103
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 10515 ; free virtual = 14182
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_simulation -simset [get_filesets sim_BPSK ]
Command: launch_simulation  -simset sim_BPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_BPSK'
INFO: [Vivado 12-12490] The selected simulation model for 'axis_data_fifo_AD_DA' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_BPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BPSK' in fileset 'sim_BPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_BPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xvlog --incr --relax -prj tb_BPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/sim/axis_data_fifo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_IQ_Preprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flatten_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BPSK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_BPSK_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/sim/gardner_shift_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gardner_shift_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/sim/interp_smoothing_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interp_smoothing_filter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/sim/err_detect_QPSK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'err_detect_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/sim/err_detect_BPSK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'err_detect_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/sim/LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LPF'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/sim/Costas_LPF_shift_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Costas_LPF_shift_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/sim/Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/sim/NCO_DDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NCO_DDS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/sim/carrier_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrier_gen'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_15 -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_15 -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst_n_2M048' is not connected on this instance [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.PN_Gen_default
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.axis_data_fifo_1
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling module xil_defaultlib.Gardner_IQ_Preprocess(SHIFT=0)
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.polyphase_interpolation [\polyphase_interpolation(c_xdevi...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.flatten_wrapper
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_BPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BPSK_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 9961 ; free virtual = 13857
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BPSK_behav -key {Behavioral:sim_BPSK:Functional:tb_BPSK} -tclbatch {tb_BPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg
source tb_BPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/BPSK_behav_sim.csv could not be opened
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_BPSK.inst_Tx.u_axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_BPSK/inst_Tx/u_axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_23  Scope: tb_BPSK.inst_Tx.u_axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_BPSK.inst_Tx.u_PSK_Modulation.u_axis_data_fifo_cdc_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_BPSK/inst_Tx/u_PSK_Modulation/u_axis_data_fifo_cdc_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_91  Scope: tb_BPSK.inst_Tx.u_PSK_Modulation.u_axis_data_fifo_cdc_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_BPSK.inst_Rx.u_flatten_wrapper.u_axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_BPSK/inst_Rx/u_flatten_wrapper/u_axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_91  Scope: tb_BPSK.inst_Rx.u_flatten_wrapper.u_axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 12016.770 ; gain = 0.000 ; free physical = 9855 ; free virtual = 13774
run all
report_clock_networks -name {network_1}
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 05:13:11 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13136.762 ; gain = 0.000 ; free physical = 10718 ; free virtual = 13859
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13136.762 ; gain = 0.000 ; free physical = 10652 ; free virtual = 13839
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 13214.785 ; gain = 78.023 ; free physical = 10687 ; free virtual = 13909
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 05:16:13 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13214.785 ; gain = 0.000 ; free physical = 10516 ; free virtual = 13786
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13214.785 ; gain = 0.000 ; free physical = 10514 ; free virtual = 13786
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 13214.785 ; gain = 0.000 ; free physical = 10450 ; free virtual = 13730
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 32
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Dec 17 05:18:29 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
[Wed Dec 17 05:18:29 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10293 ; free virtual = 13628
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10299 ; free virtual = 13634
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10287 ; free virtual = 13634
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10287 ; free virtual = 13634
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10287 ; free virtual = 13633
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10287 ; free virtual = 13633
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10286 ; free virtual = 13633
Read Physdb Files: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10286 ; free virtual = 13633
Restored from archive | CPU: 0.260000 secs | Memory: 7.981918 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10286 ; free virtual = 13633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10286 ; free virtual = 13633
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 13276.941 ; gain = 0.000 ; free physical = 10328 ; free virtual = 13681
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 05:41:14 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13410.969 ; gain = 0.000 ; free physical = 11730 ; free virtual = 13790
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13456.504 ; gain = 0.000 ; free physical = 11574 ; free virtual = 13706
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 13698.617 ; gain = 287.648 ; free physical = 11316 ; free virtual = 13605
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 05:54:51 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 13698.617 ; gain = 0.000 ; free physical = 11266 ; free virtual = 13345
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13698.617 ; gain = 0.000 ; free physical = 11224 ; free virtual = 13338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 06:01:53 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13913.145 ; gain = 0.000 ; free physical = 11080 ; free virtual = 13262
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 13913.145 ; gain = 0.000 ; free physical = 11077 ; free virtual = 13261
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 06:05:27 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Rx/u_flatten_wrapper/u_axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13977.164 ; gain = 0.000 ; free physical = 11086 ; free virtual = 13304
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_2M048/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13977.164 ; gain = 0.000 ; free physical = 11086 ; free virtual = 13304
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_clock_networks -name {network_1}
launch_runs impl_1 -jobs 32
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 11322 ; free virtual = 13199
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 11321 ; free virtual = 13199
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 11318 ; free virtual = 13197
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 11279 ; free virtual = 13175
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 11279 ; free virtual = 13175
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 11278 ; free virtual = 13175
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 11278 ; free virtual = 13175
[Wed Dec 17 06:10:23 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10998 ; free virtual = 13331
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10996 ; free virtual = 13331
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10949 ; free virtual = 13323
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10949 ; free virtual = 13323
Read PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10948 ; free virtual = 13323
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10948 ; free virtual = 13323
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10935 ; free virtual = 13319
Read Physdb Files: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10935 ; free virtual = 13319
Restored from archive | CPU: 0.280000 secs | Memory: 8.089706 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10935 ; free virtual = 13319
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 13978.168 ; gain = 0.000 ; free physical = 10913 ; free virtual = 13316
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
set_property -dict [list \
  CONFIG.Has_ACLKEN {true} \
  CONFIG.Has_ARESETn {true} \
] [get_ips carrier_gen]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'carrier_gen'...
catch { config_ip_cache -export [get_ips -all carrier_gen] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: carrier_gen
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci] -no_script -sync -force -quiet
reset_run carrier_gen_synth_1
launch_runs carrier_gen_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: carrier_gen
[Wed Dec 17 07:32:56 2025] Launched carrier_gen_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/carrier_gen_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
set_property -dict [list \
  CONFIG.DDS_Clock_Rate {32.768} \
  CONFIG.Has_ACLKEN {true} \
  CONFIG.Noise_Shaping {None} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Phase_Width {16} \
] [get_ips NCO_DDS]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'NCO_DDS'...
catch { config_ip_cache -export [get_ips -all NCO_DDS] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: NCO_DDS
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.xci] -no_script -sync -force -quiet
reset_run NCO_DDS_synth_1
launch_runs NCO_DDS_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: NCO_DDS
[Wed Dec 17 08:03:40 2025] Launched NCO_DDS_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/NCO_DDS_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
ERROR: [Common 17-243] Documentation data file not found.
ERROR: [Common 17-243] Documentation data file not found.
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
set_property CONFIG.Has_ARESETn {true} [get_ips NCO_DDS]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'NCO_DDS'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'NCO_DDS'...
catch { config_ip_cache -export [get_ips -all NCO_DDS] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: NCO_DDS
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.xci] -no_script -sync -force -quiet
reset_run NCO_DDS_synth_1
launch_runs NCO_DDS_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: NCO_DDS
[Wed Dec 17 08:10:17 2025] Launched NCO_DDS_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/NCO_DDS_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
can't read "p_output_type": no such variable
set_property -dict [list \
  CONFIG.DDS_Clock_Rate {32.768} \
  CONFIG.Frequency_Resolution {512} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.OUTPUT_FORM {Twos_Complement} \
  CONFIG.Output_Frequency1 {4.096} \
  CONFIG.Output_Width {12} \
  CONFIG.Phase_Width {16} \
] [get_ips carrier_gen]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'carrier_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'carrier_gen'...
catch { config_ip_cache -export [get_ips -all carrier_gen] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: carrier_gen
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci] -no_script -sync -force -quiet
reset_run carrier_gen_synth_1
launch_runs carrier_gen_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: carrier_gen
[Wed Dec 17 08:14:04 2025] Launched carrier_gen_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/carrier_gen_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Clock_Frequency {32.768} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {16} \
  CONFIG.ColumnConfig {14} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Has_ACLKEN {true} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Sample_Frequency {32.768} \
] [get_ips fir_compiler_0]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fir_compiler_0
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs fir_compiler_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fir_compiler_0
[Wed Dec 17 08:18:41 2025] Launched fir_compiler_0_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/fir_compiler_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Clock_Frequency {32.768} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {16} \
  CONFIG.ColumnConfig {7} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Has_ACLKEN {false} \
  CONFIG.Sample_Frequency {16.384} \
] [get_ips fir_compiler_0]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fir_compiler_0
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs fir_compiler_0_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fir_compiler_0
[Wed Dec 17 08:22:27 2025] Launched fir_compiler_0_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/fir_compiler_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Clock_Frequency {32.768} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {16} \
  CONFIG.ColumnConfig {7} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Has_ARESETn {true} \
] [get_ips LPF]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'LPF'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LPF'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LPF'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'LPF'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'LPF'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'LPF'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] LPF: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'LPF'...
catch { config_ip_cache -export [get_ips -all LPF] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: LPF
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.xci] -no_script -sync -force -quiet
reset_run LPF_synth_1
launch_runs LPF_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: LPF
[Wed Dec 17 08:29:35 2025] Launched LPF_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/LPF_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 08:42:25 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v
update_compile_order -fileset sources_1
reset_run synth_1
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 965736
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 18264.805 ; gain = 308.734 ; free physical = 10999 ; free virtual = 12809
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'rst_16M384', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:114]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_1M024', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:116]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_32M768', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:79]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_2d048M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:140]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_1d024M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:141]
INFO: [Synth 8-11241] undeclared symbol 'rst_16d384M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:145]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (2#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (3#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (4#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (5#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (6#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (8#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:59]
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (9#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (10#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (11#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (12#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (13#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (14#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
ERROR: [Synth 8-11365] for the instance 'u_PSK_Modulation' of module 'PSK_Modulation' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1', named port connection 'rst_16d384M' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:114]
ERROR: [Synth 8-11365] for the instance 'u_PSK_Modulation' of module 'PSK_Modulation' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1', named port connection 'clk_1d024M' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:115]
ERROR: [Synth 8-11365] for the instance 'u_PSK_Modulation' of module 'PSK_Modulation' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1', named port connection 'rst_n_1d024M' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:116]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
ERROR: [Synth 8-6156] failed synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 18340.805 ; gain = 384.734 ; free physical = 10896 ; free virtual = 12712
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 14 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 18350.805 ; gain = 0.000 ; free physical = 11059 ; free virtual = 12878
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'rst_16M384', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:114]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_1M024', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:116]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_32M768', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:79]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_2d048M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:140]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_1d024M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:141]
INFO: [Synth 8-11241] undeclared symbol 'rst_16d384M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:145]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (2#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (3#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (4#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (5#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (6#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (8#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:59]
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (9#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (10#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (11#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (12#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (13#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (14#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
ERROR: [Synth 8-11365] for the instance 'u_PSK_Modulation' of module 'PSK_Modulation' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1', named port connection 'rst_16d384M' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:114]
ERROR: [Synth 8-11365] for the instance 'u_PSK_Modulation' of module 'PSK_Modulation' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1', named port connection 'clk_1d024M' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:115]
ERROR: [Synth 8-11365] for the instance 'u_PSK_Modulation' of module 'PSK_Modulation' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1', named port connection 'rst_n_1d024M' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:116]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
ERROR: [Synth 8-6156] failed synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 18350.805 ; gain = 0.000 ; free physical = 11059 ; free virtual = 12878
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 14 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 18515.887 ; gain = 5.004 ; free physical = 11055 ; free virtual = 12875
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'rst_n_32M768', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:79]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_2d048M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:140]
INFO: [Synth 8-11241] undeclared symbol 'rst_n_1d024M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:141]
INFO: [Synth 8-11241] undeclared symbol 'rst_16d384M', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:145]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (2#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (3#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (4#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (5#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (6#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (8#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:59]
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (9#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (10#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (11#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (12#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (13#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (14#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (15#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (16#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
ERROR: [Synth 8-11365] for the instance 'u_Tx' of module 'Tx' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1', named port connection 'rst_n_2M048' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:140]
ERROR: [Synth 8-11365] for the instance 'u_Tx' of module 'Tx' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1', named port connection 'rst_n_1M024' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:141]
ERROR: [Synth 8-11365] for the instance 'u_Tx' of module 'Tx' declared at '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1', named port connection 'rst_16M384' does not exist [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:145]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_AD_DA' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'axis_data_fifo_AD_DA' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 18515.887 ; gain = 5.004 ; free physical = 11056 ; free virtual = 12876
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 14 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 18543.891 ; gain = 0.000 ; free physical = 11110 ; free virtual = 12810
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-11241] undeclared symbol 'rst_n_32M768', assumed default net type 'wire' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:79]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (2#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (3#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (4#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (5#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (6#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (8#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:59]
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (9#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (10#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (11#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (12#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (13#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (14#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (15#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (16#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_AD_DA' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_AD_DA' (17#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1RT_FDD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (18#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (18#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (19#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (20#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized1' (20#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (21#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (22#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1RT_FDD' (23#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Signal_Extend' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
	Parameter I_WIDTH bound to: 12 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
	Parameter USE_I_STRM bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Signal_Extend' (24#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
INFO: [Synth 8-6157] synthesizing module 'costas_loop_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
	Parameter LPF_OUT_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREE_FREQ bound to: 16'sb0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase' (25#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
INFO: [Synth 8-6157] synthesizing module 'NCO_DDS' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_DDS' (26#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_rx_wrapper' (27#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
WARNING: [Synth 8-7071] port 'enable' of module 'NCO_rx_wrapper' is unconnected for instance 'u_NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:27]
WARNING: [Synth 8-7023] instance 'u_NCO_rx_wrapper' of module 'NCO_rx_wrapper' has 9 connections declared, but only 8 given [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (28#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Costas_LPF_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Costas_LPF_shift_ram' (29#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LPF' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LPF' (30#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Truncate_IQ' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
	Parameter I_WIDTH bound to: 80 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Truncate_IQ' (31#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_2x' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_2x' (32#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
INFO: [Synth 8-6157] synthesizing module 'Error_Detect_Ctrl' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element out_Q_tvalid_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Error_Detect_Ctrl' (33#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'err_detect_BPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_BPSK' (34#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'err_detect_QPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_QPSK' (35#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (36#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-3848] Net rst_n_32M768 in module/entity costas_loop_wrapper does not have driver. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:79]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop_wrapper' (37#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interpolation_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_IQ_Preprocess' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_IQ_Preprocess' (38#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
INFO: [Synth 8-6157] synthesizing module 'interp_smoothing_filter' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interp_smoothing_filter' (39#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interpolation_wrapper' (40#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_error_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gardner_shift_ram' (41#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-987-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Timing_Error' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Timing_Error' (42#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timing_error_wrapper' (43#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Corrector' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Corrector' (44#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gardner_wrapper' (45#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Detection' (46#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
INFO: [Synth 8-6157] synthesizing module 'SPB_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Rx_SD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Abs' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Abs' (47#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Rx_SD' (48#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
INFO: [Synth 8-6157] synthesizing module 'Rx_PD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_PD' (49#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx_BD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_BD' (50#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SPB_Detection' (51#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Depacketizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
	Parameter BYTES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element signature_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:185]
INFO: [Synth 8-6155] done synthesizing module 'Depacketizer' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten__parameterized0' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
WARNING: [Synth 8-3848] Net depacketizer_tready in module/entity Rx does not have driver. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:83]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (53#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (54#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 18543.891 ; gain = 0.000 ; free physical = 11113 ; free virtual = 12815
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 08:46:56 2025
| Host         : LiPtPDesktop running 64-bit Ubuntu 24.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 1            | 0        |
| ASSIGN-5  | WARNING          | 23           | 0        |
| ASSIGN-6  | WARNING          | 62           | 0        |
| ASSIGN-10 | WARNING          | 11           | 0        |
| ASSIGN-12 | WARNING          | 1            | 0        |
| RESET-3   | CRITICAL WARNING | 5            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_DATACLKa' declared and are not set.
RTL Name 'AD9361_DATACLKa', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 33.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Ic' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Ic', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 571.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Qc' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Qc', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 572.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_RX_FRAME_dy' declared and are not set.
RTL Name 'AD9361_RX_FRAME_dy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 30.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'CLK_delay' are not read. First unread bit index is 3. 
RTL Name 'CLK_delay', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 29.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'IDELAYCTRL_rdy' was assigned but not read. 
RTL Name 'IDELAYCTRL_rdy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 31.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 2. 
RTL Name 'I', Hierarchy 'Bits_Flatten', File 'Bits_Flatten.v', Line 15.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bus_struct_reset_2' declared and are not set.
RTL Name 'bus_struct_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 46.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bus_struct_reset_4' declared and are not set.
RTL Name 'bus_struct_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 59.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'interconnect_aresetn' declared and are not set.
RTL Name 'interconnect_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 50.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'interconnect_aresetn_4' declared and are not set.
RTL Name 'interconnect_aresetn_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 61.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset' declared and are not set.
RTL Name 'mb_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 55.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset_2' declared and are not set.
RTL Name 'mb_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 56.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset_4' declared and are not set.
RTL Name 'mb_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 58.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn' declared and are not set.
RTL Name 'peripheral_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 52.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn_2' declared and are not set.
RTL Name 'peripheral_aresetn_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 53.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn_4' declared and are not set.
RTL Name 'peripheral_aresetn_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 62.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset' declared and are not set.
RTL Name 'peripheral_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 47.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset_2' declared and are not set.
RTL Name 'peripheral_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 48.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset_4' declared and are not set.
RTL Name 'peripheral_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 60.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk128K' was assigned but not read. 
RTL Name 'clk128K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 36.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk16K' was assigned but not read. 
RTL Name 'clk16K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk1K' was assigned but not read. 
RTL Name 'clk1K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk256K' was assigned but not read. 
RTL Name 'clk256K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 35.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk2K' was assigned but not read. 
RTL Name 'clk2K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 42.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk32K' was assigned but not read. 
RTL Name 'clk32K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4K' was assigned but not read. 
RTL Name 'clk4K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 41.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4M096' was assigned but not read. 
RTL Name 'clk4M096', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk512K' was assigned but not read. 
RTL Name 'clk512K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk64K' was assigned but not read. 
RTL Name 'clk64K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 37.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8K' was assigned but not read. 
RTL Name 'clk8K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 40.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8M192' was assigned but not read. 
RTL Name 'clk8M192', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 30.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'interconnect_aresetn_3' was assigned but not read. 
RTL Name 'interconnect_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mb_reset_3' was assigned but not read. 
RTL Name 'mb_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 57.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_aresetn_3' was assigned but not read. 
RTL Name 'peripheral_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 54.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_reset_3' was assigned but not read. 
RTL Name 'peripheral_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 49.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PD_flag' are not read. First unread bit index is 0. 
RTL Name 'PD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 23.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'SD_flag' are not read. First unread bit index is 0. 
RTL Name 'SD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 22.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register MCS_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'MCS_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 124.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register payload_length_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'payload_length_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 124.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register payload_length_symbs_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'payload_length_symbs_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 124.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_bpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_bpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 27.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_qpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_qpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 29.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 10 16 16) of add/sub cluster ending with expression '(cnt - (increment - CNT_ADD))' could yield maximum size of 18, but only width of 16 is being used.
Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register I_1M_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'I_1M_reg', Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 43.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register Q_1M_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'Q_1M_reg', Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 43.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 0. 
RTL Name 'I', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 16.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I_d32' are not read. First unread bit index is 0. 
RTL Name 'I_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 18.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q' are not read. First unread bit index is 0. 
RTL Name 'Q', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 19.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q_d32' are not read. First unread bit index is 0. 
RTL Name 'Q_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 21.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'NCO_tdata' are not read. First unread bit index is 12. 
RTL Name 'NCO_tdata', Hierarchy 'NCO_cos_sin', File 'NCO_cos_sin.v', Line 18.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'I_plus_Q' are not read. First unread bit index is 0. 
RTL Name 'I_plus_Q', Hierarchy 'PSK_Detection', File 'PSK_Detection.v', Line 25.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'data_tready' declared and are not set.
RTL Name 'data_tready', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 57.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_vld' was assigned but not read. 
RTL Name 'NCO_vld', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 40.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_is_bpsk' was assigned but not read. 
RTL Name 'out_is_bpsk', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 59.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_last' was assigned but not read. 
RTL Name 'out_last', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 58.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'DAC_Q' are not read. First unread bit index is 0. 
RTL Name 'DAC_Q', Hierarchy 'PSK_Signal_Extend', File 'PSK_Signal_Extend.v', Line 19.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'depacketizer_tready' declared and are not set.
RTL Name 'depacketizer_tready', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 83.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'in_ready' was assigned but not read. 
RTL Name 'in_ready', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'psk_detection_valid' was assigned but not read. 
RTL Name 'psk_detection_valid', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 69.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'I_tready' declared and are not set.
RTL Name 'I_tready', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'O' declared and are not set.
RTL Name 'O', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 124.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'O_vld' declared and are not set.
RTL Name 'O_vld', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 125.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'hdr_vld' was assigned but not read. 
RTL Name 'hdr_vld', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 80.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'rst_n_32M768' declared and are not set.
RTL Name 'rst_n_32M768', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 79.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'LPF_data_tready' was assigned but not read. 
RTL Name 'LPF_data_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 73.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'is_bpsk_delayed' was assigned but not read. 
RTL Name 'is_bpsk_delayed', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 148.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'loop_filter_tready' was assigned but not read. 
RTL Name 'loop_filter_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 193.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_I_tvalid' was assigned but not read. 
RTL Name 'out_I_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 143.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_Q_tvalid' was assigned but not read. 
RTL Name 'out_Q_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 146.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'u_NCO_rx_wrapper', port name is 'enable'. 
Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 27.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_interp_vld' was assigned but not read. 
RTL Name 'w_interp_vld', Hierarchy 'gardner_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_out_tready' was assigned but not read. 
RTL Name 'I_out_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_out_tready' was assigned but not read. 
RTL Name 'Q_out_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ADC_tvalid' was assigned but not read. 
RTL Name 'ADC_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 227.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK' was assigned but not read. 
RTL Name 'BPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 276.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK_raw' was assigned but not read. 
RTL Name 'BPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 267.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_bits' was assigned but not read. 
RTL Name 'DAC_bits', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 137.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_tready' was assigned but not read. 
RTL Name 'DAC_tready', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 176.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_16M' was assigned but not read. 
RTL Name 'I_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 269.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_1M' was assigned but not read. 
RTL Name 'I_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 272.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_cos' was assigned but not read. 
RTL Name 'NCO_cos', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 271.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK' was assigned but not read. 
RTL Name 'QPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 275.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK_raw' was assigned but not read. 
RTL Name 'QPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 268.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_16M' was assigned but not read. 
RTL Name 'Q_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 270.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_1M' was assigned but not read. 
RTL Name 'Q_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 273.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Rx_valid' was assigned but not read. 
RTL Name 'Rx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 284.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'error_tdata' was assigned but not read. 
RTL Name 'error_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 282.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'feedback_tdata' was assigned but not read. 
RTL Name 'feedback_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 283.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_error' was assigned but not read. 
RTL Name 'gardner_error', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 285.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_increment' was assigned but not read. 
RTL Name 'gardner_increment', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 286.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rev_concat' was assigned but not read. 
RTL Name 'rev_concat', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 229.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rev_tready' was assigned but not read. 
RTL Name 'rev_tready', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 226.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tdata' was assigned but not read. 
RTL Name 'rx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 278.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tlast' was assigned but not read. 
RTL Name 'rx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 280.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tuser' was assigned but not read. 
RTL Name 'rx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 281.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tvalid' was assigned but not read. 
RTL Name 'rx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 279.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tsm_tvalid' was assigned but not read. 
RTL Name 'tsm_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 177.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tdata' was assigned but not read. 
RTL Name 'tx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 133.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tlast' was assigned but not read. 
RTL Name 'tx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 130.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tuser' was assigned but not read. 
RTL Name 'tx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 132.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tvalid' was assigned but not read. 
RTL Name 'tx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 131.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_valid' was assigned but not read. 
RTL Name 'tx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 128.
INFO: [Synth 37-85] Total of 103 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 18543.891 ; gain = 0.000 ; free physical = 11109 ; free virtual = 12811
INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 119 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_runs synth_1 -jobs 32
[Wed Dec 17 08:48:08 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
current_design synth_1
close_design
close_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 18543.891 ; gain = 0.000 ; free physical = 10987 ; free virtual = 12875
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 18543.891 ; gain = 0.000 ; free physical = 10925 ; free virtual = 12872
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_ADC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
CRITICAL WARNING: [Designutils 20-1307] Command 'LS_DAC2' is not supported in the xdc constraint file. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH5'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH6'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH7'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH8'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH9'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_TH10'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKS0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_CLKX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DX0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_FSR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP0_DR0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'McBSP1_DX1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:477]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells -hierarchical -filter {NAME =~ *clk_in_d1_reg}]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:477]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18543.891 ; gain = 0.000 ; free physical = 10864 ; free virtual = 12867
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 18674.949 ; gain = 131.059 ; free physical = 10758 ; free virtual = 12780
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 08:51:12 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
close_design
close_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 18674.949 ; gain = 0.000 ; free physical = 8801 ; free virtual = 11420
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 18674.949 ; gain = 0.000 ; free physical = 10133 ; free virtual = 12761
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_ENABLE'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:392]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SYNC_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:393]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_EN_AGC'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:394]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_TXNRX'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:397]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:402]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DI'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:403]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_DO'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:404]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_ENB'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:405]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_SPI_SEL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_rst'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:408]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:411]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:412]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_OUT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD9361_10M_IN'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:415]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18674.949 ; gain = 0.000 ; free physical = 10009 ; free virtual = 12746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 18674.949 ; gain = 0.000 ; free physical = 10015 ; free virtual = 12801
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 09:03:40 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 18674.949 ; gain = 0.000 ; free physical = 10338 ; free virtual = 12772
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18674.949 ; gain = 0.000 ; free physical = 10305 ; free virtual = 12766
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 18674.949 ; gain = 0.000 ; free physical = 10275 ; free virtual = 12747
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_clock_networks -name {network_1}
WARNING: [Timing 38-493] Port AD9361_DATACLK has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 09:09:52 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 18727.965 ; gain = 0.000 ; free physical = 10588 ; free virtual = 12844
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18727.965 ; gain = 0.000 ; free physical = 10584 ; free virtual = 12849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 18727.965 ; gain = 0.000 ; free physical = 10609 ; free virtual = 12884
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 09:15:08 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 18727.965 ; gain = 0.000 ; free physical = 10598 ; free virtual = 12829
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-180] No cells matched 'top/u_axis_data_fifo_ADC/rev_aresetn_d*_reg'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:487]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells top/u_axis_data_fifo_ADC/rev_aresetn_d*_reg] -filter {IS_PRESET || IS_CLEAR}'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:487]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -of_objects [get_cells top/u_axis_data_fifo_ADC/rev_aresetn_d*_reg] -filter {IS_PRESET || IS_CLEAR}]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:487]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18727.965 ; gain = 0.000 ; free physical = 10598 ; free virtual = 12831
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 18727.965 ; gain = 0.000 ; free physical = 10606 ; free virtual = 12845
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 09:16:34 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10514 ; free virtual = 12766
INFO: [Netlist 29-17] Analyzing 511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10481 ; free virtual = 12736
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10624 ; free virtual = 12886
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -jobs 32
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10520 ; free virtual = 12796
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10520 ; free virtual = 12796
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10520 ; free virtual = 12797
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10508 ; free virtual = 12797
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10508 ; free virtual = 12797
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10507 ; free virtual = 12797
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10506 ; free virtual = 12796
[Wed Dec 17 09:17:51 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10440 ; free virtual = 12783
INFO: [Netlist 29-17] Analyzing 439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10440 ; free virtual = 12784
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10442 ; free virtual = 12787
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10442 ; free virtual = 12787
Read PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10441 ; free virtual = 12787
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10441 ; free virtual = 12787
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10439 ; free virtual = 12789
Read Physdb Files: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10439 ; free virtual = 12789
Restored from archive | CPU: 0.260000 secs | Memory: 8.629204 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10439 ; free virtual = 12789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10439 ; free virtual = 12789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10505 ; free virtual = 12861
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_BPSK ]
Command: launch_simulation  -simset sim_BPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_BPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_BPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BPSK' in fileset 'sim_BPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_BPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xvlog --incr --relax -prj tb_BPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_IQ_Preprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BPSK
xvhdl --incr --relax -prj tb_BPSK_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/sim/LPF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LPF'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/sim/NCO_DDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NCO_DDS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/sim/carrier_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrier_gen'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rst_n_1M024' on this module [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v:58]
ERROR: [VRFC 10-3180] cannot find port 'rst_16M384' on this module [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v:56]
ERROR: [VRFC 10-3180] cannot find port 'rst_16M384' on this module [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v:132]
ERROR: [VRFC 10-8530] module 'Tx_Data(BYTES=1'b1)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
ERROR: [VRFC 10-8530] module 'Sync_FIFO(DEPTH=512)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
ERROR: [VRFC 10-8530] module 'Packetizer(BYTES=1'b1)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
ERROR: [VRFC 10-8530] module 'Bits_Flatten(BYPASS_SELECTION=1'b1)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
ERROR: [VRFC 10-8530] module 'PSK_Signal_Extend(O_WIDTH=12)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
ERROR: [VRFC 10-8530] module 'Depacketizer_default' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
ERROR: [VRFC 10-8530] module 'PN_Gen(N=4)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
ERROR: [VRFC 10-8530] module 'PSK_Mod_default' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
ERROR: [VRFC 10-8530] module 'Truncate_IQ(MSB_TRUNCATE_BITS=6)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
ERROR: [VRFC 10-8530] module 'Gardner_Corrector_default' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
ERROR: [VRFC 10-8530] module 'Gardner_IQ_Preprocess(SHIFT=0)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
[Wed Dec 17 09:28:08 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10299 ; free virtual = 12769
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10291 ; free virtual = 12770
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 18733.969 ; gain = 0.000 ; free physical = 10287 ; free virtual = 12773
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_simulation -simset [get_filesets sim_BPSK ]
Command: launch_simulation  -simset sim_BPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_BPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_BPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BPSK' in fileset 'sim_BPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_BPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xvlog --incr --relax -prj tb_BPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_IQ_Preprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BPSK
xvhdl --incr --relax -prj tb_BPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.add_accum [\add_accum(c_xdevicefamily="zynq...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling module xil_defaultlib.Gardner_IQ_Preprocess(SHIFT=0)
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.polyphase_interpolation [\polyphase_interpolation(c_xdevi...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_BPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BPSK_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 18849.207 ; gain = 0.000 ; free physical = 9963 ; free virtual = 12646
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BPSK_behav -key {Behavioral:sim_BPSK:Functional:tb_BPSK} -tclbatch {tb_BPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg
WARNING: Simulation object /tb_BPSK/rst_16M384 was not found in the design.
WARNING: Simulation object /tb_BPSK/rst_n_1M024 was not found in the design.
source tb_BPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/BPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 18849.207 ; gain = 0.000 ; free physical = 10040 ; free virtual = 12732
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 18849.207 ; gain = 0.000 ; free physical = 9928 ; free virtual = 12690
close_sim
INFO: xsimkernel Simulation Memory Usage: 280064 KB (Peak: 329004 KB), Simulation CPU Usage: 14540 ms
INFO: [Simtcl 6-16] Simulation closed
close_design
current_fileset -simset [ get_filesets sim_Tx ]
launch_simulation -simset [get_filesets sim_Tx ]
Command: launch_simulation  -simset sim_Tx
INFO: [Vivado 12-12493] Simulation top is 'tb_Tx'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_Tx'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_Tx'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_Tx'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
xvlog --incr --relax -prj tb_Tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Tx
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/sim/carrier_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrier_gen'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L axi_utils_v2_0_10 -L mult_gen_v12_0_22 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Tx_behav xil_defaultlib.tb_Tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L axi_utils_v2_0_10 -L mult_gen_v12_0_22 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Tx_behav xil_defaultlib.tb_Tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rst_n_1M024' on this module [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v:56]
ERROR: [VRFC 10-3180] cannot find port 'rst_16M384' on this module [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v:54]
ERROR: [VRFC 10-8530] module 'Tx_Data(BYTES=1'b1)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
ERROR: [VRFC 10-8530] module 'Sync_FIFO(DEPTH=512)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
ERROR: [VRFC 10-8530] module 'Packetizer(BYTES=1'b1)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
ERROR: [VRFC 10-8530] module 'Bits_Flatten(BYPASS_SELECTION=1'b1)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
ERROR: [VRFC 10-8530] module 'PN_Gen(N=4)' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
ERROR: [VRFC 10-8530] module 'PSK_Mod_default' is ignored due to previous errors [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_files -from_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v -to_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v' with file '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v'.
INFO: [filemgmt 20-1080] Importing file from '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_Tx.v' to '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
launch_simulation -simset [get_filesets sim_Tx ]
Command: launch_simulation  -simset sim_Tx
INFO: [Vivado 12-12493] Simulation top is 'tb_Tx'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_Tx'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_Tx'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_Tx'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
xvlog --incr --relax -prj tb_Tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Tx
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L axi_utils_v2_0_10 -L mult_gen_v12_0_22 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Tx_behav xil_defaultlib.tb_Tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L axi_utils_v2_0_10 -L mult_gen_v12_0_22 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Tx_behav xil_defaultlib.tb_Tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.tb_Tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Tx_behav -key {Behavioral:sim_Tx:Functional:tb_Tx} -tclbatch {tb_Tx.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_Tx_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_Tx_behav.wcfg
WARNING: Simulation object /tb_Tx/rst_16M384 was not found in the design.
WARNING: Simulation object /tb_Tx/rst_n_1M024 was not found in the design.
source tb_Tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../behav_sim/_Tx_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 18849.207 ; gain = 0.000 ; free physical = 9861 ; free virtual = 12631
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
launch_runs synth_1 -jobs 32
[Wed Dec 17 09:45:27 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 18930.020 ; gain = 0.000 ; free physical = 9551 ; free virtual = 12244
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -delay contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado 12-2489] -value contains time 30.517580 which will be rounded to 30.518 to ensure it is an integer multiple of 1 picosecond [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18930.020 ; gain = 0.000 ; free physical = 9551 ; free virtual = 12244
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 19072.074 ; gain = 142.055 ; free physical = 9535 ; free virtual = 12237
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_Tx_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_Tx ]
Command: launch_simulation  -simset sim_Tx
INFO: [Vivado 12-12493] Simulation top is 'tb_Tx'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_Tx'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_Tx'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_Tx'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
xvlog --incr --relax -prj tb_Tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/sim_Tx/imports/tb/tb_Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Tx
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L axi_utils_v2_0_10 -L mult_gen_v12_0_22 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Tx_behav xil_defaultlib.tb_Tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L axi_utils_v2_0_10 -L mult_gen_v12_0_22 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Tx_behav xil_defaultlib.tb_Tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.tb_Tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_Tx/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Tx_behav -key {Behavioral:sim_Tx:Functional:tb_Tx} -tclbatch {tb_Tx.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_Tx_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_Tx_behav.wcfg
source tb_Tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../behav_sim/_Tx_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 19072.074 ; gain = 0.000 ; free physical = 9424 ; free virtual = 12146
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 19072.074 ; gain = 0.000 ; free physical = 8997 ; free virtual = 12074
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
current_fileset -simset [ get_filesets sim_BPSK ]
launch_simulation -simset [get_filesets sim_BPSK ]
Command: launch_simulation  -simset sim_BPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_BPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_BPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BPSK' in fileset 'sim_BPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_BPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xvlog --incr --relax -prj tb_BPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_IQ_Preprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BPSK
xvhdl --incr --relax -prj tb_BPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.add_accum [\add_accum(c_xdevicefamily="zynq...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling module xil_defaultlib.Gardner_IQ_Preprocess(SHIFT=0)
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.polyphase_interpolation [\polyphase_interpolation(c_xdevi...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_BPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BPSK_behav -key {Behavioral:sim_BPSK:Functional:tb_BPSK} -tclbatch {tb_BPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg
WARNING: Simulation object /tb_BPSK/rst_16M384 was not found in the design.
WARNING: Simulation object /tb_BPSK/rst_n_1M024 was not found in the design.
source tb_BPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/BPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 19072.074 ; gain = 0.000 ; free physical = 9250 ; free virtual = 12052
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 19072.074 ; gain = 0.000 ; free physical = 9303 ; free virtual = 12105
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_BPSK ]
Command: launch_simulation  -simset sim_BPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_BPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_BPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BPSK' in fileset 'sim_BPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_BPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xvlog --incr --relax -prj tb_BPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_IQ_Preprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_BPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BPSK
xvhdl --incr --relax -prj tb_BPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_BPSK_behav xil_defaultlib.tb_BPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.add_accum [\add_accum(c_xdevicefamily="zynq...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=14,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling module xil_defaultlib.Gardner_IQ_Preprocess(SHIFT=0)
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.polyphase_interpolation [\polyphase_interpolation(c_xdevi...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_BPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_BPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BPSK_behav -key {Behavioral:sim_BPSK:Functional:tb_BPSK} -tclbatch {tb_BPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_BPSK_behav.wcfg
WARNING: Simulation object /tb_BPSK/rst_16M384 was not found in the design.
WARNING: Simulation object /tb_BPSK/rst_n_1M024 was not found in the design.
source tb_BPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/BPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 19072.074 ; gain = 0.000 ; free physical = 9632 ; free virtual = 12120
run all
run: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:06 . Memory (MB): peak = 19072.074 ; gain = 0.000 ; free physical = 9629 ; free virtual = 12118
