Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 04:39:48 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.934        0.000                      0                 1589        0.024        0.000                      0                 1589       48.750        0.000                       0                   588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.934        0.000                      0                 1585        0.024        0.000                      0                 1585       48.750        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.496        0.000                      0                    4        1.072        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.801ns  (logic 4.060ns (15.736%)  route 21.741ns (84.264%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.226    31.011    sm/accel_edge_n_0
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X62Y54         FDRE (Setup_fdre_C_CE)      -0.205   104.945    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.945    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 73.934    

Slack (MET) :             73.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.801ns  (logic 4.060ns (15.736%)  route 21.741ns (84.264%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.226    31.011    sm/accel_edge_n_0
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X62Y54         FDRE (Setup_fdre_C_CE)      -0.205   104.945    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.945    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 73.934    

Slack (MET) :             73.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.801ns  (logic 4.060ns (15.736%)  route 21.741ns (84.264%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.226    31.011    sm/accel_edge_n_0
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.272   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X62Y54         FDRE (Setup_fdre_C_CE)      -0.205   104.945    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        104.945    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 73.934    

Slack (MET) :             73.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.801ns  (logic 4.060ns (15.736%)  route 21.741ns (84.264%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.226    31.011    sm/accel_edge_n_0
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.272   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X62Y54         FDRE (Setup_fdre_C_CE)      -0.205   104.945    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        104.945    
                         arrival time                         -31.011    
  -------------------------------------------------------------------
                         slack                                 73.934    

Slack (MET) :             73.977ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.783ns  (logic 4.060ns (15.747%)  route 21.723ns (84.253%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.208    30.993    sm/accel_edge_n_0
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.297   105.210    
                         clock uncertainty           -0.035   105.175    
    SLICE_X63Y53         FDRE (Setup_fdre_C_CE)      -0.205   104.970    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.970    
                         arrival time                         -30.993    
  -------------------------------------------------------------------
                         slack                                 73.977    

Slack (MET) :             74.104ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.650ns  (logic 4.060ns (15.829%)  route 21.590ns (84.171%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.075    30.860    sm/accel_edge_n_0
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X60Y59         FDRE (Setup_fdre_C_CE)      -0.169   104.964    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.964    
                         arrival time                         -30.860    
  -------------------------------------------------------------------
                         slack                                 74.104    

Slack (MET) :             74.104ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.650ns  (logic 4.060ns (15.829%)  route 21.590ns (84.171%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.075    30.860    sm/accel_edge_n_0
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X60Y59         FDRE (Setup_fdre_C_CE)      -0.169   104.964    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        104.964    
                         arrival time                         -30.860    
  -------------------------------------------------------------------
                         slack                                 74.104    

Slack (MET) :             74.104ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.650ns  (logic 4.060ns (15.829%)  route 21.590ns (84.171%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.075    30.860    sm/accel_edge_n_0
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X60Y59         FDSE (Setup_fdse_C_CE)      -0.169   104.964    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.964    
                         arrival time                         -30.860    
  -------------------------------------------------------------------
                         slack                                 74.104    

Slack (MET) :             74.104ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.650ns  (logic 4.060ns (15.829%)  route 21.590ns (84.171%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          1.075    30.860    sm/accel_edge_n_0
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X60Y59         FDSE (Setup_fdse_C_CE)      -0.169   104.964    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        104.964    
                         arrival time                         -30.860    
  -------------------------------------------------------------------
                         slack                                 74.104    

Slack (MET) :             74.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.524ns  (logic 4.060ns (15.907%)  route 21.464ns (84.093%))
  Logic Levels:           22  (LUT2=1 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=289, routed)         4.552    10.218    sm/Q[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.342 r  sm/D_registers_q[7][25]_i_33/O
                         net (fo=1, routed)           0.670    11.012    sm/D_registers_q[7][25]_i_33_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  sm/D_registers_q[7][25]_i_19/O
                         net (fo=1, routed)           0.807    11.943    sm/D_registers_q[7][25]_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=32, routed)          1.526    13.593    sm/M_sm_bsel[0]
    SLICE_X47Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.717 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=91, routed)          3.324    17.042    sm/D_states_q_reg[0]_rep__1_0[3]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.146    17.188 f  sm/D_registers_q[7][11]_i_21/O
                         net (fo=2, routed)           1.036    18.224    sm/D_registers_q[7][11]_i_21_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.328    18.552 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.304    18.856    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.980 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.462    19.441    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.565 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.162    19.727    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.851 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.312    20.163    sm/D_registers_q[7][22]_i_23_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    20.287 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.607    20.894    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.018 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.412    21.430    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    21.554 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.407    21.961    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.124    22.085 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.398    22.483    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.119    22.602 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.623    23.225    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.325    23.550 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.615    24.166    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I2_O)        0.374    24.540 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.477    25.016    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.328    25.344 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.482    25.826    sm/M_alum_out[26]
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124    25.950 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.667    26.617    sm/D_states_q[7]_i_57_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.741 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           1.507    28.248    sm/D_states_q[7]_i_42_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    28.372 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.585    28.957    sm/accel_edge/D_states_q_reg[0]_rep__1_4
    SLICE_X56Y57         LUT6 (Prop_lut6_I0_O)        0.124    29.081 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.579    29.661    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.785 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.949    30.734    sm/accel_edge_n_0
    SLICE_X59Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X59Y55         FDRE (Setup_fdre_C_CE)      -0.205   104.930    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.930    
                         arrival time                         -30.734    
  -------------------------------------------------------------------
                         slack                                 74.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y61         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.047%)  route 0.273ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.918    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.047%)  route 0.273ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.918    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y53   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y46   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y46   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y61   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.936ns (15.604%)  route 5.063ns (84.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          2.304     7.969    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.153     8.122 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.935    10.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.327    10.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.824    11.208    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.438   104.842    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X56Y64         FDPE (Recov_fdpe_C_PRE)     -0.361   104.704    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 93.496    

Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.936ns (15.604%)  route 5.063ns (84.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          2.304     7.969    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.153     8.122 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.935    10.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.327    10.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.824    11.208    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.438   104.842    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X56Y64         FDPE (Recov_fdpe_C_PRE)     -0.361   104.704    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 93.496    

Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.936ns (15.604%)  route 5.063ns (84.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          2.304     7.969    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.153     8.122 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.935    10.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.327    10.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.824    11.208    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.438   104.842    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X56Y64         FDPE (Recov_fdpe_C_PRE)     -0.361   104.704    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 93.496    

Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.936ns (15.604%)  route 5.063ns (84.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          2.304     7.969    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.153     8.122 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.935    10.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.327    10.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.824    11.208    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.438   104.842    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X56Y64         FDPE (Recov_fdpe_C_PRE)     -0.361   104.704    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 93.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.209ns (20.785%)  route 0.797ns (79.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDSE (Prop_fdse_C_Q)         0.164     1.699 r  sm/D_states_q_reg[7]/Q
                         net (fo=192, routed)         0.483     2.182    sm/D_states_q[7]
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.540    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.209ns (20.785%)  route 0.797ns (79.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDSE (Prop_fdse_C_Q)         0.164     1.699 r  sm/D_states_q_reg[7]/Q
                         net (fo=192, routed)         0.483     2.182    sm/D_states_q[7]
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.540    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.209ns (20.785%)  route 0.797ns (79.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDSE (Prop_fdse_C_Q)         0.164     1.699 r  sm/D_states_q_reg[7]/Q
                         net (fo=192, routed)         0.483     2.182    sm/D_states_q[7]
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.540    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.209ns (20.785%)  route 0.797ns (79.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X60Y59         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDSE (Prop_fdse_C_Q)         0.164     1.699 r  sm/D_states_q_reg[7]/Q
                         net (fo=192, routed)         0.483     2.182    sm/D_states_q[7]
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.540    fifo_reset_cond/AS[0]
    SLICE_X56Y64         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y64         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  1.072    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.431ns  (logic 11.859ns (32.551%)  route 24.572ns (67.449%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.362     6.971    L_reg/M_sm_pbc[10]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.095 r  L_reg/L_300e4ddd_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.456     7.551    L_reg/L_300e4ddd_remainder0_carry_i_28__0_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.675 f  L_reg/L_300e4ddd_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.494     9.169    L_reg/L_300e4ddd_remainder0_carry_i_18__0_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.321 f  L_reg/L_300e4ddd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.808    10.128    L_reg/L_300e4ddd_remainder0_carry_i_20__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.354    10.482 r  L_reg/L_300e4ddd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.027    11.509    L_reg/L_300e4ddd_remainder0_carry_i_10__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.326    11.835 r  L_reg/L_300e4ddd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.368 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.369    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.692 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.985    13.677    L_reg/L_300e4ddd_remainder0_1[5]
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.306    13.983 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.844    14.827    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.951 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.783    15.735    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.263    17.122    L_reg/i__carry_i_24__2_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.152    17.274 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.925    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.423    19.702    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.332    20.034 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.620    20.655    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.162 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.162    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.276    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.610 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    22.584    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.303    22.887 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.807    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.932    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124    25.056 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.778    25.834    L_reg/i__carry_i_13__1_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I0_O)        0.150    25.984 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.956    26.940    L_reg/i__carry_i_23__1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    27.268 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    28.101    L_reg/i__carry_i_13__1_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.157    28.258 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.313    28.571    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.355    28.926 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.926    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.590    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.924 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    30.773    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.303    31.076 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.440    31.516    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.640 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.978    32.618    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.742 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.883    33.625    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.749 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.827    34.576    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.152    34.728 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    37.830    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.583 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.583    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.244ns  (logic 11.621ns (32.062%)  route 24.623ns (67.938%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.362     6.971    L_reg/M_sm_pbc[10]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.095 r  L_reg/L_300e4ddd_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.456     7.551    L_reg/L_300e4ddd_remainder0_carry_i_28__0_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.675 f  L_reg/L_300e4ddd_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.494     9.169    L_reg/L_300e4ddd_remainder0_carry_i_18__0_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.321 f  L_reg/L_300e4ddd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.808    10.128    L_reg/L_300e4ddd_remainder0_carry_i_20__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.354    10.482 r  L_reg/L_300e4ddd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.027    11.509    L_reg/L_300e4ddd_remainder0_carry_i_10__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.326    11.835 r  L_reg/L_300e4ddd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.368 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.369    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.692 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.985    13.677    L_reg/L_300e4ddd_remainder0_1[5]
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.306    13.983 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.844    14.827    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.951 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.783    15.735    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.263    17.122    L_reg/i__carry_i_24__2_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.152    17.274 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.925    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.423    19.702    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.332    20.034 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.620    20.655    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.162 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.162    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.276    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.610 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    22.584    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.303    22.887 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.807    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.932    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124    25.056 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.778    25.834    L_reg/i__carry_i_13__1_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I0_O)        0.150    25.984 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.956    26.940    L_reg/i__carry_i_23__1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    27.268 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    28.101    L_reg/i__carry_i_13__1_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.157    28.258 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.313    28.571    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.355    28.926 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.926    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.590    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.924 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    30.773    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.303    31.076 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.440    31.516    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.640 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.978    32.618    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.742 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.883    33.625    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.749 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    34.577    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124    34.701 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.152    37.853    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.396 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.396    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.242ns  (logic 11.814ns (32.597%)  route 24.428ns (67.403%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.362     6.971    L_reg/M_sm_pbc[10]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.095 r  L_reg/L_300e4ddd_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.456     7.551    L_reg/L_300e4ddd_remainder0_carry_i_28__0_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.675 f  L_reg/L_300e4ddd_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.494     9.169    L_reg/L_300e4ddd_remainder0_carry_i_18__0_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.321 f  L_reg/L_300e4ddd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.808    10.128    L_reg/L_300e4ddd_remainder0_carry_i_20__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.354    10.482 r  L_reg/L_300e4ddd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.027    11.509    L_reg/L_300e4ddd_remainder0_carry_i_10__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.326    11.835 r  L_reg/L_300e4ddd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.368 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.369    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.692 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.985    13.677    L_reg/L_300e4ddd_remainder0_1[5]
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.306    13.983 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.844    14.827    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.951 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.783    15.735    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.263    17.122    L_reg/i__carry_i_24__2_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.152    17.274 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.925    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.423    19.702    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.332    20.034 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.620    20.655    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.162 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.162    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.276    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.610 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    22.584    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.303    22.887 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.807    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.932    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124    25.056 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.778    25.834    L_reg/i__carry_i_13__1_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I0_O)        0.150    25.984 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.956    26.940    L_reg/i__carry_i_23__1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    27.268 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    28.101    L_reg/i__carry_i_13__1_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.157    28.258 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.313    28.571    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.355    28.926 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.926    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.590    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.924 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    30.773    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.303    31.076 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.440    31.516    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.640 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.978    32.618    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.742 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.883    33.625    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.749 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    34.577    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I1_O)        0.152    34.729 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.957    37.686    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.394 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.394    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.207ns  (logic 11.622ns (32.099%)  route 24.585ns (67.901%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.362     6.971    L_reg/M_sm_pbc[10]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.095 r  L_reg/L_300e4ddd_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.456     7.551    L_reg/L_300e4ddd_remainder0_carry_i_28__0_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.675 f  L_reg/L_300e4ddd_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.494     9.169    L_reg/L_300e4ddd_remainder0_carry_i_18__0_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.321 f  L_reg/L_300e4ddd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.808    10.128    L_reg/L_300e4ddd_remainder0_carry_i_20__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.354    10.482 r  L_reg/L_300e4ddd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.027    11.509    L_reg/L_300e4ddd_remainder0_carry_i_10__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.326    11.835 r  L_reg/L_300e4ddd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.368 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.369    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.692 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.985    13.677    L_reg/L_300e4ddd_remainder0_1[5]
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.306    13.983 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.844    14.827    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.951 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.783    15.735    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.263    17.122    L_reg/i__carry_i_24__2_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.152    17.274 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.925    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.423    19.702    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.332    20.034 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.620    20.655    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.162 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.162    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.276    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.610 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    22.584    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.303    22.887 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.807    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.932    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124    25.056 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.778    25.834    L_reg/i__carry_i_13__1_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I0_O)        0.150    25.984 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.956    26.940    L_reg/i__carry_i_23__1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    27.268 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    28.101    L_reg/i__carry_i_13__1_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.157    28.258 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.313    28.571    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.355    28.926 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.926    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.590    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.924 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    30.773    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.303    31.076 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.440    31.516    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.640 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.978    32.618    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.742 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.883    33.625    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.749 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    34.577    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124    34.701 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.113    37.814    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.359 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.359    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.133ns  (logic 11.804ns (32.669%)  route 24.329ns (67.331%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.362     6.971    L_reg/M_sm_pbc[10]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.095 r  L_reg/L_300e4ddd_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.456     7.551    L_reg/L_300e4ddd_remainder0_carry_i_28__0_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.675 f  L_reg/L_300e4ddd_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.494     9.169    L_reg/L_300e4ddd_remainder0_carry_i_18__0_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.321 f  L_reg/L_300e4ddd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.808    10.128    L_reg/L_300e4ddd_remainder0_carry_i_20__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.354    10.482 r  L_reg/L_300e4ddd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.027    11.509    L_reg/L_300e4ddd_remainder0_carry_i_10__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.326    11.835 r  L_reg/L_300e4ddd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.368 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.369    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.692 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.985    13.677    L_reg/L_300e4ddd_remainder0_1[5]
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.306    13.983 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.844    14.827    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.951 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.783    15.735    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.263    17.122    L_reg/i__carry_i_24__2_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.152    17.274 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.925    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.423    19.702    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.332    20.034 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.620    20.655    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.162 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.162    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.276    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.610 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    22.584    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.303    22.887 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.807    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.932    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124    25.056 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.778    25.834    L_reg/i__carry_i_13__1_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I0_O)        0.150    25.984 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.956    26.940    L_reg/i__carry_i_23__1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    27.268 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    28.101    L_reg/i__carry_i_13__1_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.157    28.258 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.313    28.571    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.355    28.926 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.926    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.590    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.924 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    30.773    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.303    31.076 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.440    31.516    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.640 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.978    32.618    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.742 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.883    33.625    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.749 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    34.577    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.154    34.731 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.857    37.588    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.286 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.286    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.872ns  (logic 11.746ns (32.744%)  route 24.126ns (67.256%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.631     8.240    L_reg/M_sm_timer[6]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.152     8.392 r  L_reg/L_300e4ddd_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.288     8.680    L_reg/L_300e4ddd_remainder0_carry_i_27__1_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.332     9.012 f  L_reg/L_300e4ddd_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.098    10.109    L_reg/L_300e4ddd_remainder0_carry_i_13__1_n_0
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_300e4ddd_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.930    L_reg/L_300e4ddd_remainder0_carry_i_19__1_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I3_O)        0.360    11.290 r  L_reg/L_300e4ddd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.136    12.426    L_reg/L_300e4ddd_remainder0_carry_i_10__1_n_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.326    12.752 r  L_reg/L_300e4ddd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.752    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.285 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.285    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.402 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.402    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.621 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.807    14.428    L_reg/L_300e4ddd_remainder0_3[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.295    14.723 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.006    15.729    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.853 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.692    16.545    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.669 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.318    17.987    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y69         LUT3 (Prop_lut3_I0_O)        0.152    18.139 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.886    19.024    L_reg/i__carry_i_20__4_n_0
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.354    19.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.807    20.185    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.332    20.517 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.550 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.438    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.299    22.737 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.371    23.108    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.232 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.755    23.987    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.111 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.918    25.029    L_reg/i__carry_i_13__3_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124    25.153 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.674    25.826    L_reg/i__carry_i_18__3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    25.950 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.666    26.617    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I1_O)        0.152    26.769 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.018    27.787    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.332    28.119 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.119    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.669 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.783    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.897    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.119 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.939    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.299    30.238 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.682    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.806 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.095    31.902    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.026 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.987    33.013    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    33.137 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.373    34.510    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.152    34.662 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.589    37.251    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.024 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.024    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.764ns  (logic 11.591ns (32.410%)  route 24.173ns (67.590%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.362     6.971    L_reg/M_sm_pbc[10]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.095 r  L_reg/L_300e4ddd_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.456     7.551    L_reg/L_300e4ddd_remainder0_carry_i_28__0_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.675 f  L_reg/L_300e4ddd_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.494     9.169    L_reg/L_300e4ddd_remainder0_carry_i_18__0_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.321 f  L_reg/L_300e4ddd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.808    10.128    L_reg/L_300e4ddd_remainder0_carry_i_20__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.354    10.482 r  L_reg/L_300e4ddd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.027    11.509    L_reg/L_300e4ddd_remainder0_carry_i_10__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.326    11.835 r  L_reg/L_300e4ddd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.835    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.368 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.369    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.692 f  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.985    13.677    L_reg/L_300e4ddd_remainder0_1[5]
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.306    13.983 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.844    14.827    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.951 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.783    15.735    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.263    17.122    L_reg/i__carry_i_24__2_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.152    17.274 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.652    17.925    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.354    18.279 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.423    19.702    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.332    20.034 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.620    20.655    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X36Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.162 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.162    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.276    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.610 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    22.584    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.303    22.887 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.807    23.694    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.818 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.932    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124    25.056 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.778    25.834    L_reg/i__carry_i_13__1_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I0_O)        0.150    25.984 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.956    26.940    L_reg/i__carry_i_23__1_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.328    27.268 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    28.101    L_reg/i__carry_i_13__1_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.157    28.258 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.313    28.571    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.355    28.926 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.926    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.476 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.590    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.924 r  bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    30.773    bseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.303    31.076 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.440    31.516    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.640 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.978    32.618    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.742 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.883    33.625    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.749 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.827    34.576    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I1_O)        0.124    34.700 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.702    37.402    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.916 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.916    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.652ns  (logic 11.734ns (32.911%)  route 23.919ns (67.089%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.631     8.240    L_reg/M_sm_timer[6]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.152     8.392 r  L_reg/L_300e4ddd_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.288     8.680    L_reg/L_300e4ddd_remainder0_carry_i_27__1_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.332     9.012 f  L_reg/L_300e4ddd_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.098    10.109    L_reg/L_300e4ddd_remainder0_carry_i_13__1_n_0
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_300e4ddd_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.930    L_reg/L_300e4ddd_remainder0_carry_i_19__1_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I3_O)        0.360    11.290 r  L_reg/L_300e4ddd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.136    12.426    L_reg/L_300e4ddd_remainder0_carry_i_10__1_n_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.326    12.752 r  L_reg/L_300e4ddd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.752    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.285 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.285    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.402 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.402    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.621 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.807    14.428    L_reg/L_300e4ddd_remainder0_3[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.295    14.723 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.006    15.729    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.853 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.692    16.545    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.669 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.318    17.987    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y69         LUT3 (Prop_lut3_I0_O)        0.152    18.139 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.886    19.024    L_reg/i__carry_i_20__4_n_0
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.354    19.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.807    20.185    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.332    20.517 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.550 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.438    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.299    22.737 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.371    23.108    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.232 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.755    23.987    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.111 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.918    25.029    L_reg/i__carry_i_13__3_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124    25.153 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.674    25.826    L_reg/i__carry_i_18__3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    25.950 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.666    26.617    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I1_O)        0.152    26.769 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.018    27.787    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.332    28.119 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.119    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.669 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.783    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.897    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.119 f  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.939    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.299    30.238 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.682    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.806 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.095    31.902    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.026 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.987    33.013    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    33.137 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.172    34.309    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.150    34.459 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.583    37.042    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.805 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.805    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.487ns  (logic 11.500ns (32.407%)  route 23.987ns (67.593%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.631     8.240    L_reg/M_sm_timer[6]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.152     8.392 r  L_reg/L_300e4ddd_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.288     8.680    L_reg/L_300e4ddd_remainder0_carry_i_27__1_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.332     9.012 f  L_reg/L_300e4ddd_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.098    10.109    L_reg/L_300e4ddd_remainder0_carry_i_13__1_n_0
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_300e4ddd_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.930    L_reg/L_300e4ddd_remainder0_carry_i_19__1_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I3_O)        0.360    11.290 r  L_reg/L_300e4ddd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.136    12.426    L_reg/L_300e4ddd_remainder0_carry_i_10__1_n_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.326    12.752 r  L_reg/L_300e4ddd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.752    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.285 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.285    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.402 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.402    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.621 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.807    14.428    L_reg/L_300e4ddd_remainder0_3[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.295    14.723 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.006    15.729    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.853 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.692    16.545    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.669 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.318    17.987    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y69         LUT3 (Prop_lut3_I0_O)        0.152    18.139 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.886    19.024    L_reg/i__carry_i_20__4_n_0
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.354    19.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.807    20.185    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.332    20.517 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.550 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.438    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.299    22.737 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.371    23.108    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.232 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.755    23.987    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.111 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.918    25.029    L_reg/i__carry_i_13__3_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124    25.153 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.674    25.826    L_reg/i__carry_i_18__3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    25.950 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.666    26.617    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I1_O)        0.152    26.769 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.018    27.787    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.332    28.119 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.119    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.669 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.783    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.897    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.119 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.939    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.299    30.238 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.682    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.806 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.095    31.902    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.026 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.987    33.013    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    33.137 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.192    34.328    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.124    34.452 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.632    37.084    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.640 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.640    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.452ns  (logic 11.489ns (32.407%)  route 23.963ns (67.593%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=16, routed)          2.631     8.240    L_reg/M_sm_timer[6]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.152     8.392 r  L_reg/L_300e4ddd_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.288     8.680    L_reg/L_300e4ddd_remainder0_carry_i_27__1_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.332     9.012 f  L_reg/L_300e4ddd_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.098    10.109    L_reg/L_300e4ddd_remainder0_carry_i_13__1_n_0
    SLICE_X45Y66         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_300e4ddd_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.930    L_reg/L_300e4ddd_remainder0_carry_i_19__1_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I3_O)        0.360    11.290 r  L_reg/L_300e4ddd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.136    12.426    L_reg/L_300e4ddd_remainder0_carry_i_10__1_n_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.326    12.752 r  L_reg/L_300e4ddd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.752    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.285 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.285    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.402 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.402    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__0_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.621 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.807    14.428    L_reg/L_300e4ddd_remainder0_3[8]
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.295    14.723 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.006    15.729    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.124    15.853 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.692    16.545    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.669 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.318    17.987    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y69         LUT3 (Prop_lut3_I0_O)        0.152    18.139 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.886    19.024    L_reg/i__carry_i_20__4_n_0
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.354    19.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.807    20.185    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.332    20.517 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.190    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.550 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.438    L_reg/L_300e4ddd_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.299    22.737 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.371    23.108    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.232 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.755    23.987    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.111 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.918    25.029    L_reg/i__carry_i_13__3_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124    25.153 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.674    25.826    L_reg/i__carry_i_18__3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124    25.950 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.666    26.617    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I1_O)        0.152    26.769 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.018    27.787    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.332    28.119 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.119    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.669 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.783    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.897    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.119 r  timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.939    timerseg_driver/decimal_renderer/L_300e4ddd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.299    30.238 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    30.682    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.806 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.095    31.902    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.026 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.987    33.013    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    33.137 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.373    34.510    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.124    34.634 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.427    37.061    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.605 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.605    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.378%)  route 0.292ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.967    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.190 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.396ns (80.846%)  route 0.331ns (19.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.164     1.702 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.331     2.033    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.265 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.265    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.409ns (78.858%)  route 0.378ns (21.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.378     2.040    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.321 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.321    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.367ns (75.541%)  route 0.443ns (24.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.443     2.118    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.344 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.344    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.404ns (77.446%)  route 0.409ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     2.072    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.348 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.350ns (73.479%)  route 0.487ns (26.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.487     2.166    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.374 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.374    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.373ns (68.125%)  route 0.642ns (31.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.642     2.321    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.553 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.553    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_304438806[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.466ns (71.735%)  route 0.577ns (28.265%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.593     1.537    forLoop_idx_0_304438806[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  forLoop_idx_0_304438806[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_304438806[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.114     1.792    forLoop_idx_0_304438806[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X64Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  forLoop_idx_0_304438806[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.889    forLoop_idx_0_304438806[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.934 r  forLoop_idx_0_304438806[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.411     2.345    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.580 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.406ns (67.901%)  route 0.665ns (32.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.665     2.366    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.608 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.608    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_304438806[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.483ns (69.977%)  route 0.636ns (30.023%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    forLoop_idx_0_304438806[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_304438806[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_304438806[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.806    forLoop_idx_0_304438806[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  forLoop_idx_0_304438806[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.903    forLoop_idx_0_304438806[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  forLoop_idx_0_304438806[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.478     2.426    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.656 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.656    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_217516145[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 1.626ns (26.352%)  route 4.545ns (73.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.213     5.715    forLoop_idx_0_217516145[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.839 r  forLoop_idx_0_217516145[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__1/O
                         net (fo=1, routed)           0.332     6.171    forLoop_idx_0_217516145[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y67         SRL16E                                       r  forLoop_idx_0_217516145[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.500     4.904    forLoop_idx_0_217516145[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         SRL16E                                       r  forLoop_idx_0_217516145[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_217516145[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.612ns (26.897%)  route 4.380ns (73.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.889     5.377    forLoop_idx_0_217516145[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.124     5.501 r  forLoop_idx_0_217516145[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__4/O
                         net (fo=1, routed)           0.491     5.991    forLoop_idx_0_217516145[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y62         SRL16E                                       r  forLoop_idx_0_217516145[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.439     4.843    forLoop_idx_0_217516145[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y62         SRL16E                                       r  forLoop_idx_0_217516145[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.624ns (27.852%)  route 4.207ns (72.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.659     5.159    forLoop_idx_0_217516145[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.283 r  forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__2/O
                         net (fo=1, routed)           0.548     5.830    forLoop_idx_0_217516145[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y67         SRL16E                                       r  forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.434     4.838    forLoop_idx_0_217516145[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y67         SRL16E                                       r  forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.739ns  (logic 1.614ns (28.120%)  route 4.125ns (71.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.793     5.283    forLoop_idx_0_217516145[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.407 r  forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__3/O
                         net (fo=1, routed)           0.332     5.739    forLoop_idx_0_217516145[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y67         SRL16E                                       r  forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.500     4.904    forLoop_idx_0_217516145[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         SRL16E                                       r  forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.617ns (38.556%)  route 2.578ns (61.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.247     3.741    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.865 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.330     4.195    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y50         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y50         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.620ns (38.679%)  route 2.568ns (61.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.029     3.525    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.187    reset_cond/M_reset_cond_in
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.620ns (38.679%)  route 2.568ns (61.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.029     3.525    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.187    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.620ns (38.679%)  route 2.568ns (61.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.029     3.525    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.187    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.620ns (38.679%)  route 2.568ns (61.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.029     3.525    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.187    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.620ns (38.679%)  route 2.568ns (61.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.029     3.525    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.649 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.187    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_304438806[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.275ns (33.310%)  route 0.550ns (66.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.375     0.605    forLoop_idx_0_304438806[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  forLoop_idx_0_304438806[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__0/O
                         net (fo=1, routed)           0.175     0.825    forLoop_idx_0_304438806[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y63         SRL16E                                       r  forLoop_idx_0_304438806[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.858     2.048    forLoop_idx_0_304438806[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRL16E                                       r  forLoop_idx_0_304438806[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_304438806[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.281ns (29.519%)  route 0.671ns (70.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.473     0.709    forLoop_idx_0_304438806[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.754 r  forLoop_idx_0_304438806[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.198     0.952    forLoop_idx_0_304438806[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y63         SRL16E                                       r  forLoop_idx_0_304438806[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.858     2.048    forLoop_idx_0_304438806[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRL16E                                       r  forLoop_idx_0_304438806[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.306ns (23.661%)  route 0.988ns (76.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.139    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.184 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.109     1.294    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y50         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y50         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.308ns (23.695%)  route 0.993ns (76.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.073    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.118 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.301    reset_cond/M_reset_cond_in
    SLICE_X65Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.308ns (23.695%)  route 0.993ns (76.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.073    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.118 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.301    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.308ns (23.695%)  route 0.993ns (76.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.073    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.118 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.301    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.308ns (23.695%)  route 0.993ns (76.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.073    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.118 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.301    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.308ns (23.695%)  route 0.993ns (76.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.073    reset_cond/butt_reset_IBUF
    SLICE_X64Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.118 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.301    reset_cond/M_reset_cond_in
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.313ns (15.238%)  route 1.739ns (84.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.548     1.815    forLoop_idx_0_217516145[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__2/O
                         net (fo=1, routed)           0.191     2.051    forLoop_idx_0_217516145[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y67         SRL16E                                       r  forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.826     2.016    forLoop_idx_0_217516145[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y67         SRL16E                                       r  forLoop_idx_0_217516145[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.302ns (14.531%)  route 1.779ns (85.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.667     1.924    forLoop_idx_0_217516145[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.969 r  forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__3/O
                         net (fo=1, routed)           0.112     2.081    forLoop_idx_0_217516145[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y67         SRL16E                                       r  forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.854     2.043    forLoop_idx_0_217516145[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         SRL16E                                       r  forLoop_idx_0_217516145[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK





