Model {
  Name			  "Exp1"
  Version		  7.7
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.2"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      2
      Cell		      "HDLSubsystem"
      Cell		      "Exp1"
      PropName		      "mdlProps"
    }
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Jul 10 14:22:00 2017"
  Creator		  "Meikandasivam"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Meikandasivam"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Jul 11 15:36:22 2017"
  RTWModifiedTimeStamp	  421687528
  ModelVersionFormat	  "1.%<AutoIncrement:2>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    2
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "Exp1"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "Exp1"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      3
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  4
	  Version		  "1.11.0"
	  StartTime		  "0.0"
	  StopTime		  "20"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode23s"
	  SolverName		  "ode23s"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  5
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  6
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  7
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  8
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  9
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  10
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  11
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      12
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      13
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  14
	  Version		  "1.11.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 243, 69, 1123, 699 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    3
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      Saturate
      UpperLimitSource	      "Dialog"
      UpperLimit	      "0.5"
      LowerLimitSource	      "Dialog"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
  }
  System {
    Name		    "Exp1"
    Location		    [2, 75, 1364, 707]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "71"
    Block {
      BlockType		      Reference
      Name		      "DC Machine"
      SID		      "10"
      Ports		      [1, 1, 0, 0, 0, 2, 2]
      Position		      [365, 32, 460, 128]
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Machines/DC Machine"
      SourceType	      "DC machine"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      PresetModel	      "01: 5HP 240V 1750RPM Field:300V"
      MechanicalLoad	      "Speed w"
      FieldType		      "Wound"
      ShowDetailedParameters  on
      RLa		      "[2.581 0.028]"
      RLf		      "[281.3 156]"
      Laf		      "0.9483"
      MachineConstant	      "Torque constant (N.m/A)"
      Ke		      "1.8"
      Kt		      "1.8"
      J			      "0.02215"
      Bm		      "0.002953"
      Tf		      "0.5161"
      w0		      "1"
      Ifinit		      "1"
      TsPowergui	      "0"
      TsBlock		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "I"
      SID		      "25"
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [305, 103, 330, 127]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "I1"
      SID		      "71"
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [595, 13, 620, 37]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Mech. Input Speed"
      SID		      "8"
      Ports		      [0, 1]
      Position		      [190, 39, 235, 61]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Mech. Input Speed"
	Location		[2, 83, 1348, 715]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "56"
	  Position		  [185, 100, 215, 130]
	  Gain			  "2*pi/60"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ramp"
	  SID			  "6"
	  Ports			  [0, 1]
	  Position		  [25, 100, 55, 130]
	  LibraryVersion	  "1.236"
	  SourceBlock		  "simulink/Sources/Ramp"
	  SourceType		  "Ramp"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  slope			  "1770"
	  start			  "0"
	  X0			  "0"
	  VectorParams1D	  on
	}
	Block {
	  BlockType		  Saturate
	  Name			  "Saturation"
	  SID			  "5"
	  Ports			  [1, 1]
	  Position		  [100, 100, 130, 130]
	  InputPortMap		  "u0"
	  UpperLimit		  "1500"
	  LowerLimit		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  SID			  "7"
	  Ports			  [1]
	  Position		  [240, 29, 270, 61]
	  Floating		  off
	  Location		  [188, 390, 512, 629]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "9"
	  Position		  [240, 108, 270, 122]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Ramp"
	  SrcPort		  1
	  DstBlock		  "Saturation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Saturation"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Scope"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gain"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "R Load"
      SID		      "60"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [745, 45, 785, 110]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"R Load"
	Location		[842, 282, 1324, 599]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Breaker"
	  SID			  "61"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [125, 85, 180, 125]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 18 19 ]"
	  External		  off
	  Measurements		  "None"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker1"
	  SID			  "62"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [125, 160, 180, 200]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 19 20 ]"
	  External		  off
	  Measurements		  "Branch current"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker2"
	  SID			  "63"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [125, 25, 180, 65]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 17 18]"
	  External		  off
	  Measurements		  "None"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker3"
	  SID			  "64"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [125, 225, 180, 265]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 20 21 ]"
	  External		  off
	  Measurements		  "None"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  SID			  "65"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [265, 37, 325, 53]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "RL"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  SID			  "66"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [265, 97, 325, 113]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "RL"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  SID			  "67"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [265, 167, 325, 183]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "RL"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R4"
	  SID			  "68"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [265, 232, 325, 248]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "RL"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn1"
	  SID			  "70"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn2"
	  SID			  "69"
	  Position		  [390, 38, 420, 52]
	  Port			  "2"
	  Side			  "Right"
	}
	Line {
	  LineType		  "Connection"
	  Points		  [75, 45; -5, 0]
	  DstBlock		  "Conn1"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "Breaker2"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "SRC_SRC"
	    Points		    [0, 60]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "Breaker"
	      DstPort		      LConn1
	    }
	    Branch {
	      ConnectType	      "DEST_SRC"
	      Points		      [0, 75]
	      Branch {
		ConnectType		"DEST_SRC"
		DstBlock		"Breaker1"
		DstPort			LConn1
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, 65]
		DstBlock		"Breaker3"
		DstPort			LConn1
	      }
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Breaker"
	  SrcPort		  RConn1
	  DstBlock		  "R2"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Breaker1"
	  SrcPort		  RConn1
	  Points		  [25, 0; 0, -5]
	  DstBlock		  "R3"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Breaker2"
	  SrcPort		  RConn1
	  DstBlock		  "R1"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Breaker3"
	  SrcPort		  RConn1
	  Points		  [25, 0; 0, -5]
	  DstBlock		  "R4"
	  DstPort		  LConn1
	}
	Line {
	  LineType		  "Connection"
	  Labels		  [0, 0]
	  Points		  [370, 45; 65, 0]
	  DstBlock		  "Conn2"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "R1"
	    SrcPort		    RConn1
	    Points		    [30, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [375, 105; 0, -60; -5, 0]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "R2"
	      SrcPort		      RConn1
	      Points		      [35, 0]
	    }
	    Branch {
	      ConnectType	      "SRC_DEST"
	      Points		      [375, 175; 0, -70]
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"R3"
		SrcPort			RConn1
		Points			[35, 0]
	      }
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"R4"
		SrcPort			RConn1
		Points			[35, 0; 0, -65]
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "26"
      Ports		      [3]
      Position		      [870, 73, 900, 107]
      Floating		      off
      Location		      [1, 49, 1367, 727]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "0.235~0.00149354~-5"
      YMax		      "0.2525~0.00165076~5"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "28"
      Ports		      [2]
      Position		      [605, 146, 635, 179]
      Floating		      off
      Location		      [1, 49, 1367, 727]
      Open		      off
      NumInputPorts	      "2"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      YMin		      "0~0"
      YMax		      "175~400"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "V"
      SID		      "23"
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [645, 63, 670, 87]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "V1"
      SID		      "55"
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [305, 158, 330, 182]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Vdc"
      SID		      "11"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [135, 150, 155, 185]
      BlockRotation	      270
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Electrical\nSources/DC Voltage Source"
      SourceType	      "DC Voltage Source"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Amplitude		      "450"
      Measurements	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Voltage Divider"
      SID		      "40"
      Ports		      [0, 0, 0, 0, 0, 1, 2]
      Position		      [175, 96, 250, 134]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Voltage Divider"
	Location		[2, 83, 1348, 715]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Breaker1"
	  SID			  "41"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [625, 370, 680, 410]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 4 6 ]"
	  External		  off
	  Measurements		  "Branch voltage and current"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker2"
	  SID			  "57"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [855, 15, 910, 55]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 14 16]"
	  External		  off
	  Measurements		  "Branch voltage and current"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker4"
	  SID			  "42"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [625, 75, 680, 115]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 12 14]"
	  External		  off
	  Measurements		  "Branch voltage and current"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker5"
	  SID			  "43"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [625, 145, 680, 185]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 10 12 ]"
	  External		  off
	  Measurements		  "None"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker6"
	  SID			  "44"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [625, 220, 680, 260]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 8 10 ]"
	  External		  off
	  Measurements		  "None"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Breaker7"
	  SID			  "45"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [625, 295, 680, 335]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Breaker"
	  SourceType		  "Breaker"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  BreakerResistance	  "0.01"
	  InitialState		  "0"
	  SnubberResistance	  "1e6"
	  SnubberCapacitance	  "inf"
	  SwitchingTimes	  "[ 6 8 ]"
	  External		  off
	  Measurements		  "None"
	  MoreParameters	  off
	  NoBreakLoop		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  SID			  "46"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [85, 27, 145, 43]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "Rsh"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  SID			  "47"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [195, 27, 255, 43]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "Rsh"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  SID			  "48"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [310, 27, 370, 43]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "Rsh"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R4"
	  SID			  "49"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [420, 27, 480, 43]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "Rsh"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R5"
	  SID			  "50"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [525, 27, 585, 43]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "Rsh"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "R6"
	  SID			  "51"
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [635, 27, 695, 43]
	  LibraryVersion	  "1.1955"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "R"
	  Resistance		  "Rsh"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn1"
	  SID			  "53"
	  Position		  [710, 53, 740, 67]
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn2"
	  SID			  "54"
	  Position		  [765, 63, 795, 77]
	  Port			  "2"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Conn3"
	  SID			  "52"
	  Position		  [15, 28, 45, 42]
	  Port			  "3"
	  Side			  "Right"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "R1"
	  SrcPort		  RConn1
	  Points		  [10, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 355]
	    DstBlock		    "Breaker1"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "R2"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [710, 315; 0, 75; -15, 0]
	  DstBlock		  "Breaker1"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_SRC"
	    Points		    [0, -75]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      Points		      [0, -75]
	      Branch {
		ConnectType		"DEST_DEST"
		SrcBlock		"Breaker5"
		SrcPort			RConn1
		Points			[15, 0]
	      }
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -70]
		Branch {
		  ConnectType		  "DEST_DEST"
		  SrcBlock		  "Breaker4"
		  SrcPort		  RConn1
		  Points		  [15, 0]
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [100, 0]
		  Branch {
		    ConnectType		    "DEST_SRC"
		    DstBlock		    "Conn2"
		    DstPort		    RConn1
		  }
		  Branch {
		    ConnectType		    "DEST_DEST"
		    SrcBlock		    "Breaker2"
		    SrcPort		    RConn1
		    Points		    [0, 60; -115, 0]
		  }
		}
	      }
	    }
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "Breaker6"
	      SrcPort		      RConn1
	      Points		      [15, 0]
	    }
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Breaker7"
	    SrcPort		    RConn1
	    Points		    [15, 0]
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "R5"
	  SrcPort		  RConn1
	  Points		  [5, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 60]
	    DstBlock		    "Breaker4"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "R6"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "R4"
	  SrcPort		  RConn1
	  Points		  [5, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 130]
	    DstBlock		    "Breaker5"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "R5"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "R3"
	  SrcPort		  RConn1
	  Points		  [10, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 205]
	    DstBlock		    "Breaker6"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "R4"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "R2"
	  SrcPort		  RConn1
	  Points		  [10, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 280]
	    DstBlock		    "Breaker7"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "R3"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "R1"
	  SrcPort		  LConn1
	  DstBlock		  "Conn3"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "R6"
	  SrcPort		  RConn1
	  Points		  [55, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [0, 25]
	    DstBlock		    "Conn1"
	    DstPort		    RConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "Breaker2"
	    DstPort		    LConn1
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "powergui"
      SID		      "27"
      Ports		      []
      Position		      [40, 25, 106, 64]
      Priority		      "1"
      LibraryVersion	      "1.1955"
      UserDataPersistent      on
      FontName		      "Verdana"
      SourceBlock	      "powerlib/powergui"
      SourceType	      "PSB option menu block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      SimulationMode	      "Continuous"
      SampleTime	      "50e-6"
      frequency		      "60"
      SPID		      off
      DisableSnubberDevices   off
      DisableRonSwitches      off
      DisableVfSwitches	      off
      SwTol		      "0"
      Interpol		      off
      DisplayEquations	      off
      FunctionMessages	      off
      frequencyindice	      "0"
      Pbase		      "100e6"
      ErrMax		      "1e-4"
      Iterations	      "50"
      UnitsV		      "kV"
      UnitsW		      "MW"
      echomessages	      off
      HookPort		      off
      EnableUseOfTLC	      off
      x0status		      "blocks"
      RestoreLinks	      "warning"
      ResistiveCurrentMeasurement off
      Ylog		      off
      Xlog		      on
      ShowGrid		      off
      save		      off
      variable		      "ZData"
      ZoomFFT		      off
      StartTime		      "0.0"
      cycles		      "1"
      DisplayStyle	      "1"
      FreqAxis		      off
      MaxFrequency	      "1000"
      frequencyindicesteady   "1"
      display		      off
      methode		      off
    }
    Line {
      SrcBlock		      "Mech. Input Speed"
      SrcPort		      1
      DstBlock		      "DC Machine"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "V1"
      SrcPort		      LConn2
      Points		      [-20, 0; 0, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 25]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "DC Machine"
	  SrcPort		  RConn2
	  Points		  [35, 0; 0, 90; -240, 0]
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "Vdc"
	  DstPort		  LConn1
	}
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Voltage Divider"
	SrcPort			RConn2
	Points			[5, 0; 0, 50]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "I"
      SrcPort		      RConn1
      Points		      [0, -10]
      DstBlock		      "DC Machine"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "R Load"
      SrcPort		      RConn1
      Points		      [-195, 0; 0, -45]
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"DC Machine"
	SrcPort			RConn1
	Points			[95, 0]
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"V"
	DstPort			LConn2
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "DC Machine"
      SrcPort		      LConn1
      Points		      [-5, 0; 0, -60; 220, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 50]
	DstBlock		"V"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 5]
	DstBlock		"I1"
	DstPort			LConn1
      }
    }
    Line {
      SrcBlock		      "DC Machine"
      SrcPort		      1
      Points		      [75, 0; 0, 105]
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "V1"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Vdc"
      SrcPort		      RConn1
      Points		      [0, -20]
      DstBlock		      "Voltage Divider"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Voltage Divider"
      SrcPort		      RConn1
      Points		      [10, 0; 0, 10]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"I"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 50]
	DstBlock		"V1"
	DstPort			LConn1
      }
    }
    Line {
      SrcBlock		      "V"
      SrcPort		      1
      Points		      [15, 0; 0, -45; 145, 0; 0, 50]
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "I1"
      SrcPort		      RConn1
      DstBlock		      "R Load"
      DstPort		      LConn1
    }
    Line {
      SrcBlock		      "I1"
      SrcPort		      1
      Points		      [215, 0; 0, 70]
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "I"
      SrcPort		      1
      Points		      [10, 0; 0, -100; 500, 0; 0, 90]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Annotation {
      Position		      [141, 157]
    }
    Annotation {
      Position		      [748, 85]
    }
    Annotation {
      Position		      [761, 85]
    }
  }
}
