* SpiceNetList
* 
* Exported from Circuit Diagram.sch at 6/06/2019 9:12 AM
* 
* EAGLE Version 9.4.0 Copyright (c) 1988-2019 Autodesk, Inc.
* 
.TEMP=25.0

* --------- .OPTIONS ---------
.OPTIONS ABSTOL=1e-12 GMIN=1e-12 PIVREL=1e-3 ITL1=100 ITL2=50 PIVTOL=1e-13 RELTOL=1e-3 VNTOL=1e-6 CHGTOL=1e-15 ITL4=10 METHOD=TRAP SRCSTEPS=0 TRTOL=7 NODE

* --------- .PARAMS ---------

* --------- simulation ---------
.control
set filetype=ascii
OP
write Circuit Diagram.sch.sim
.endc



.END










