
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v' to AST representation.
Generating RTLIL representation for module `\port_bus_2to1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: port_bus_2to1       
Automatically selected port_bus_2to1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \port_bus_2to1

2.3. Analyzing design hierarchy..
Top module:  \port_bus_2to1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3 in module port_bus_2to1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:161$1 in module port_bus_2to1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
     1/26: $0\vidin_data_reg_scld_4_2to3_right_in_tmp[15:0]
     2/26: $0\vidin_data_reg_scld_2_2to3_right_in_tmp[15:0]
     3/26: $0\vidin_data_reg_scld_1_2to3_right_in_tmp[15:0]
     4/26: $0\vidin_data_reg_scld_4_2to3_left_in_tmp[15:0]
     5/26: $0\vidin_data_reg_scld_2_2to3_left_in_tmp[15:0]
     6/26: $0\vidin_data_reg_scld_1_2to3_left_in_tmp[15:0]
     7/26: $0\vidin_data_reg_scld_4_2to3_right_rn_tmp[15:0]
     8/26: $0\vidin_data_reg_scld_2_2to3_right_rn_tmp[15:0]
     9/26: $0\vidin_data_reg_scld_1_2to3_right_rn_tmp[15:0]
    10/26: $0\vidin_data_reg_scld_4_2to3_left_rn_tmp[15:0]
    11/26: $0\vidin_data_reg_scld_2_2to3_left_rn_tmp[15:0]
    12/26: $0\vidin_data_reg_scld_1_2to3_left_rn_tmp[15:0]
    13/26: $0\vidin_data_reg_scld_4_2to3_right_ip_tmp[15:0]
    14/26: $0\vidin_data_reg_scld_2_2to3_right_ip_tmp[15:0]
    15/26: $0\vidin_data_reg_scld_1_2to3_right_ip_tmp[15:0]
    16/26: $0\vidin_data_reg_scld_4_2to3_left_ip_tmp[15:0]
    17/26: $0\vidin_data_reg_scld_2_2to3_left_ip_tmp[15:0]
    18/26: $0\vidin_data_reg_scld_1_2to3_left_ip_tmp[15:0]
    19/26: $0\vidin_data_reg_scld_4_2to3_right_rp_tmp[15:0]
    20/26: $0\vidin_data_reg_scld_2_2to3_right_rp_tmp[15:0]
    21/26: $0\vidin_data_reg_scld_1_2to3_right_rp_tmp[15:0]
    22/26: $0\vidin_data_reg_scld_4_2to3_left_rp_tmp[15:0]
    23/26: $0\vidin_data_reg_scld_2_2to3_left_rp_tmp[15:0]
    24/26: $0\vidin_data_reg_scld_1_2to3_left_rp_tmp[15:0]
    25/26: $0\svid_comp_switch_tmp[0:0]
    26/26: $0\vidin_addr_reg_tmp[18:0]
Creating decoders for process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
     1/5: $0\bus_word_6_tmp[15:0]
     2/5: $0\bus_word_5_tmp[15:0]
     3/5: $0\bus_word_4_tmp[15:0]
     4/5: $0\bus_word_3_tmp[15:0]
     5/5: $0\counter_out_tmp[2:0]
Creating decoders for process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:161$1'.
     1/1: $0\counter[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\port_bus_2to1.\bus_word_3' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$116' with positive edge clock.
Creating register for signal `\port_bus_2to1.\bus_word_4' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$117' with positive edge clock.
Creating register for signal `\port_bus_2to1.\bus_word_5' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$118' with positive edge clock.
Creating register for signal `\port_bus_2to1.\bus_word_6' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$119' with positive edge clock.
Creating register for signal `\port_bus_2to1.\counter_out' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$120' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_addr_reg_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$121' with positive edge clock.
Creating register for signal `\port_bus_2to1.\svid_comp_switch_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$122' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_left_rp_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$123' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_left_rp_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$124' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_left_rp_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$125' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_right_rp_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$126' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_right_rp_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$127' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_right_rp_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$128' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_left_ip_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$129' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_left_ip_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$130' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_left_ip_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$131' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_right_ip_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$132' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_right_ip_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$133' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_right_ip_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$134' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_left_rn_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$135' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_left_rn_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$136' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_left_rn_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$137' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_right_rn_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$138' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_right_rn_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$139' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_right_rn_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$140' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_left_in_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$141' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_left_in_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$142' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_left_in_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$143' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_1_2to3_right_in_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$144' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_2_2to3_right_in_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$145' with positive edge clock.
Creating register for signal `\port_bus_2to1.\vidin_data_reg_scld_4_2to3_right_in_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\port_bus_2to1.\bus_word_3_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\port_bus_2to1.\bus_word_4_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\port_bus_2to1.\bus_word_5_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\port_bus_2to1.\bus_word_6_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\port_bus_2to1.\counter_out_tmp' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\port_bus_2to1.\counter' using process `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:161$1'.
  created $dff cell `$procdff$152' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
Removing empty process `port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:285$4'.
Found and cleaned up 1 empty switch in `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
Removing empty process `port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:214$3'.
Found and cleaned up 2 empty switches in `\port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:161$1'.
Removing empty process `port_bus_2to1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v:161$1'.
Cleaned up 4 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1.
<suppressed ~7 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_2to1'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_2to1.
    New ctrl vector for $pmux cell $procmux$67: { $auto$opt_reduce.cc:134:opt_mux$154 $procmux$100_CMP $procmux$99_CMP $procmux$98_CMP $procmux$97_CMP $procmux$96_CMP $procmux$95_CMP }
    New ctrl vector for $pmux cell $procmux$58: { $auto$opt_reduce.cc:134:opt_mux$156 $procmux$100_CMP $procmux$99_CMP $procmux$98_CMP $procmux$97_CMP $procmux$96_CMP $procmux$95_CMP }
  Optimizing cells in module \port_bus_2to1.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_2to1'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$152 ($dff) from module port_bus_2to1 (D = $procmux$106_Y, Q = \counter, rval = 4'0001).
Adding EN signal on $procdff$121 ($dff) from module port_bus_2to1 (D = \vidin_addr_reg, Q = \vidin_addr_reg_tmp).
Adding EN signal on $procdff$122 ($dff) from module port_bus_2to1 (D = \svid_comp_switch, Q = \svid_comp_switch_tmp).
Adding EN signal on $procdff$123 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_left_rp, Q = \vidin_data_reg_scld_1_2to3_left_rp_tmp).
Adding EN signal on $procdff$124 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_left_rp, Q = \vidin_data_reg_scld_2_2to3_left_rp_tmp).
Adding EN signal on $procdff$125 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_left_rp, Q = \vidin_data_reg_scld_4_2to3_left_rp_tmp).
Adding EN signal on $procdff$126 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_right_rp, Q = \vidin_data_reg_scld_1_2to3_right_rp_tmp).
Adding EN signal on $procdff$127 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_right_rp, Q = \vidin_data_reg_scld_2_2to3_right_rp_tmp).
Adding EN signal on $procdff$128 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_right_rp, Q = \vidin_data_reg_scld_4_2to3_right_rp_tmp).
Adding EN signal on $procdff$129 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_left_ip, Q = \vidin_data_reg_scld_1_2to3_left_ip_tmp).
Adding EN signal on $procdff$130 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_left_ip, Q = \vidin_data_reg_scld_2_2to3_left_ip_tmp).
Adding EN signal on $procdff$131 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_left_ip, Q = \vidin_data_reg_scld_4_2to3_left_ip_tmp).
Adding EN signal on $procdff$132 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_right_ip, Q = \vidin_data_reg_scld_1_2to3_right_ip_tmp).
Adding EN signal on $procdff$133 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_right_ip, Q = \vidin_data_reg_scld_2_2to3_right_ip_tmp).
Adding EN signal on $procdff$134 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_right_ip, Q = \vidin_data_reg_scld_4_2to3_right_ip_tmp).
Adding EN signal on $procdff$135 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_left_rn, Q = \vidin_data_reg_scld_1_2to3_left_rn_tmp).
Adding EN signal on $procdff$136 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_left_rn, Q = \vidin_data_reg_scld_2_2to3_left_rn_tmp).
Adding EN signal on $procdff$137 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_left_rn, Q = \vidin_data_reg_scld_4_2to3_left_rn_tmp).
Adding EN signal on $procdff$138 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_right_rn, Q = \vidin_data_reg_scld_1_2to3_right_rn_tmp).
Adding EN signal on $procdff$139 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_right_rn, Q = \vidin_data_reg_scld_2_2to3_right_rn_tmp).
Adding EN signal on $procdff$140 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_right_rn, Q = \vidin_data_reg_scld_4_2to3_right_rn_tmp).
Adding EN signal on $procdff$141 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_left_in, Q = \vidin_data_reg_scld_1_2to3_left_in_tmp).
Adding EN signal on $procdff$142 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_left_in, Q = \vidin_data_reg_scld_2_2to3_left_in_tmp).
Adding EN signal on $procdff$143 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_left_in, Q = \vidin_data_reg_scld_4_2to3_left_in_tmp).
Adding EN signal on $procdff$144 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_1_2to3_right_in, Q = \vidin_data_reg_scld_1_2to3_right_in_tmp).
Adding EN signal on $procdff$145 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_2_2to3_right_in, Q = \vidin_data_reg_scld_2_2to3_right_in_tmp).
Adding EN signal on $procdff$146 ($dff) from module port_bus_2to1 (D = \vidin_data_reg_scld_4_2to3_right_in, Q = \vidin_data_reg_scld_4_2to3_right_in_tmp).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_2to1..
Removed 27 unused cells and 132 unused wires.
<suppressed ~34 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_2to1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_2to1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_2to1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_2to1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== port_bus_2to1 ===

   Number of wires:                 86
   Number of wire bits:           1034
   Number of public wires:          65
   Number of public wire bits:     948
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $dff                          134
     $dffe                         404
     $eq                            45
     $logic_not                      3
     $pmux                          71
     $reduce_or                      2
     $sdff                           4

End of script. Logfile hash: 8b9b3b930b, CPU: user 0.08s system 0.00s, MEM: 12.98 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 4x opt_expr (0 sec), 14% 2x read_verilog (0 sec), ...
