// Seed: 1471738300
module module_0 ();
  wire id_2;
  id_3(
      id_1, 1
  );
  wire id_4, id_5;
endmodule
module module_1;
  wire id_1;
  logic [7:0] id_2;
  initial begin : LABEL_0
    {1} = 1;
  end
  assign id_2[1] = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  logic id_4;
  assign id_4 = id_4 ? id_0 : 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = 1;
  assign id_4 = 1;
  always {1, id_0, id_2, 1, id_1} <= "";
endmodule
