library ieee;
use ieee.std_logic_1164.all;
use work.all;
use ieee.numeric_std.all;

entity mux2x1_8b is
	port (
		entrada_1: in std_logic_vector (3 downto 0);
		entrada_2: in std_logic_vector (3 downto 0);
		sinal: in std_logic;
		out_m: out std_logic_vector (3 downto 0)
	);
end entity;

architecture mux2x1_8_Arch of mux2x1_8b is

begin
process (sinal, a0, a1)
begin
	case sinal is 
		when '0' =>
			out_m <= a0;
		when '1' =>
			out_m <= a1;
		when others => 
			null;
	end case;
end process;
end comportamento;