 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Wed Mar 11 17:17:51 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.37%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5464 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6251 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6251 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6251 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6721 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6721 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6721 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7235 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7235 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7251 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.8013 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.8013 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8059 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8535 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8535 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9586 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9586 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9586 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9951 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9951 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9952 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0458 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0520 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1265 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.2018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6271 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7620 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8695 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0457 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1232 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1851 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2488 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2488 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2489 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.3032 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.3032 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.3034 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3631 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3631 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3631 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.4017 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.4017 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.4017 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4479 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4479 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4479 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4479 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4479 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4479 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4479 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4479 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4479 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4479 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4479 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5323 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5323 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5324 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6693 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6693 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6717 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7834 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7834 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7878 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9767 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9767 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9767 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9767 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9767 f
  core/be/flush (net)                                  55.5368              0.0000     3.9767 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9767 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9767 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9927 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.1067 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.1067 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1067 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.1067 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.1077 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2634 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2634 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2634 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2634 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2634 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2634 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2634 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2634 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2974 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4817 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4817 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4817 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4817 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.5113 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6824 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6824 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6844 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.8100 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.8100 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.8106 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8648 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8648 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8648 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9858 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9858 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9881 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0297 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0297 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0298 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1252 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1252 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1252 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1252 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1252 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1252 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1252 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1252 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1252 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1252 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1252 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1252 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1432 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2259 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2259 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2355 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.3127 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.3127 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.3127 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.4153 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.4153 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.4153 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4592 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4592 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4609 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6781 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6781 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6781 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6781 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.7241 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8500 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8500 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8752 f
  data arrival time                                                                    5.8752

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0248


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5464 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6251 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6251 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6251 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6721 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6721 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6721 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7235 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7235 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7251 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.8013 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.8013 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8059 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8535 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8535 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9586 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9586 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9586 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9951 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9951 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9952 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0458 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0520 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1265 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.2018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6271 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7620 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8695 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0457 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1232 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1851 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2488 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2488 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2489 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.3032 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.3032 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.3034 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3631 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3631 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3631 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.4017 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.4017 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.4017 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4479 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4479 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4479 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4479 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4479 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4479 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4479 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4479 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4479 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4479 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4479 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5323 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5323 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5324 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6693 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6693 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6717 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7834 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7834 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7878 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9767 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9767 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9767 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9767 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9767 f
  core/be/flush (net)                                  55.5368              0.0000     3.9767 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9767 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9767 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9927 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.1067 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.1067 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1067 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.1067 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.1077 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2634 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2634 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2634 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2634 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2634 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2634 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2634 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2634 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2974 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4817 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4817 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4817 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4817 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.5113 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6824 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6824 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6844 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.8100 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.8100 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.8106 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8648 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8648 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8648 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9858 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9858 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9881 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0297 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0297 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0298 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1252 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1252 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1252 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1252 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1252 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1252 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1252 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1252 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1252 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1252 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1252 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1252 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1432 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2259 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2259 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2355 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.3127 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.3127 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.3127 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.4153 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.4153 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.4153 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4592 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4592 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4609 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6781 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6781 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6781 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6781 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.7242 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8435 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8435 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8737 f
  data arrival time                                                                    5.8737

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0263


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5737     0.5737
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.3342   0.0000   0.5737 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1388   0.2836 @   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  50.2081   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   50.2081              0.0000     0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (net)            50.2081              0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.8573 f
  core/be/csr_cmd[77] (net)                            50.2081              0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (net)                   50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1388    0.0100 @   0.8673 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9604 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9604 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9780 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2129 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2129 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2276 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4033 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4033 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4315 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5422 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5422 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5424 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6211 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6211 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6211 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6682 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6682 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6682 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7196 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7196 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7212 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7974 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7974 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8019 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8496 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8496 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8526 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9547 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9547 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9547 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9912 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9912 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9912 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0418 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0481 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1226 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1979 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4849 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6953 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7580 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8656 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1192 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1811 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2448 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2448 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2449 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2993 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2993 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2994 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3592 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3592 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3592 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3977 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3977 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3977 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4439 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4439 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4439 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4439 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4440 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5284 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5284 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5285 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6654 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6654 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6678 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7795 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7795 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7839 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9728 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9728 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9728 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9728 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9728 f
  core/be/flush (net)                                  55.5368              0.0000     3.9728 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9728 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9728 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9887 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.1027 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.1027 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1027 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.1027 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.1038 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2595 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2595 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2595 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2595 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2595 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2595 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2595 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2595 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2934 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4777 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4777 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4777 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4777 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.5073 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6785 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6785 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6804 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.8060 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.8060 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.8066 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8609 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8609 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8609 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9819 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9819 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9842 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0258 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0258 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0258 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1212 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1212 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1212 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1212 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1212 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1212 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1212 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1212 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1212 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1212 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1212 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1212 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1392 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2220 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2220 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2316 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.3087 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.3087 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.3088 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.4114 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.4114 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.4114 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4553 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4553 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4570 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6742 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6742 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6742 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6742 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.7202 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8461 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8461 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8713 f
  data arrival time                                                                    5.8713

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0287


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5737     0.5737
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.3342   0.0000   0.5737 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1388   0.2836 @   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  50.2081   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   50.2081              0.0000     0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (net)            50.2081              0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.8573 f
  core/be/csr_cmd[77] (net)                            50.2081              0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (net)                   50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1388    0.0100 @   0.8673 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9604 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9604 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9780 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2129 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2129 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2276 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4033 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4033 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4315 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5422 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5422 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5424 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6211 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6211 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6211 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6682 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6682 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6682 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7196 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7196 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7212 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7974 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7974 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8019 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8496 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8496 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8526 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9547 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9547 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9547 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9912 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9912 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9912 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0418 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0481 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1226 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1979 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4849 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6953 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7580 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8656 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1192 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1811 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2448 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2448 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2449 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2993 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2993 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2994 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3592 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3592 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3592 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3977 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3977 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3977 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4439 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4439 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4439 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4439 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4439 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4439 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4439 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4440 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5284 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5284 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5285 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6654 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6654 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6678 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7795 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7795 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7839 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9728 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9728 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9728 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9728 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9728 f
  core/be/flush (net)                                  55.5368              0.0000     3.9728 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9728 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9728 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9887 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.1027 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.1027 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1027 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.1027 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.1038 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2595 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2595 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2595 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2595 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2595 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2595 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2595 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2595 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2934 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4777 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4777 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4777 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4777 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.5073 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6785 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6785 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6804 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.8060 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.8060 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.8066 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8609 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8609 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8609 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9819 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9819 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9842 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0258 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0258 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0258 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1212 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1212 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1212 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1212 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1212 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1212 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1212 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1212 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1212 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1212 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1212 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1212 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1392 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2220 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2220 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2316 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.3087 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.3087 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.3088 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.4114 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.4114 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.4114 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4553 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4553 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4570 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6742 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6742 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6742 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6742 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.7203 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8396 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8396 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8698 f
  data arrival time                                                                    5.8698

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0302


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U218/IN1 (NOR2X0)                            0.1827    0.0002 &   1.5463 r
  core/be/be_mem/csr/U218/QN (NOR2X0)                             0.0774    0.0554     1.6018 f
  core/be/be_mem/csr/n122 (net)                 1       3.5240              0.0000     1.6018 f
  core/be/be_mem/csr/U219/IN2 (NOR2X0)                            0.0774    0.0000 &   1.6018 f
  core/be/be_mem/csr/U219/QN (NOR2X0)                             0.0922    0.0501     1.6519 r
  core/be/be_mem/csr/n953 (net)                 2       6.2207              0.0000     1.6519 r
  core/be/be_mem/csr/U220/IN2 (NAND2X0)                           0.0922    0.0000 &   1.6520 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0482     1.7002 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7002 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7018 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7780 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7780 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.7826 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8302 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8302 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8333 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9353 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9353 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9353 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9353 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9354 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9718 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9718 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9719 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0225 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0225 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0225 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1031 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1031 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1032 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1784 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1784 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2535 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2535 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2535 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.3929 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.3929 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.3929 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5325 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5325 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5325 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6038 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6759 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6759 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6759 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7387 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0224 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0999 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1617 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1617 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1618 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2255 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2255 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2256 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2799 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2799 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2801 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3398 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3398 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3398 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3784 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3784 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3784 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4246 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4246 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4246 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4246 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4246 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4246 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4246 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4246 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4246 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4246 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4246 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5090 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5090 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5091 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6460 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6460 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6484 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7601 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7601 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7645 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9534 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9534 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9534 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9534 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9534 f
  core/be/flush (net)                                  55.5368              0.0000     3.9534 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9534 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9534 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9694 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0834 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0834 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0834 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0834 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0844 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2401 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2401 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2401 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2401 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2401 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2401 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2401 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2401 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2741 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4584 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4584 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4584 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4584 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4880 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6591 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6591 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6611 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7867 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7867 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7873 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8415 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8415 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8415 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9625 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9625 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9648 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0065 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0065 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0065 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1019 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1019 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1019 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1019 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1019 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1019 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1019 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1019 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1019 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1019 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1019 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1019 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1199 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2026 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2026 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2122 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2894 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2894 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2894 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3920 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3920 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3920 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4359 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4359 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4376 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6548 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6548 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6548 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6548 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.7008 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8267 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8267 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8519 f
  data arrival time                                                                    5.8519

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0481


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5464 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6251 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6251 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6251 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6721 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6721 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6721 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7235 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7235 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7251 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.8013 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.8013 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8059 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8535 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8535 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9586 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9586 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9586 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9951 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9951 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9952 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0458 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0520 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1265 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.2018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6271 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7620 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8695 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0457 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1232 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1851 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2488 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2488 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2489 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.3032 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.3032 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.3034 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3631 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3631 f
  core/be/be_mem/csr/U1268/IN1 (AND2X1)                           0.1155    0.0000 &   3.3631 f
  core/be/be_mem/csr/U1268/Q (AND2X1)                             0.0423    0.0748     3.4380 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        2       6.5655              0.0000     3.4380 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4380 f
  core/be/be_mem/trap_pkt_o[2] (net)                    6.5655              0.0000     3.4380 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4380 f
  core/be/n7 (net)                                      6.5655              0.0000     3.4380 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4380 f
  core/be/be_checker/trap_pkt_i[2] (net)                6.5655              0.0000     3.4380 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4380 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       6.5655              0.0000     3.4380 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0423    0.0000 &   3.4380 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0696     3.5076 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5076 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5077 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6446 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6446 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6470 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7587 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7587 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7632 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9520 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9520 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9520 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9520 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9520 f
  core/be/flush (net)                                  55.5368              0.0000     3.9520 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9520 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9520 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9680 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0820 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0820 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0820 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0820 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0830 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2388 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2388 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2388 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2388 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2388 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2388 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2388 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2388 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2727 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4570 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4570 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4570 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4570 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4866 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6577 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6577 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6597 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7853 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7853 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7859 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8401 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8401 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8402 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9611 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9611 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9634 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0051 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0051 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0051 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1005 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1005 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1005 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1005 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1005 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1005 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1005 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1005 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1005 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1005 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1005 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1005 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1185 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2013 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2013 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2108 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2880 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2880 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2881 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3907 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3907 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3907 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4345 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4345 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4363 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6534 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6534 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6534 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6534 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.6995 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8254 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8254 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8506 f
  data arrival time                                                                    5.8506

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0494


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U218/IN1 (NOR2X0)                            0.1827    0.0002 &   1.5463 r
  core/be/be_mem/csr/U218/QN (NOR2X0)                             0.0774    0.0554     1.6018 f
  core/be/be_mem/csr/n122 (net)                 1       3.5240              0.0000     1.6018 f
  core/be/be_mem/csr/U219/IN2 (NOR2X0)                            0.0774    0.0000 &   1.6018 f
  core/be/be_mem/csr/U219/QN (NOR2X0)                             0.0922    0.0501     1.6519 r
  core/be/be_mem/csr/n953 (net)                 2       6.2207              0.0000     1.6519 r
  core/be/be_mem/csr/U220/IN2 (NAND2X0)                           0.0922    0.0000 &   1.6520 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0482     1.7002 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7002 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7018 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7780 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7780 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.7826 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8302 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8302 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8333 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9353 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9353 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9353 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9353 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9354 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9718 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9718 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9719 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0225 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0225 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0225 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1031 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1031 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1032 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1784 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1784 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2535 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2535 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2535 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3212 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.3929 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.3929 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.3929 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5325 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5325 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5325 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6038 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6759 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6759 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6759 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7382 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7387 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.7932 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8462 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9302 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0207 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0224 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0986 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0999 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1617 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1617 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1617 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1618 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2255 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2255 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2256 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2799 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2799 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2801 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3398 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3398 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3398 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3784 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3784 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3784 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4246 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4246 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4246 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4246 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4246 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4246 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4246 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4246 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4246 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4246 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4246 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5090 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5090 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5091 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6460 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6460 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6484 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7601 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7601 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7645 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9534 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9534 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9534 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9534 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9534 f
  core/be/flush (net)                                  55.5368              0.0000     3.9534 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9534 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9534 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9694 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0834 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0834 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0834 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0834 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0844 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2401 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2401 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2401 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2401 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2401 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2401 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2401 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2401 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2741 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4584 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4584 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4584 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4584 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4880 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6591 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6591 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6611 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7867 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7867 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7873 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8415 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8415 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8415 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9625 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9625 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9648 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0065 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0065 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0065 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1019 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1019 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1019 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1019 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1019 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1019 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1019 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1019 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1019 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1019 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1019 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1019 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1199 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2026 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2026 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2122 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2894 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2894 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2894 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3920 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3920 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3920 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4359 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4359 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4376 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6548 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6548 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6548 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6548 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.7009 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8202 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8202 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8504 f
  data arrival time                                                                    5.8504

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0496


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5464 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6251 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6251 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6251 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6721 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6721 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6721 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7235 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7235 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7251 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.8013 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.8013 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8059 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8535 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8535 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9586 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9586 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9586 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9951 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9951 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9952 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0458 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0520 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1265 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.2018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6271 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7620 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8165 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8694 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8695 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9535 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9728 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0440 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0457 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1219 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1232 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1850 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1850 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1851 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2488 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2488 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2489 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.3032 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.3032 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.3034 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3631 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3631 f
  core/be/be_mem/csr/U1268/IN1 (AND2X1)                           0.1155    0.0000 &   3.3631 f
  core/be/be_mem/csr/U1268/Q (AND2X1)                             0.0423    0.0748     3.4380 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        2       6.5655              0.0000     3.4380 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4380 f
  core/be/be_mem/trap_pkt_o[2] (net)                    6.5655              0.0000     3.4380 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4380 f
  core/be/n7 (net)                                      6.5655              0.0000     3.4380 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4380 f
  core/be/be_checker/trap_pkt_i[2] (net)                6.5655              0.0000     3.4380 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4380 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       6.5655              0.0000     3.4380 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0423    0.0000 &   3.4380 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0696     3.5076 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5076 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5077 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6446 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6446 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6470 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7587 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7587 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7632 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9520 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9520 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9520 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9520 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9520 f
  core/be/flush (net)                                  55.5368              0.0000     3.9520 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9520 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9520 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9680 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0820 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0820 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0820 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0820 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0830 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2388 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2388 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2388 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2388 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2388 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2388 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2388 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2388 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2727 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4570 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4570 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4570 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4570 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4866 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6577 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6577 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6597 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7853 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7853 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7859 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8401 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8401 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8402 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9611 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9611 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9634 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0051 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0051 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0051 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.1005 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.1005 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1005 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.1005 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1005 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.1005 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1005 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.1005 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1005 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.1005 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1005 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.1005 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1185 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.2013 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.2013 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2108 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2880 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2880 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2881 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3907 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3907 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3907 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4345 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4345 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4363 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6534 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6534 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6534 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6534 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.6995 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8188 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8188 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8490 f
  data arrival time                                                                    5.8490

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0510


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5737     0.5737
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.3342   0.0000   0.5737 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1388   0.2836 @   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  50.2081   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   50.2081              0.0000     0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (net)            50.2081              0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.8573 f
  core/be/csr_cmd[77] (net)                            50.2081              0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (net)                   50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1388    0.0100 @   0.8673 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9604 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9604 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9780 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2129 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2129 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2276 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4033 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4033 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4315 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5422 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5422 r
  core/be/be_mem/csr/U218/IN1 (NOR2X0)                            0.1827    0.0002 &   1.5424 r
  core/be/be_mem/csr/U218/QN (NOR2X0)                             0.0774    0.0554     1.5979 f
  core/be/be_mem/csr/n122 (net)                 1       3.5240              0.0000     1.5979 f
  core/be/be_mem/csr/U219/IN2 (NOR2X0)                            0.0774    0.0000 &   1.5979 f
  core/be/be_mem/csr/U219/QN (NOR2X0)                             0.0922    0.0501     1.6480 r
  core/be/be_mem/csr/n953 (net)                 2       6.2207              0.0000     1.6480 r
  core/be/be_mem/csr/U220/IN2 (NAND2X0)                           0.0922    0.0000 &   1.6480 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0482     1.6963 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.6963 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.6979 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7741 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7741 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.7786 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8263 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8263 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8293 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9314 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9314 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9314 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9314 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9314 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9679 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9679 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9679 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0185 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0185 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0185 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.0992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.0992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.0993 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1746 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3173 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3173 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3173 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.3889 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.3889 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.3890 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4616 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.5998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.5998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.5998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6719 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6719 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6720 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7347 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8423 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9455 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0184 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0959 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1577 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1577 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1578 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2215 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2215 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2216 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2760 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2760 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2761 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3359 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3359 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3359 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3744 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3744 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3745 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4206 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4206 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4206 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4206 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4206 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4206 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4206 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4206 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4206 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4206 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4207 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5051 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5051 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5052 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6421 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6421 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6445 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7562 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7562 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7606 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9495 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9495 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9495 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9495 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9495 f
  core/be/flush (net)                                  55.5368              0.0000     3.9495 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9495 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9495 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9654 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0794 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0794 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0794 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0794 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0805 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2362 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2362 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2362 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2362 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2362 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2362 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2362 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2362 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2701 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4544 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4544 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4544 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4544 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4840 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6552 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6552 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6572 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7827 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7827 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7834 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8376 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8376 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8376 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9586 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9586 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9609 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0025 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0025 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0025 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0979 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0979 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0979 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0979 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0979 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0979 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0979 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0979 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0979 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0979 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0979 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0979 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1159 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1987 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1987 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2083 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2854 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2854 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2855 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3881 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3881 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3881 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4320 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4320 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4337 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6509 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6509 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6509 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6509 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.6969 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8228 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8228 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8480 f
  data arrival time                                                                    5.8480

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0520


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5737     0.5737
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.3342   0.0000   0.5737 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1388   0.2836 @   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  50.2081   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   50.2081              0.0000     0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (net)            50.2081              0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.8573 f
  core/be/csr_cmd[77] (net)                            50.2081              0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (net)                   50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1388    0.0100 @   0.8673 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9604 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9604 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9780 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2129 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2129 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2276 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4033 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4033 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4315 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5422 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5422 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5424 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6211 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6211 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6211 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6682 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6682 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6682 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7196 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7196 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7212 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7974 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7974 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8019 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8496 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8496 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8526 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9547 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9547 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9547 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9912 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9912 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9912 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0418 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0481 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1226 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1979 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4849 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6953 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7580 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8656 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1192 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1811 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2448 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2448 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2449 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2993 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2993 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2994 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3592 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3592 f
  core/be/be_mem/csr/U1268/IN1 (AND2X1)                           0.1155    0.0000 &   3.3592 f
  core/be/be_mem/csr/U1268/Q (AND2X1)                             0.0423    0.0748     3.4341 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        2       6.5655              0.0000     3.4341 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4341 f
  core/be/be_mem/trap_pkt_o[2] (net)                    6.5655              0.0000     3.4341 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4341 f
  core/be/n7 (net)                                      6.5655              0.0000     3.4341 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4341 f
  core/be/be_checker/trap_pkt_i[2] (net)                6.5655              0.0000     3.4341 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4341 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       6.5655              0.0000     3.4341 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0423    0.0000 &   3.4341 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0696     3.5037 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5037 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5038 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6407 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6407 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6431 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7548 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7548 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7592 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9481 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9481 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9481 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9481 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9481 f
  core/be/flush (net)                                  55.5368              0.0000     3.9481 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9481 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9481 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9641 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0781 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0781 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0781 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0781 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0791 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2348 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2348 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2348 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2348 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2348 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2348 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2348 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2348 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2688 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4531 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4531 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4531 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4531 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4827 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6538 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6538 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6558 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7814 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7814 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7820 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8362 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8362 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8362 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9572 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9572 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9595 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0012 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0012 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0012 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0966 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0966 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0966 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0966 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0966 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0966 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0966 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0966 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0966 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0966 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0966 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0966 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1146 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1973 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1973 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2069 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2841 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2841 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2841 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3867 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3867 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3868 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4306 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4306 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4323 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6495 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6495 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6495 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6495 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.6955 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8214 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8214 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8466 f
  data arrival time                                                                    5.8466

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0534


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5737     0.5737
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.3342   0.0000   0.5737 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1388   0.2836 @   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  50.2081   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   50.2081              0.0000     0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (net)            50.2081              0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.8573 f
  core/be/csr_cmd[77] (net)                            50.2081              0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (net)                   50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1388    0.0100 @   0.8673 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9604 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9604 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9780 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2129 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2129 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2276 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4033 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4033 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4315 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5422 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5422 r
  core/be/be_mem/csr/U218/IN1 (NOR2X0)                            0.1827    0.0002 &   1.5424 r
  core/be/be_mem/csr/U218/QN (NOR2X0)                             0.0774    0.0554     1.5979 f
  core/be/be_mem/csr/n122 (net)                 1       3.5240              0.0000     1.5979 f
  core/be/be_mem/csr/U219/IN2 (NOR2X0)                            0.0774    0.0000 &   1.5979 f
  core/be/be_mem/csr/U219/QN (NOR2X0)                             0.0922    0.0501     1.6480 r
  core/be/be_mem/csr/n953 (net)                 2       6.2207              0.0000     1.6480 r
  core/be/be_mem/csr/U220/IN2 (NAND2X0)                           0.0922    0.0000 &   1.6480 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0482     1.6963 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.6963 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.6979 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7741 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7741 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.7786 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8263 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8263 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8293 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9314 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9314 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9314 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9314 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9314 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9679 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9679 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9679 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0185 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0185 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0185 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0185 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.0992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.0992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.0993 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1746 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2496 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3173 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3173 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3173 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.3889 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.3889 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.3890 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4615 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4616 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.5998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.5998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.5998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6719 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6719 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6720 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7342 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7347 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.7893 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8423 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9262 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9455 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0168 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0184 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0947 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0959 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1577 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1577 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1577 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1578 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2215 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2215 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2216 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2760 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2760 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2761 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3359 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3359 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3359 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3744 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3744 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3745 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4206 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4206 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4206 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4206 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4206 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4206 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4206 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4206 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4206 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4206 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4207 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5051 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5051 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5052 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6421 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6421 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6445 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7562 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7562 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7606 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9495 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9495 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9495 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9495 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9495 f
  core/be/flush (net)                                  55.5368              0.0000     3.9495 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9495 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9495 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9654 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0794 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0794 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0794 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0794 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0805 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2362 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2362 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2362 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2362 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2362 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2362 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2362 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2362 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2701 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4544 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4544 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4544 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4544 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4840 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6552 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6552 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6572 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7827 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7827 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7834 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8376 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8376 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8376 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9586 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9586 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9609 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0025 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0025 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0025 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0979 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0979 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0979 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0979 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0979 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0979 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0979 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0979 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0979 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0979 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0979 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0979 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1159 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1987 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1987 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2083 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2854 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2854 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2855 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3881 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3881 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3881 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4320 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4320 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4337 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6509 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6509 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6509 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6509 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.6970 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8163 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8163 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8465 f
  data arrival time                                                                    5.8465

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0535


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5737     0.5737
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.3342   0.0000   0.5737 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1388   0.2836 @   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  50.2081   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   50.2081              0.0000     0.8573 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (net)            50.2081              0.0000     0.8573 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.8573 f
  core/be/csr_cmd[77] (net)                            50.2081              0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr_cmd_i[77] (net)                   50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.8573 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               50.2081              0.0000     0.8573 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1388    0.0100 @   0.8673 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9604 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9604 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9780 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2129 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2129 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2276 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4033 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4033 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4315 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5422 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5422 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5424 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6211 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6211 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6211 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6682 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6682 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6682 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7196 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7196 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7212 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.7974 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.7974 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8019 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8496 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8496 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8526 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9547 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9547 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9547 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9547 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9912 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9912 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9912 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0418 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0418 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0418 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0481 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1225 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1226 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.1978 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.1979 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4122 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4123 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4848 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4849 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5519 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6231 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6952 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0473   0.0000 &   2.6953 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0320   0.0623   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6398   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6398      0.0000     2.7575 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0320    0.0005 &   2.7580 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0545     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.8126 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8655 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8656 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9495 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0401 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.1180 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.1192 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1810 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1810 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1811 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2448 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2448 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2449 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2993 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2993 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2994 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3592 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3592 f
  core/be/be_mem/csr/U1268/IN1 (AND2X1)                           0.1155    0.0000 &   3.3592 f
  core/be/be_mem/csr/U1268/Q (AND2X1)                             0.0423    0.0748     3.4341 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        2       6.5655              0.0000     3.4341 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4341 f
  core/be/be_mem/trap_pkt_o[2] (net)                    6.5655              0.0000     3.4341 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4341 f
  core/be/n7 (net)                                      6.5655              0.0000     3.4341 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4341 f
  core/be/be_checker/trap_pkt_i[2] (net)                6.5655              0.0000     3.4341 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4341 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       6.5655              0.0000     3.4341 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0423    0.0000 &   3.4341 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0696     3.5037 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5037 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5038 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6407 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6407 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6431 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7548 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7548 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7592 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9481 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9481 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9481 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9481 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9481 f
  core/be/flush (net)                                  55.5368              0.0000     3.9481 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9481 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9481 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9641 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0781 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0781 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0781 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0781 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0791 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2348 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2348 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2348 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2348 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2348 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2348 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2348 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2348 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2688 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4531 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4531 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4531 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4531 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4827 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6538 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6538 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6558 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7814 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7814 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7820 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8362 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8362 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8362 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9572 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9572 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9595 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     5.0012 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     5.0012 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   5.0012 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0966 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0966 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0966 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0966 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0966 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0966 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0966 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0966 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0966 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0966 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0966 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0966 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1146 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1973 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1973 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2069 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2841 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2841 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2841 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3867 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3867 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3868 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4306 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4306 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4323 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6495 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6495 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6495 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6495 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.6956 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8149 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8149 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8451 f
  data arrival time                                                                    5.8451

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0549


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1948   0.2748 @   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.4914   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.4914              0.0000     0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (net)            58.4914              0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8488 r
  core/be/csr_cmd[76] (net)                            58.4914              0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (net)                   58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1948    0.0046 @   0.8534 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1532    0.1025     0.9559 f
  core/be/be_mem/csr/n119 (net)                 1      10.8686              0.0000     0.9559 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1532    0.0178 &   0.9737 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.4814    0.2390     1.2128 r
  core/be/be_mem/csr/n1595 (net)               13      56.2958              0.0000     1.2128 r
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.4814    0.0197 &   1.2325 r
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2656    0.2039 @   1.4364 r
  core/be/be_mem/csr/n1543 (net)               24     141.9670              0.0000     1.4364 r
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2804    0.0285 @   1.4649 r
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1652    0.1135     1.5784 f
  core/be/be_mem/csr/n1552 (net)                4      17.6535              0.0000     1.5784 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1652    0.0003 &   1.5787 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1291    0.0734     1.6521 r
  core/be/be_mem/csr/n1825 (net)                3       8.5760              0.0000     1.6521 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1291    0.0000 &   1.6521 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0821    0.0638     1.7159 f
  core/be/be_mem/csr/n951 (net)                 2       4.6729              0.0000     1.7159 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0821    0.0000 &   1.7159 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0788    0.0480     1.7638 r
  core/be/be_mem/csr/n124 (net)                 1       4.1056              0.0000     1.7638 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0788    0.0000 &   1.7639 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1126    0.0816     1.8454 f
  core/be/be_mem/csr/n1286 (net)                4      13.1129              0.0000     1.8454 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1126    0.0001 &   1.8455 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0804    0.0525     1.8980 r
  core/be/be_mem/csr/n1295 (net)                1       3.0373              0.0000     1.8980 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0804    0.0050 &   1.9030 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1031     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8110              0.0000     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0061 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8110              0.0000     2.0061 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0061 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0802    0.0333     2.0394 r
  core/be/be_mem/n8 (net)                       1       8.1950              0.0000     2.0394 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0802    0.0001 &   2.0394 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0817    0.0552     2.0946 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.8671             0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0817   0.0028 &   2.0974 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0475   0.0713   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7524   0.0000   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0475   0.0001 &   2.1688 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0490   0.0681   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.4285   0.0000   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0490   0.0001 &   2.2370 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0442   0.0675   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.9792   0.0000   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0442   0.0000 &   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2203   0.0000   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3653 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0452   0.0669   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.4117   0.0000   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0452   0.0001 &   2.4322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0419   0.0657   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.0714   0.0000   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0419   0.0000 &   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0377   0.0605   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.2139   0.0000   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0377   0.0000 &   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6455   0.0000   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0422   0.0657   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1256   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0422   0.0000 &   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0525   2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.5870   0.0000   2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.5870      0.0000     2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.7426 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0579    0.0315     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4365      0.0000     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4365         0.0000     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4365            0.0000     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0579   0.0000 &   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0260   0.0562   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7501   0.0000   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7501   0.0000   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0260   0.0000 &   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0923   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0148 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0923 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1541 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1541 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1542 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2179 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2179 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2180 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2724 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2724 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2725 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3323 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3323 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3323 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3708 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3708 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3708 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4170 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4170 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4170 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4170 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4170 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4170 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4170 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4170 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4170 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4170 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4170 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5015 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5015 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5015 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6384 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6384 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6409 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7525 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7525 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7570 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9458 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9458 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9458 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9458 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9458 f
  core/be/flush (net)                                  55.5368              0.0000     3.9458 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9458 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9458 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9618 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0758 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0758 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0758 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0758 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0768 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2326 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2326 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2326 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2326 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2326 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2326 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2326 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2326 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2665 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4508 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4508 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4508 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4508 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4804 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6516 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6516 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6535 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7791 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7791 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7797 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8340 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8340 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8340 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9550 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9550 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9573 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     4.9989 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     4.9989 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   4.9989 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0943 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0943 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0943 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0943 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0943 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0943 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0943 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0943 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0943 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0943 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0943 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0943 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1123 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1951 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1951 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2046 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2818 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2818 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2819 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3845 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3845 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3845 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4283 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4283 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4301 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6473 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6473 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6473 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6473 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.6933 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8192 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8192 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8444 f
  data arrival time                                                                    5.8444

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0556


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1948   0.2748 @   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.4914   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.4914              0.0000     0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (net)            58.4914              0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8488 r
  core/be/csr_cmd[76] (net)                            58.4914              0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (net)                   58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1948    0.0046 @   0.8534 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1532    0.1025     0.9559 f
  core/be/be_mem/csr/n119 (net)                 1      10.8686              0.0000     0.9559 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1532    0.0178 &   0.9737 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.4814    0.2390     1.2128 r
  core/be/be_mem/csr/n1595 (net)               13      56.2958              0.0000     1.2128 r
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.4814    0.0197 &   1.2325 r
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2656    0.2039 @   1.4364 r
  core/be/be_mem/csr/n1543 (net)               24     141.9670              0.0000     1.4364 r
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2804    0.0285 @   1.4649 r
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1652    0.1135     1.5784 f
  core/be/be_mem/csr/n1552 (net)                4      17.6535              0.0000     1.5784 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1652    0.0003 &   1.5787 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1291    0.0734     1.6521 r
  core/be/be_mem/csr/n1825 (net)                3       8.5760              0.0000     1.6521 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1291    0.0000 &   1.6521 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0821    0.0638     1.7159 f
  core/be/be_mem/csr/n951 (net)                 2       4.6729              0.0000     1.7159 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0821    0.0000 &   1.7159 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0788    0.0480     1.7638 r
  core/be/be_mem/csr/n124 (net)                 1       4.1056              0.0000     1.7638 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0788    0.0000 &   1.7639 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1126    0.0816     1.8454 f
  core/be/be_mem/csr/n1286 (net)                4      13.1129              0.0000     1.8454 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1126    0.0001 &   1.8455 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0804    0.0525     1.8980 r
  core/be/be_mem/csr/n1295 (net)                1       3.0373              0.0000     1.8980 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0804    0.0050 &   1.9030 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1031     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8110              0.0000     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0061 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8110              0.0000     2.0061 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0061 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0802    0.0333     2.0394 r
  core/be/be_mem/n8 (net)                       1       8.1950              0.0000     2.0394 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0802    0.0001 &   2.0394 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0817    0.0552     2.0946 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.8671             0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0817   0.0028 &   2.0974 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0475   0.0713   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7524   0.0000   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0475   0.0001 &   2.1688 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0490   0.0681   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.4285   0.0000   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0490   0.0001 &   2.2370 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0442   0.0675   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.9792   0.0000   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0442   0.0000 &   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2203   0.0000   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3653 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0452   0.0669   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.4117   0.0000   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0452   0.0001 &   2.4322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0419   0.0657   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.0714   0.0000   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0419   0.0000 &   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0377   0.0605   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.2139   0.0000   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0377   0.0000 &   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6455   0.0000   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0422   0.0657   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1256   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0422   0.0000 &   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0525   2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.5870   0.0000   2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.5870      0.0000     2.7425 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.7426 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0579    0.0315     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4365      0.0000     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4365         0.0000     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4365            0.0000     2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4365   0.0000   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0579   0.0000 &   2.7741 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0260   0.0562   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7501   0.0000   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7501   0.0000   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0260   0.0000 &   2.8303 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0923   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0132 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0148 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0910 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0923 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1541 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1541 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1541 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1542 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2179 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2179 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2180 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2724 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2724 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2725 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3323 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3323 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3323 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3708 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3708 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3708 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4170 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4170 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4170 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4170 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4170 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4170 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4170 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4170 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4170 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4170 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4170 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.5015 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.5015 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.5015 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6384 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6384 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6409 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7525 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7525 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7570 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9458 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9458 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9458 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9458 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9458 f
  core/be/flush (net)                                  55.5368              0.0000     3.9458 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9458 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9458 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9618 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0758 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0758 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0758 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0758 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0768 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2326 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2326 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2326 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2326 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2326 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2326 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2326 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2326 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2665 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4508 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4508 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4508 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4508 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4804 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6516 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6516 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6535 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7791 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7791 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7797 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8340 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8340 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8340 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9550 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9550 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9573 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     4.9989 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     4.9989 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   4.9989 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0943 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0943 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0943 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0943 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0943 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0943 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0943 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0943 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0943 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0943 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0943 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0943 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1123 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1951 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1951 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2046 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2818 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2818 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2819 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3845 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3845 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3845 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4283 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4283 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4301 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6473 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6473 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6473 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6473 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.6934 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8126 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8126 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8428 f
  data arrival time                                                                    5.8428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0572


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1948   0.2748 @   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.4914   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.4914              0.0000     0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (net)            58.4914              0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8488 r
  core/be/csr_cmd[76] (net)                            58.4914              0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (net)                   58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1948    0.0046 @   0.8534 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1532    0.1025     0.9559 f
  core/be/be_mem/csr/n119 (net)                 1      10.8686              0.0000     0.9559 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1532    0.0178 &   0.9737 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.4814    0.2390     1.2128 r
  core/be/be_mem/csr/n1595 (net)               13      56.2958              0.0000     1.2128 r
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.4814    0.0197 &   1.2325 r
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2656    0.2039 @   1.4364 r
  core/be/be_mem/csr/n1543 (net)               24     141.9670              0.0000     1.4364 r
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2804    0.0285 @   1.4649 r
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1652    0.1135     1.5784 f
  core/be/be_mem/csr/n1552 (net)                4      17.6535              0.0000     1.5784 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1652    0.0003 &   1.5787 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1291    0.0734     1.6521 r
  core/be/be_mem/csr/n1825 (net)                3       8.5760              0.0000     1.6521 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1291    0.0000 &   1.6521 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0821    0.0638     1.7159 f
  core/be/be_mem/csr/n951 (net)                 2       4.6729              0.0000     1.7159 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0821    0.0000 &   1.7159 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0788    0.0480     1.7638 r
  core/be/be_mem/csr/n124 (net)                 1       4.1056              0.0000     1.7638 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0788    0.0000 &   1.7639 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1126    0.0816     1.8454 f
  core/be/be_mem/csr/n1286 (net)                4      13.1129              0.0000     1.8454 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1126    0.0001 &   1.8455 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0804    0.0525     1.8980 r
  core/be/be_mem/csr/n1295 (net)                1       3.0373              0.0000     1.8980 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0804    0.0050 &   1.9030 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1031     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8110              0.0000     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0061 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8110              0.0000     2.0061 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0061 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0802    0.0333     2.0394 r
  core/be/be_mem/n8 (net)                       1       8.1950              0.0000     2.0394 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0802    0.0001 &   2.0394 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0817    0.0552     2.0946 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.8671             0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0817   0.0028 &   2.0974 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0475   0.0713   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7524   0.0000   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0475   0.0001 &   2.1688 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0490   0.0681   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.4285   0.0000   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0490   0.0001 &   2.2370 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0442   0.0675   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.9792   0.0000   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0442   0.0000 &   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2203   0.0000   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3653 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0452   0.0669   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.4117   0.0000   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0452   0.0001 &   2.4322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0419   0.0657   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.0714   0.0000   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0419   0.0000 &   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0377   0.0605   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.2139   0.0000   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0377   0.0000 &   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6455   0.0000   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0422   0.0657   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1256   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0422   0.0000 &   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0287   0.0555   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6198   0.0000   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6198      0.0000     2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0287    0.0000 &   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0299    0.0519     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2807      0.0000     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2807         0.0000     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2807            0.0000     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0299   0.0000 &   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0499   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8528   0.0000   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8528   0.0000   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0869   0.0873   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.6807   0.0000   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.6807   0.0000   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0869   0.0150 &   2.9496 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0409   0.0672   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.8590   0.0000   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.8590   0.0000   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0409   0.0014 &   3.0183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0507   0.0763   3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.2987   0.0000   3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.2987        0.0000     3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0507    0.0010 &   3.0955 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0377    0.0610     3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.1516        0.0000     3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.1516              0.0000     3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1565 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.1516              0.0000     3.1565 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0377    0.0001 &   3.1566 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2382    0.0631     3.2198 r
  core/be/be_mem/csr/n1115 (net)                4      15.0671              0.0000     3.2198 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2382    0.0001 &   3.2199 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0969    0.0604     3.2802 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.1963              0.0000     3.2802 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0969    0.0001 &   3.2803 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1112    0.0593     3.3397 r
  core/be/be_mem/csr/n1202 (net)                3       7.4042              0.0000     3.3397 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1112    0.0000 &   3.3397 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0556    0.0390     3.3787 f
  core/be/be_mem/csr/n1204 (net)                1       3.9986              0.0000     3.3787 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0556    0.0000 &   3.3788 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0969    0.0440     3.4228 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2381              0.0000     3.4228 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4228 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2381              0.0000     3.4228 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4228 r
  core/be/trap_pkt[3] (net)                             5.2381              0.0000     3.4228 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4228 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2381              0.0000     3.4228 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4228 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2381              0.0000     3.4228 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0969    0.0000 &   3.4228 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0485    0.0930     3.5159 r
  core/be/be_checker/director/n218 (net)        1       6.8169              0.0000     3.5159 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0485    0.0001 &   3.5159 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1755    0.1387 @   3.6547 r
  core/be/be_checker/director/n308 (net)       42     362.6578              0.0000     3.6547 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1770    0.0024 @   3.6571 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2025    0.1186     3.7757 f
  core/be/be_checker/director/n106 (net)        4      31.8495              0.0000     3.7757 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2025    0.0042 &   3.7799 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1827    0.1877 @   3.9676 r
  core/be/be_checker/director/flush_o (net)     7      56.2195              0.0000     3.9676 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9676 r
  core/be/be_checker/flush_o (net)                     56.2195              0.0000     3.9676 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9676 r
  core/be/flush (net)                                  56.2195              0.0000     3.9676 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9676 r
  core/be/be_calculator/flush_i (net)                  56.2195              0.0000     3.9676 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1828    0.0163 @   3.9838 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0904    0.1216 @   4.1055 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.5438       0.0000     4.1055 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1055 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.5438              0.0000     4.1055 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0905    0.0023 @   4.1078 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.2551    0.1542     4.2620 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.1828           0.0000     4.2620 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2620 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.1828              0.0000     4.2620 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2620 f
  core/be/mmu_cmd_v (net)                              35.1828              0.0000     4.2620 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2620 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.1828              0.0000     4.2620 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2551    0.0237 &   4.2857 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1465    0.1641 @   4.4498 f
  core/be/be_mem/dcache_pkt_v (net)             2      39.7741              0.0000     4.4498 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4498 f
  core/be/be_mem/dcache/v_i (net)                      39.7741              0.0000     4.4498 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1467    0.0293 @   4.4791 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3163    0.1803     4.6594 r
  core/be/be_mem/dcache/n664 (net)              9      47.2231              0.0000     4.6594 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.3163    0.0020 &   4.6614 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1904    0.1333     4.7946 f
  core/be/be_mem/dcache/n734 (net)             10      37.3813              0.0000     4.7946 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1904    0.0006 &   4.7952 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0877    0.0450     4.8402 r
  core/be/be_mem/dcache/n733 (net)              1       2.6374              0.0000     4.8402 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0877    0.0000 &   4.8402 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1449    0.1200 @   4.9602 r
  core/be/be_mem/dcache/n911 (net)             13      84.4732              0.0000     4.9602 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1450    0.0025 @   4.9627 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0648    0.0433     5.0060 f
  core/be/be_mem/dcache/n912 (net)              1       4.1991              0.0000     5.0060 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0648    0.0000 &   5.0060 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1964    0.0951     5.1012 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.7694           0.0000     5.1012 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1012 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.7694              0.0000     5.1012 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1012 r
  core/be/data_mem_pkt_ready_o (net)                   14.7694              0.0000     5.1012 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1012 r
  core/data_mem_pkt_ready_o[1] (net)                   14.7694              0.0000     5.1012 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1012 r
  data_mem_pkt_ready_lo[1] (net)                       14.7694              0.0000     5.1012 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1012 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.7694              0.0000     5.1012 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1964    0.0202 &   5.1214 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1926    0.0719     5.1933 f
  uce_1__uce/n19 (net)                          2       6.8389              0.0000     5.1933 f
  uce_1__uce/U52/INP (INVX0)                                      0.1926    0.0075 &   5.2008 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1241    0.0752     5.2760 r
  uce_1__uce/n36 (net)                          4      11.1752              0.0000     5.2760 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1241    0.0001 &   5.2760 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0865     5.3626 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2276              0.0000     5.3626 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3626 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0604    0.0450     5.4076 f
  uce_1__uce/n106 (net)                         2       8.2484              0.0000     5.4076 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0604    0.0014 &   5.4089 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3449    0.2264 @   5.6353 r
  uce_1__uce/mem_resp_yumi_o (net)              3     105.8137              0.0000     5.6353 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6353 r
  mem_resp_yumi_lo[1] (net)                           105.8137              0.0000     5.6353 r
  U3128/IN2 (AO22X1)                                              0.3498    0.0501 @   5.6854 r
  U3128/Q (AO22X1)                                                0.0700    0.1313     5.8166 r
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8166 r
  io_resp_yumi_o (out)                                            0.0700    0.0250 &   5.8416 r
  data arrival time                                                                    5.8416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0584


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5464 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6251 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6251 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6251 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6721 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6721 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6721 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7235 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7235 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7251 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.8013 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.8013 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8059 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8535 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8535 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9586 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9586 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9586 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9951 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9951 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9952 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0458 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0520 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1265 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.2018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6271 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.3124      0.0000     2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0473    0.0001 &   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0445    0.0339     2.7332 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.2568         0.0000     2.7332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0445    0.0000 &   2.7332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0579    0.0366     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4365      0.0000     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4365         0.0000     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4365            0.0000     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0579   0.0000 &   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0260   0.0562   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7501   0.0000   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7501   0.0000   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0260   0.0000 &   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0923   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9376 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0105 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0880 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1499 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2136 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2136 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2137 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2681 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2681 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2682 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3280 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3280 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3280 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3665 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3665 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3665 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4127 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4127 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4127 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.4971 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.4971 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.4972 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6341 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6341 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6366 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7482 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7482 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7527 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9415 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9415 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9415 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9415 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9415 f
  core/be/flush (net)                                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9415 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9575 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0715 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0725 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2283 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2283 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2283 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2283 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2283 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2283 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2283 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2283 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2622 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4465 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4761 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6473 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6473 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6492 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7748 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7748 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7754 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8297 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8297 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8297 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9506 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9506 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9530 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     4.9946 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     4.9946 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   4.9946 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0900 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0900 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1080 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1908 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1908 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2003 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2775 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2775 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2776 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3802 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3802 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3802 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4240 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4240 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4258 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6429 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6429 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6429 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6429 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.6890 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8149 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8149 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8401 f
  data arrival time                                                                    5.8401

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0599


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1948   0.2748 @   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.4914   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.4914              0.0000     0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (net)            58.4914              0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8488 r
  core/be/csr_cmd[76] (net)                            58.4914              0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (net)                   58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1948    0.0046 @   0.8534 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1532    0.1025     0.9559 f
  core/be/be_mem/csr/n119 (net)                 1      10.8686              0.0000     0.9559 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1532    0.0178 &   0.9737 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.4814    0.2390     1.2128 r
  core/be/be_mem/csr/n1595 (net)               13      56.2958              0.0000     1.2128 r
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.4814    0.0197 &   1.2325 r
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2656    0.2039 @   1.4364 r
  core/be/be_mem/csr/n1543 (net)               24     141.9670              0.0000     1.4364 r
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2804    0.0285 @   1.4649 r
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1652    0.1135     1.5784 f
  core/be/be_mem/csr/n1552 (net)                4      17.6535              0.0000     1.5784 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1652    0.0003 &   1.5787 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1291    0.0734     1.6521 r
  core/be/be_mem/csr/n1825 (net)                3       8.5760              0.0000     1.6521 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1291    0.0000 &   1.6521 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0821    0.0638     1.7159 f
  core/be/be_mem/csr/n951 (net)                 2       4.6729              0.0000     1.7159 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0821    0.0000 &   1.7159 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0788    0.0480     1.7638 r
  core/be/be_mem/csr/n124 (net)                 1       4.1056              0.0000     1.7638 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0788    0.0000 &   1.7639 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1126    0.0816     1.8454 f
  core/be/be_mem/csr/n1286 (net)                4      13.1129              0.0000     1.8454 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1126    0.0001 &   1.8455 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0804    0.0525     1.8980 r
  core/be/be_mem/csr/n1295 (net)                1       3.0373              0.0000     1.8980 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0804    0.0050 &   1.9030 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1031     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8110              0.0000     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0061 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8110              0.0000     2.0061 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0061 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0802    0.0333     2.0394 r
  core/be/be_mem/n8 (net)                       1       8.1950              0.0000     2.0394 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0802    0.0001 &   2.0394 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0817    0.0552     2.0946 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.8671             0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0817   0.0028 &   2.0974 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0475   0.0713   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7524   0.0000   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0475   0.0001 &   2.1688 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0490   0.0681   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.4285   0.0000   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0490   0.0001 &   2.2370 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0442   0.0675   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.9792   0.0000   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0442   0.0000 &   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2203   0.0000   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3653 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0452   0.0669   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.4117   0.0000   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0452   0.0001 &   2.4322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0419   0.0657   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.0714   0.0000   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0419   0.0000 &   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0377   0.0605   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.2139   0.0000   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0377   0.0000 &   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6455   0.0000   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0422   0.0657   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1256   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.1256      0.0000     2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0422    0.0001 &   2.6901 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0520    0.0325     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.3744         0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0520    0.0000 &   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0588     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9376 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0105 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0880 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1499 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2136 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2136 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2137 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2680 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2680 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2682 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3279 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3279 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3280 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3665 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3665 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3665 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4127 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4127 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4127 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.4971 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.4971 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.4972 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6341 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6341 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6365 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7482 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7482 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7526 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9415 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9415 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9415 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9415 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9415 f
  core/be/flush (net)                                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9415 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9575 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0715 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0725 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2282 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2282 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2282 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2282 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2282 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2282 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2282 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2282 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2622 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4465 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4761 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6472 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6472 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6492 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7748 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7748 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7754 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8296 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8296 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8296 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9506 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9506 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9529 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     4.9946 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     4.9946 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   4.9946 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0900 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0900 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1080 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1907 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1907 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2003 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2775 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2775 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2775 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3801 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3801 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3802 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4240 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4240 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4257 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6429 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6429 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6429 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6429 f
  U3128/IN2 (AO22X1)                                              0.2987    0.0460 @   5.6889 f
  U3128/Q (AO22X1)                                                0.0708    0.1259     5.8148 f
  io_resp_yumi_o (net)                          1       7.6816              0.0000     5.8148 f
  io_resp_yumi_o (out)                                            0.0708    0.0252 &   5.8400 f
  data arrival time                                                                    5.8400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0600


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1641   0.2936 @   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.1717   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.1717              0.0000     0.8676 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (net)            58.1717              0.0000     0.8676 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8676 f
  core/be/csr_cmd[76] (net)                            58.1717              0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr_cmd_i[76] (net)                   58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8676 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.1717              0.0000     0.8676 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1642    0.0037 @   0.8713 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1494    0.0930     0.9643 r
  core/be/be_mem/csr/n119 (net)                 1      10.9389              0.0000     0.9643 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1494    0.0176 &   0.9819 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.3667    0.2349     1.2168 f
  core/be/be_mem/csr/n1595 (net)               13      55.8530              0.0000     1.2168 f
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.3667    0.0147 &   1.2315 f
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2499    0.1758 @   1.4073 f
  core/be/be_mem/csr/n1543 (net)               24     141.2163              0.0000     1.4073 f
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2655    0.0282 @   1.4354 f
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1827    0.1107     1.5461 r
  core/be/be_mem/csr/n1552 (net)                4      18.0120              0.0000     1.5461 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1827    0.0003 &   1.5464 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1180    0.0787     1.6251 f
  core/be/be_mem/csr/n1825 (net)                3       8.4420              0.0000     1.6251 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1180    0.0000 &   1.6251 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0891    0.0470     1.6721 r
  core/be/be_mem/csr/n951 (net)                 2       4.7451              0.0000     1.6721 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0891    0.0000 &   1.6721 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0742    0.0514     1.7235 f
  core/be/be_mem/csr/n124 (net)                 1       4.0353              0.0000     1.7235 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0742    0.0016 &   1.7251 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1421    0.0762     1.8013 r
  core/be/be_mem/csr/n1286 (net)                4      13.3841              0.0000     1.8013 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1421    0.0046 &   1.8059 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0706    0.0477     1.8535 f
  core/be/be_mem/csr/n1295 (net)                1       3.0129              0.0000     1.8535 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0706    0.0030 &   1.8566 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0306    0.1021     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8615              0.0000     1.9586 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9586 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8615              0.0000     1.9586 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0306    0.0000 &   1.9586 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0676    0.0365     1.9951 f
  core/be/be_mem/n8 (net)                       1       8.1432              0.0000     1.9951 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0676    0.0001 &   1.9952 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0926    0.0506     2.0458 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0458 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   27.3140              0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  27.3140             0.0000     2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  27.3140   0.0000   2.0458 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0926   0.0063 &   2.0520 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0536   0.0744   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.9834   0.0000   2.1264 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0536   0.0001 &   2.1265 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0550   0.0752   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.6153   0.0000   2.2017 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0550   0.0001 &   2.2018 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0497   0.0750   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.1660   0.0000   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0497   0.0000 &   2.2768 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0677   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3479   0.0000   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3445 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0508   0.0716   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6427   0.0000   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0508   0.0001 &   2.4162 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0472   0.0725   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2582   0.0000   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0472   0.0000 &   2.4888 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0420   0.0670   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3415   0.0000   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0420   0.0000 &   2.5558 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8765   0.0000   2.6270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6271 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0473   0.0721   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3124   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.3124      0.0000     2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0473    0.0001 &   2.6992 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0445    0.0339     2.7332 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.2568         0.0000     2.7332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0445    0.0000 &   2.7332 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0579    0.0366     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4365      0.0000     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4365         0.0000     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4365            0.0000     2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4365   0.0000   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0579   0.0000 &   2.7698 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0260   0.0562   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7501   0.0000   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7501   0.0000   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0260   0.0000 &   2.8260 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0923   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9376 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0089 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0105 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0880 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1499 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2136 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2136 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2137 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2681 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2681 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2682 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3280 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3280 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3280 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3665 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3665 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3665 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4127 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4127 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4127 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.4971 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.4971 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.4972 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6341 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6341 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6366 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7482 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7482 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7527 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9415 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9415 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9415 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9415 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9415 f
  core/be/flush (net)                                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9415 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9575 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0715 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0725 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2283 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2283 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2283 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2283 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2283 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2283 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2283 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2283 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2622 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4465 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4761 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6473 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6473 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6492 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7748 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7748 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7754 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8297 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8297 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8297 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9506 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9506 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9530 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     4.9946 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     4.9946 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   4.9946 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0900 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0900 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1080 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1908 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1908 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2003 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2775 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2775 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2776 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3802 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3802 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3802 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4240 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4240 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4258 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6429 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6429 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6429 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6429 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.6890 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8083 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8083 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8385 f
  data arrival time                                                                    5.8385

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0615


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1948   0.2748 @   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.4914   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.4914              0.0000     0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (net)            58.4914              0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8488 r
  core/be/csr_cmd[76] (net)                            58.4914              0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (net)                   58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1948    0.0046 @   0.8534 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1532    0.1025     0.9559 f
  core/be/be_mem/csr/n119 (net)                 1      10.8686              0.0000     0.9559 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1532    0.0178 &   0.9737 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.4814    0.2390     1.2128 r
  core/be/be_mem/csr/n1595 (net)               13      56.2958              0.0000     1.2128 r
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.4814    0.0197 &   1.2325 r
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2656    0.2039 @   1.4364 r
  core/be/be_mem/csr/n1543 (net)               24     141.9670              0.0000     1.4364 r
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2804    0.0285 @   1.4649 r
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1652    0.1135     1.5784 f
  core/be/be_mem/csr/n1552 (net)                4      17.6535              0.0000     1.5784 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1652    0.0003 &   1.5787 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1291    0.0734     1.6521 r
  core/be/be_mem/csr/n1825 (net)                3       8.5760              0.0000     1.6521 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1291    0.0000 &   1.6521 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0821    0.0638     1.7159 f
  core/be/be_mem/csr/n951 (net)                 2       4.6729              0.0000     1.7159 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0821    0.0000 &   1.7159 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0788    0.0480     1.7638 r
  core/be/be_mem/csr/n124 (net)                 1       4.1056              0.0000     1.7638 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0788    0.0000 &   1.7639 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1126    0.0816     1.8454 f
  core/be/be_mem/csr/n1286 (net)                4      13.1129              0.0000     1.8454 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1126    0.0001 &   1.8455 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0804    0.0525     1.8980 r
  core/be/be_mem/csr/n1295 (net)                1       3.0373              0.0000     1.8980 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0804    0.0050 &   1.9030 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1031     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8110              0.0000     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0061 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8110              0.0000     2.0061 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0061 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0802    0.0333     2.0394 r
  core/be/be_mem/n8 (net)                       1       8.1950              0.0000     2.0394 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0802    0.0001 &   2.0394 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0817    0.0552     2.0946 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.8671             0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0817   0.0028 &   2.0974 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0475   0.0713   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7524   0.0000   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0475   0.0001 &   2.1688 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0490   0.0681   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.4285   0.0000   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0490   0.0001 &   2.2370 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0442   0.0675   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.9792   0.0000   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0442   0.0000 &   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2203   0.0000   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3653 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0452   0.0669   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.4117   0.0000   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0452   0.0001 &   2.4322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0419   0.0657   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.0714   0.0000   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0419   0.0000 &   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0377   0.0605   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.2139   0.0000   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0377   0.0000 &   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6455   0.0000   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0422   0.0657   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1256   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.1256      0.0000     2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0422    0.0001 &   2.6901 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0520    0.0325     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.3744         0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0520    0.0000 &   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0327    0.0588     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.3399      0.0000     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.3399         0.0000     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.3399            0.0000     2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.3399   0.0000   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0327   0.0000 &   2.7813 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0529   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.0460   0.0000   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.0460   0.0000   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8343 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0985   0.0840   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.8738   0.0000   2.9183 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0985   0.0193 &   2.9376 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0444   0.0713   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.0566   0.0000   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.0566   0.0000   3.0088 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0444   0.0016 &   3.0105 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0567   0.0762   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.7080   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.7080        0.0000     3.0867 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0567    0.0013 &   3.0880 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0415    0.0618     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.2156        0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1498 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.2156              0.0000     3.1498 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0415    0.0001 &   3.1499 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1916    0.0637     3.2136 f
  core/be/be_mem/csr/n1115 (net)                4      14.8224              0.0000     3.2136 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1916    0.0001 &   3.2137 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0941    0.0544     3.2680 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4145              0.0000     3.2680 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0941    0.0001 &   3.2682 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1155    0.0598     3.3279 f
  core/be/be_mem/csr/n1202 (net)                3       7.3233              0.0000     3.3279 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1155    0.0000 &   3.3280 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0642    0.0385     3.3665 r
  core/be/be_mem/csr/n1204 (net)                1       4.0860              0.0000     3.3665 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0642    0.0000 &   3.3665 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0462     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1375              0.0000     3.4127 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1375              0.0000     3.4127 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4127 f
  core/be/trap_pkt[3] (net)                             5.1375              0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4127 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1375              0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4127 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1375              0.0000     3.4127 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4127 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0427    0.0844     3.4971 f
  core/be/be_checker/director/n218 (net)        1       6.7146              0.0000     3.4971 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0427    0.0001 &   3.4972 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1658    0.1369 @   3.6341 f
  core/be/be_checker/director/n308 (net)       42     359.1492              0.0000     3.6341 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1673    0.0024 @   3.6365 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2027    0.1117     3.7482 r
  core/be/be_checker/director/n106 (net)        4      32.0652              0.0000     3.7482 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2027    0.0044 &   3.7526 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1859    0.1889 @   3.9415 f
  core/be/be_checker/director/flush_o (net)     7      55.5368              0.0000     3.9415 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9415 f
  core/be/be_checker/flush_o (net)                     55.5368              0.0000     3.9415 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9415 f
  core/be/flush (net)                                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9415 f
  core/be/be_calculator/flush_i (net)                  55.5368              0.0000     3.9415 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1860    0.0160 @   3.9575 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0823    0.1140 @   4.0715 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.1653       0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.1653              0.0000     4.0715 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0823    0.0010 @   4.0725 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.3258    0.1558     4.2282 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.3248           0.0000     4.2282 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2282 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.3248              0.0000     4.2282 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2282 r
  core/be/mmu_cmd_v (net)                              35.3248              0.0000     4.2282 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2282 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.3248              0.0000     4.2282 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.3258    0.0339 &   4.2622 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1524    0.1843 @   4.4465 r
  core/be/be_mem/dcache_pkt_v (net)             2      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4465 r
  core/be/be_mem/dcache/v_i (net)                      39.8567              0.0000     4.4465 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1526    0.0296 @   4.4761 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2930    0.1711     4.6472 f
  core/be/be_mem/dcache/n664 (net)              9      46.7057              0.0000     4.6472 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.2930    0.0020 &   4.6492 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2298    0.1256     4.7748 r
  core/be/be_mem/dcache/n734 (net)             10      37.6665              0.0000     4.7748 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.2298    0.0006 &   4.7754 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0822    0.0542     4.8296 f
  core/be/be_mem/dcache/n733 (net)              1       2.5782              0.0000     4.8296 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0822    0.0000 &   4.8296 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1383    0.1210 @   4.9506 f
  core/be/be_mem/dcache/n911 (net)             13      84.2139              0.0000     4.9506 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1383    0.0023 @   4.9529 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0707    0.0416     4.9946 r
  core/be/be_mem/dcache/n912 (net)              1       4.3016              0.0000     4.9946 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0707    0.0000 &   4.9946 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1867    0.0954     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.5767           0.0000     5.0900 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.5767              0.0000     5.0900 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (net)                   14.5767              0.0000     5.0900 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (net)                   14.5767              0.0000     5.0900 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0900 f
  data_mem_pkt_ready_lo[1] (net)                       14.5767              0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0900 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.5767              0.0000     5.0900 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1867    0.0180 &   5.1080 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1956    0.0828     5.1907 r
  uce_1__uce/n19 (net)                          2       6.9219              0.0000     5.1907 r
  uce_1__uce/U52/INP (INVX0)                                      0.1956    0.0096 &   5.2003 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1114    0.0772     5.2775 f
  uce_1__uce/n36 (net)                          4      11.0650              0.0000     5.2775 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1114    0.0001 &   5.2775 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1026     5.3801 f
  uce_1__uce/cache_req_complete_o (net)         2       6.0992              0.0000     5.3801 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3802 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0713    0.0439     5.4240 r
  uce_1__uce/n106 (net)                         2       8.3098              0.0000     5.4240 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0713    0.0017 &   5.4257 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2927    0.2172 @   5.6429 f
  uce_1__uce/mem_resp_yumi_o (net)              3     105.7075              0.0000     5.6429 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6429 f
  mem_resp_yumi_lo[1] (net)                           105.7075              0.0000     5.6429 f
  U3127/IN4 (OA221X1)                                             0.2997    0.0461 @   5.6890 f
  U3127/Q (OA221X1)                                               0.0617    0.1193     5.8083 f
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8083 f
  mem_resp_yumi_o (out)                                           0.0617    0.0302 &   5.8385 f
  data arrival time                                                                    5.8385

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0615


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5739     0.5739
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.3342   0.0000   0.5739 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1948   0.2748 @   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  58.4914   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   58.4914              0.0000     0.8488 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (net)            58.4914              0.0000     0.8488 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.8488 r
  core/be/csr_cmd[76] (net)                            58.4914              0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr_cmd_i[76] (net)                   58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.8488 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               58.4914              0.0000     0.8488 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1948    0.0046 @   0.8534 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1532    0.1025     0.9559 f
  core/be/be_mem/csr/n119 (net)                 1      10.8686              0.0000     0.9559 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1532    0.0178 &   0.9737 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.4814    0.2390     1.2128 r
  core/be/be_mem/csr/n1595 (net)               13      56.2958              0.0000     1.2128 r
  core/be/be_mem/csr/icc_place123/INP (NBUFFX2)                   0.4814    0.0197 &   1.2325 r
  core/be/be_mem/csr/icc_place123/Z (NBUFFX2)                     0.2656    0.2039 @   1.4364 r
  core/be/be_mem/csr/n1543 (net)               24     141.9670              0.0000     1.4364 r
  core/be/be_mem/csr/icc_place124/INP (INVX0)                     0.2804    0.0285 @   1.4649 r
  core/be/be_mem/csr/icc_place124/ZN (INVX0)                      0.1652    0.1135     1.5784 f
  core/be/be_mem/csr/n1552 (net)                4      17.6535              0.0000     1.5784 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.1652    0.0003 &   1.5787 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1291    0.0734     1.6521 r
  core/be/be_mem/csr/n1825 (net)                3       8.5760              0.0000     1.6521 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1291    0.0000 &   1.6521 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0821    0.0638     1.7159 f
  core/be/be_mem/csr/n951 (net)                 2       4.6729              0.0000     1.7159 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0821    0.0000 &   1.7159 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0788    0.0480     1.7638 r
  core/be/be_mem/csr/n124 (net)                 1       4.1056              0.0000     1.7638 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0788    0.0000 &   1.7639 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1126    0.0816     1.8454 f
  core/be/be_mem/csr/n1286 (net)                4      13.1129              0.0000     1.8454 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X0)                          0.1126    0.0001 &   1.8455 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0804    0.0525     1.8980 r
  core/be/be_mem/csr/n1295 (net)                1       3.0373              0.0000     1.8980 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0804    0.0050 &   1.9030 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1031     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8110              0.0000     2.0061 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0061 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8110              0.0000     2.0061 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0061 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0802    0.0333     2.0394 r
  core/be/be_mem/n8 (net)                       1       8.1950              0.0000     2.0394 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0802    0.0001 &   2.0394 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0817    0.0552     2.0946 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0946 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.8671              0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.8671             0.0000     2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.8671   0.0000   2.0946 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0817   0.0028 &   2.0974 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0475   0.0713   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7524   0.0000   2.1687 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0475   0.0001 &   2.1688 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0490   0.0681   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.4285   0.0000   2.2369 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0490   0.0001 &   2.2370 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0442   0.0675   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.9792   0.0000   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0442   0.0000 &   2.3045 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2203   0.0000   2.3652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3653 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0452   0.0669   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.4117   0.0000   2.4321 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0452   0.0001 &   2.4322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0419   0.0657   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.0714   0.0000   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0419   0.0000 &   2.4979 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0377   0.0605   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.2139   0.0000   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0377   0.0000 &   2.5584 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6455   0.0000   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6243 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0422   0.0657   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1256   0.0000   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0422   0.0000 &   2.6900 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0287   0.0555   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.6198   0.0000   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.6198      0.0000     2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0287    0.0000 &   2.7456 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0299    0.0519     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2807      0.0000     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2807         0.0000     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2807            0.0000     2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2807   0.0000   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0299   0.0000 &   2.7975 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0499   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8528   0.0000   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8528   0.0000   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8474 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0869   0.0873   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  27.6807   0.0000   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  27.6807   0.0000   2.9347 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0869   0.0150 &   2.9496 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0409   0.0672   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.8590   0.0000   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.8590   0.0000   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0409   0.0014 &   3.0183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0507   0.0763   3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.2987   0.0000   3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.2987        0.0000     3.0945 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0507    0.0010 &   3.0955 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0377    0.0610     3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   7.1516        0.0000     3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     7.1516              0.0000     3.1565 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1565 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         7.1516              0.0000     3.1565 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0377    0.0001 &   3.1566 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2382    0.0631     3.2198 r
  core/be/be_mem/csr/n1115 (net)                4      15.0671              0.0000     3.2198 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2382    0.0001 &   3.2199 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0969    0.0604     3.2802 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.1963              0.0000     3.2802 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0969    0.0001 &   3.2803 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1112    0.0593     3.3397 r
  core/be/be_mem/csr/n1202 (net)                3       7.4042              0.0000     3.3397 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1112    0.0000 &   3.3397 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0556    0.0390     3.3787 f
  core/be/be_mem/csr/n1204 (net)                1       3.9986              0.0000     3.3787 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0556    0.0000 &   3.3788 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0969    0.0440     3.4228 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2381              0.0000     3.4228 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4228 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2381              0.0000     3.4228 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4228 r
  core/be/trap_pkt[3] (net)                             5.2381              0.0000     3.4228 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4228 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2381              0.0000     3.4228 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4228 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2381              0.0000     3.4228 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0969    0.0000 &   3.4228 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0485    0.0930     3.5159 r
  core/be/be_checker/director/n218 (net)        1       6.8169              0.0000     3.5159 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0485    0.0001 &   3.5159 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1755    0.1387 @   3.6547 r
  core/be/be_checker/director/n308 (net)       42     362.6578              0.0000     3.6547 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1770    0.0024 @   3.6571 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2025    0.1186     3.7757 f
  core/be/be_checker/director/n106 (net)        4      31.8495              0.0000     3.7757 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2025    0.0042 &   3.7799 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1827    0.1877 @   3.9676 r
  core/be/be_checker/director/flush_o (net)     7      56.2195              0.0000     3.9676 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9676 r
  core/be/be_checker/flush_o (net)                     56.2195              0.0000     3.9676 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9676 r
  core/be/flush (net)                                  56.2195              0.0000     3.9676 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9676 r
  core/be/be_calculator/flush_i (net)                  56.2195              0.0000     3.9676 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1828    0.0163 @   3.9838 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0904    0.1216 @   4.1055 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  46.5438       0.0000     4.1055 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1055 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      46.5438              0.0000     4.1055 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0905    0.0023 @   4.1078 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.2551    0.1542     4.2620 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.1828           0.0000     4.2620 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2620 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.1828              0.0000     4.2620 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2620 f
  core/be/mmu_cmd_v (net)                              35.1828              0.0000     4.2620 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2620 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.1828              0.0000     4.2620 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2551    0.0237 &   4.2857 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1465    0.1641 @   4.4498 f
  core/be/be_mem/dcache_pkt_v (net)             2      39.7741              0.0000     4.4498 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4498 f
  core/be/be_mem/dcache/v_i (net)                      39.7741              0.0000     4.4498 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1467    0.0293 @   4.4791 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3163    0.1803     4.6594 r
  core/be/be_mem/dcache/n664 (net)              9      47.2231              0.0000     4.6594 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.3163    0.0020 &   4.6614 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1904    0.1333     4.7946 f
  core/be/be_mem/dcache/n734 (net)             10      37.3813              0.0000     4.7946 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1904    0.0006 &   4.7952 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0877    0.0450     4.8402 r
  core/be/be_mem/dcache/n733 (net)              1       2.6374              0.0000     4.8402 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0877    0.0000 &   4.8402 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1449    0.1200 @   4.9602 r
  core/be/be_mem/dcache/n911 (net)             13      84.4732              0.0000     4.9602 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1450    0.0025 @   4.9627 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0648    0.0433     5.0060 f
  core/be/be_mem/dcache/n912 (net)              1       4.1991              0.0000     5.0060 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0648    0.0000 &   5.0060 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1964    0.0951     5.1012 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.7694           0.0000     5.1012 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1012 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.7694              0.0000     5.1012 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1012 r
  core/be/data_mem_pkt_ready_o (net)                   14.7694              0.0000     5.1012 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1012 r
  core/data_mem_pkt_ready_o[1] (net)                   14.7694              0.0000     5.1012 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1012 r
  data_mem_pkt_ready_lo[1] (net)                       14.7694              0.0000     5.1012 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1012 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.7694              0.0000     5.1012 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1964    0.0202 &   5.1214 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1926    0.0719     5.1933 f
  uce_1__uce/n19 (net)                          2       6.8389              0.0000     5.1933 f
  uce_1__uce/U52/INP (INVX0)                                      0.1926    0.0075 &   5.2008 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1241    0.0752     5.2760 r
  uce_1__uce/n36 (net)                          4      11.1752              0.0000     5.2760 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1241    0.0001 &   5.2760 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0865     5.3626 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2276              0.0000     5.3626 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3626 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0604    0.0450     5.4076 f
  uce_1__uce/n106 (net)                         2       8.2484              0.0000     5.4076 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0604    0.0014 &   5.4089 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3449    0.2264 @   5.6353 r
  uce_1__uce/mem_resp_yumi_o (net)              3     105.8137              0.0000     5.6353 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6353 r
  mem_resp_yumi_lo[1] (net)                           105.8137              0.0000     5.6353 r
  U3127/IN4 (OA221X1)                                             0.3498    0.0501 @   5.6854 r
  U3127/Q (OA221X1)                                               0.0586    0.1232     5.8086 r
  mem_resp_yumi_o (net)                         1       3.2685              0.0000     5.8086 r
  mem_resp_yumi_o (out)                                           0.0586    0.0287 &   5.8373 r
  data arrival time                                                                    5.8373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1853    0.2108 @   1.4788 r
  n2646 (net)                                   1      48.2619              0.0000     1.4788 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4992 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6748 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6748 r
  U1990/IN4 (NOR4X0)                                              0.3238    0.1141 @   1.7888 r
  U1990/QN (NOR4X0)                                               0.1889    0.1199     1.9088 f
  n36 (net)                                     1       3.5720              0.0000     1.9088 f
  U1991/IN3 (NAND4X0)                                             0.1889    0.0000 &   1.9088 f
  U1991/QN (NAND4X0)                                              0.1736    0.0635     1.9723 r
  n39 (net)                                     1       3.8220              0.0000     1.9723 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9723 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0734 f
  n238 (net)                                    2       6.6228              0.0000     2.0734 f
  U1995/IN1 (NAND2X0)                                             0.1839    0.0000 &   2.0734 f
  U1995/QN (NAND2X0)                                              0.1650    0.1026     2.1760 r
  n236 (net)                                    2      12.2667              0.0000     2.1760 r
  U3122/IN2 (NOR2X0)                                              0.1650    0.0003 &   2.1763 r
  U3122/QN (NOR2X0)                                               0.3540    0.2196     2.3958 f
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.3958 f
  io_cmd_v_o (out)                                                0.3540    0.0434 &   2.4392 f
  data arrival time                                                                    2.4392

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.4392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.4608


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1853    0.2133 @   1.4773 r
  n2646 (net)                                   1      48.2619              0.0000     1.4773 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4977 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6732 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6732 r
  U1990/IN4 (NOR4X0)                                              0.3238    0.1141 @   1.7873 r
  U1990/QN (NOR4X0)                                               0.1889    0.1199     1.9072 f
  n36 (net)                                     1       3.5720              0.0000     1.9072 f
  U1991/IN3 (NAND4X0)                                             0.1889    0.0000 &   1.9073 f
  U1991/QN (NAND4X0)                                              0.1736    0.0635     1.9707 r
  n39 (net)                                     1       3.8220              0.0000     1.9707 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9707 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0719 f
  n238 (net)                                    2       6.6228              0.0000     2.0719 f
  U1995/IN1 (NAND2X0)                                             0.1839    0.0000 &   2.0719 f
  U1995/QN (NAND2X0)                                              0.1650    0.1026     2.1745 r
  n236 (net)                                    2      12.2667              0.0000     2.1745 r
  U3122/IN2 (NOR2X0)                                              0.1650    0.0003 &   2.1748 r
  U3122/QN (NOR2X0)                                               0.3540    0.2196     2.3943 f
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.3943 f
  io_cmd_v_o (out)                                                0.3540    0.0434 &   2.4377 f
  data arrival time                                                                    2.4377

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.4377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.4623


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2646    0.2435 @   1.5109 r
  n2645 (net)                                   1      74.7694              0.0000     1.5109 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5476 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7325 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7325 r
  U1989/IN1 (NOR4X0)                                              0.2827    0.0380 @   1.7705 r
  U1989/QN (NOR4X0)                                               0.1846    0.0795     1.8500 f
  n37 (net)                                     1       4.1827              0.0000     1.8500 f
  U1991/IN2 (NAND4X0)                                             0.1846    0.0000 &   1.8500 f
  U1991/QN (NAND4X0)                                              0.1736    0.0642     1.9142 r
  n39 (net)                                     1       3.8220              0.0000     1.9142 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9142 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0153 f
  n238 (net)                                    2       6.6228              0.0000     2.0153 f
  U1995/IN1 (NAND2X0)                                             0.1839    0.0000 &   2.0153 f
  U1995/QN (NAND2X0)                                              0.1650    0.1026     2.1179 r
  n236 (net)                                    2      12.2667              0.0000     2.1179 r
  U3122/IN2 (NOR2X0)                                              0.1650    0.0003 &   2.1182 r
  U3122/QN (NOR2X0)                                               0.3540    0.2196     2.3378 f
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.3378 f
  io_cmd_v_o (out)                                                0.3540    0.0434 &   2.3811 f
  data arrival time                                                                    2.3811

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5189


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2646    0.2461 @   1.5095 r
  n2645 (net)                                   1      74.7694              0.0000     1.5095 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5462 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7311 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7311 r
  U1989/IN1 (NOR4X0)                                              0.2827    0.0380 @   1.7690 r
  U1989/QN (NOR4X0)                                               0.1846    0.0795     1.8485 f
  n37 (net)                                     1       4.1827              0.0000     1.8485 f
  U1991/IN2 (NAND4X0)                                             0.1846    0.0000 &   1.8486 f
  U1991/QN (NAND4X0)                                              0.1736    0.0642     1.9127 r
  n39 (net)                                     1       3.8220              0.0000     1.9127 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9127 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0139 f
  n238 (net)                                    2       6.6228              0.0000     2.0139 f
  U1995/IN1 (NAND2X0)                                             0.1839    0.0000 &   2.0139 f
  U1995/QN (NAND2X0)                                              0.1650    0.1026     2.1165 r
  n236 (net)                                    2      12.2667              0.0000     2.1165 r
  U3122/IN2 (NOR2X0)                                              0.1650    0.0003 &   2.1167 r
  U3122/QN (NOR2X0)                                               0.3540    0.2196     2.3363 f
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.3363 f
  io_cmd_v_o (out)                                                0.3540    0.0434 &   2.3797 f
  data arrival time                                                                    2.3797

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5203


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1755    0.1782 @   1.4462 f
  n2646 (net)                                   1      48.2027              0.0000     1.4462 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4662 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6409 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6409 f
  U1990/IN4 (NOR4X0)                                              0.3135    0.1089 @   1.7499 f
  U1990/QN (NOR4X0)                                               0.1881    0.0750     1.8248 r
  n36 (net)                                     1       3.6924              0.0000     1.8248 r
  U1991/IN3 (NAND4X0)                                             0.1881    0.0000 &   1.8249 r
  U1991/QN (NAND4X0)                                              0.1505    0.0525     1.8774 f
  n39 (net)                                     1       3.7373              0.0000     1.8774 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8774 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9466 r
  n238 (net)                                    2       6.7397              0.0000     1.9466 r
  U1995/IN1 (NAND2X0)                                             0.2050    0.0000 &   1.9467 r
  U1995/QN (NAND2X0)                                              0.1655    0.1108     2.0574 f
  n236 (net)                                    2      12.1261              0.0000     2.0574 f
  U3122/IN2 (NOR2X0)                                              0.1655    0.0003 &   2.0577 f
  U3122/QN (NOR2X0)                                               0.4603    0.2168     2.2745 r
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.2745 r
  io_cmd_v_o (out)                                                0.4603    0.0593 &   2.3338 r
  data arrival time                                                                    2.3338

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5662


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1857 r
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (net)         353.7080              0.0000     1.1857 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1857 r
  mem_arbiter/enc/i[1] (net)                          353.7080              0.0000     1.1857 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1857 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             353.7080              0.0000     1.1857 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.6282    0.0742 @   1.2598 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0528    0.1498     1.4096 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.7278              0.0000     1.4096 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.4096 r
  mem_arbiter/enc/scan_lo_0_ (net)                      2.7278              0.0000     1.4096 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0528    0.0000 &   1.4097 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0384    0.0297     1.4394 f
  mem_arbiter/enc/n1 (net)                      1       3.5818              0.0000     1.4394 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0384    0.0000 &   1.4394 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1631    0.0331     1.4725 r
  mem_arbiter/enc/o[0] (net)                    1       3.2543              0.0000     1.4725 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.4725 r
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2543              0.0000     1.4725 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1631    0.0033 &   1.4758 r
  mem_arbiter/U2/Q (AND2X1)                                       0.1186    0.1147     1.5905 r
  mem_arbiter/grants_o[0] (net)                 2      30.7808              0.0000     1.5905 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.5905 r
  fifo_yumi_li[0] (net)                                30.7808              0.0000     1.5905 r
  U1993/IN2 (NOR2X1)                                              0.1186    0.0134 &   1.6039 r
  U1993/QN (NOR2X1)                                               0.4375    0.2476 @   1.8515 f
  n237 (net)                                    2      87.3818              0.0000     1.8515 f
  U1994/INP (INVX0)                                               0.4397    0.0711 @   1.9226 f
  U1994/ZN (INVX0)                                                0.1141    0.0470     1.9696 r
  n40 (net)                                     1       2.5761              0.0000     1.9696 r
  U1995/IN2 (NAND2X0)                                             0.1141    0.0000 &   1.9696 r
  U1995/QN (NAND2X0)                                              0.1655    0.0869     2.0565 f
  n236 (net)                                    2      12.1261              0.0000     2.0565 f
  U3122/IN2 (NOR2X0)                                              0.1655    0.0003 &   2.0568 f
  U3122/QN (NOR2X0)                                               0.4603    0.2168     2.2736 r
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.2736 r
  io_cmd_v_o (out)                                                0.4603    0.0593 &   2.3328 r
  data arrival time                                                                    2.3328

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5672


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1755    0.1791 @   1.4430 f
  n2646 (net)                                   1      48.2027              0.0000     1.4430 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4630 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6377 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6377 f
  U1990/IN4 (NOR4X0)                                              0.3135    0.1089 @   1.7467 f
  U1990/QN (NOR4X0)                                               0.1881    0.0750     1.8216 r
  n36 (net)                                     1       3.6924              0.0000     1.8216 r
  U1991/IN3 (NAND4X0)                                             0.1881    0.0000 &   1.8216 r
  U1991/QN (NAND4X0)                                              0.1505    0.0525     1.8742 f
  n39 (net)                                     1       3.7373              0.0000     1.8742 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8742 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9434 r
  n238 (net)                                    2       6.7397              0.0000     1.9434 r
  U1995/IN1 (NAND2X0)                                             0.2050    0.0000 &   1.9434 r
  U1995/QN (NAND2X0)                                              0.1655    0.1108     2.0542 f
  n236 (net)                                    2      12.1261              0.0000     2.0542 f
  U3122/IN2 (NOR2X0)                                              0.1655    0.0003 &   2.0545 f
  U3122/QN (NOR2X0)                                               0.4603    0.2168     2.2713 r
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.2713 r
  io_cmd_v_o (out)                                                0.4603    0.0593 &   2.3306 r
  data arrival time                                                                    2.3306

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5694


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2549    0.2143 @   1.4817 f
  n2645 (net)                                   1      74.7103              0.0000     1.4817 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5172 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6961 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6961 f
  U1989/IN1 (NOR4X0)                                              0.2723    0.0370 @   1.7332 f
  U1989/QN (NOR4X0)                                               0.1911    0.0808     1.8139 r
  n37 (net)                                     1       4.1907              0.0000     1.8139 r
  U1991/IN2 (NAND4X0)                                             0.1911    0.0000 &   1.8140 r
  U1991/QN (NAND4X0)                                              0.1505    0.0539     1.8678 f
  n39 (net)                                     1       3.7373              0.0000     1.8678 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8679 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9371 r
  n238 (net)                                    2       6.7397              0.0000     1.9371 r
  U1995/IN1 (NAND2X0)                                             0.2050    0.0000 &   1.9371 r
  U1995/QN (NAND2X0)                                              0.1655    0.1108     2.0479 f
  n236 (net)                                    2      12.1261              0.0000     2.0479 f
  U3122/IN2 (NOR2X0)                                              0.1655    0.0003 &   2.0482 f
  U3122/QN (NOR2X0)                                               0.4603    0.2168     2.2649 r
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.2649 r
  io_cmd_v_o (out)                                                0.4603    0.0593 &   2.3242 r
  data arrival time                                                                    2.3242

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5758


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2549    0.2152 @   1.4786 f
  n2645 (net)                                   1      74.7103              0.0000     1.4786 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5141 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6930 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6930 f
  U1989/IN1 (NOR4X0)                                              0.2723    0.0370 @   1.7301 f
  U1989/QN (NOR4X0)                                               0.1911    0.0808     1.8108 r
  n37 (net)                                     1       4.1907              0.0000     1.8108 r
  U1991/IN2 (NAND4X0)                                             0.1911    0.0000 &   1.8108 r
  U1991/QN (NAND4X0)                                              0.1505    0.0539     1.8647 f
  n39 (net)                                     1       3.7373              0.0000     1.8647 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8647 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9339 r
  n238 (net)                                    2       6.7397              0.0000     1.9339 r
  U1995/IN1 (NAND2X0)                                             0.2050    0.0000 &   1.9340 r
  U1995/QN (NAND2X0)                                              0.1655    0.1108     2.0448 f
  n236 (net)                                    2      12.1261              0.0000     2.0448 f
  U3122/IN2 (NOR2X0)                                              0.1655    0.0003 &   2.0450 f
  U3122/QN (NOR2X0)                                               0.4603    0.2168     2.2618 r
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.2618 r
  io_cmd_v_o (out)                                                0.4603    0.0593 &   2.3211 r
  data arrival time                                                                    2.3211

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5789


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1910 f
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (net)         349.3519              0.0000     1.1910 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1910 f
  mem_arbiter/enc/i[1] (net)                          349.3519              0.0000     1.1910 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1910 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             349.3519              0.0000     1.1910 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.6026    0.0729 @   1.2639 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0451    0.0663     1.3302 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.6964              0.0000     1.3302 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.3302 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.6964              0.0000     1.3302 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0451    0.0000 &   1.3302 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0434    0.0279     1.3581 r
  mem_arbiter/enc/n1 (net)                      1       3.6693              0.0000     1.3581 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0434    0.0000 &   1.3581 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1931    0.0345     1.3926 f
  mem_arbiter/enc/o[0] (net)                    1       3.2069              0.0000     1.3926 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3926 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2069              0.0000     1.3926 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1931    0.0040 &   1.3966 f
  mem_arbiter/U2/Q (AND2X1)                                       0.1161    0.1320     1.5286 f
  mem_arbiter/grants_o[0] (net)                 2      30.5984              0.0000     1.5286 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.5286 f
  fifo_yumi_li[0] (net)                                30.5984              0.0000     1.5286 f
  U1993/IN2 (NOR2X1)                                              0.1161    0.0125 &   1.5411 f
  U1993/QN (NOR2X1)                                               0.5630    0.2454 @   1.7865 r
  n237 (net)                                    2      87.4835              0.0000     1.7865 r
  U1994/INP (INVX0)                                               0.5647    0.0915 @   1.8780 r
  U1994/ZN (INVX0)                                                0.1384    0.0552     1.9332 f
  n40 (net)                                     1       2.5334              0.0000     1.9332 f
  U1995/IN2 (NAND2X0)                                             0.1384    0.0000 &   1.9332 f
  U1995/QN (NAND2X0)                                              0.1650    0.0986     2.0319 r
  n236 (net)                                    2      12.2667              0.0000     2.0319 r
  U3122/IN2 (NOR2X0)                                              0.1650    0.0003 &   2.0321 r
  U3122/QN (NOR2X0)                                               0.3540    0.2196     2.2517 f
  io_cmd_v_o (net)                              1      49.6364              0.0000     2.2517 f
  io_cmd_v_o (out)                                                0.3540    0.0434 &   2.2951 f
  data arrival time                                                                    2.2951

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6049


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1853    0.2108 @   1.4788 r
  n2646 (net)                                   1      48.2619              0.0000     1.4788 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4992 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6748 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6748 r
  U1990/IN4 (NOR4X0)                                              0.3238    0.1141 @   1.7888 r
  U1990/QN (NOR4X0)                                               0.1889    0.1199     1.9088 f
  n36 (net)                                     1       3.5720              0.0000     1.9088 f
  U1991/IN3 (NAND4X0)                                             0.1889    0.0000 &   1.9088 f
  U1991/QN (NAND4X0)                                              0.1736    0.0635     1.9723 r
  n39 (net)                                     1       3.8220              0.0000     1.9723 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9723 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0734 f
  n238 (net)                                    2       6.6228              0.0000     2.0734 f
  U3123/IN1 (NOR2X0)                                              0.1839    0.0001 &   2.0734 f
  U3123/QN (NOR2X0)                                               0.1723    0.0754     2.1488 r
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.1488 r
  mem_cmd_v_o (out)                                               0.1723    0.0223 &   2.1711 r
  data arrival time                                                                    2.1711

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1853    0.2133 @   1.4773 r
  n2646 (net)                                   1      48.2619              0.0000     1.4773 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4977 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6732 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6732 r
  U1990/IN4 (NOR4X0)                                              0.3238    0.1141 @   1.7873 r
  U1990/QN (NOR4X0)                                               0.1889    0.1199     1.9072 f
  n36 (net)                                     1       3.5720              0.0000     1.9072 f
  U1991/IN3 (NAND4X0)                                             0.1889    0.0000 &   1.9073 f
  U1991/QN (NAND4X0)                                              0.1736    0.0635     1.9707 r
  n39 (net)                                     1       3.8220              0.0000     1.9707 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9707 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0719 f
  n238 (net)                                    2       6.6228              0.0000     2.0719 f
  U3123/IN1 (NOR2X0)                                              0.1839    0.0001 &   2.0719 f
  U3123/QN (NOR2X0)                                               0.1723    0.0754     2.1473 r
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.1473 r
  mem_cmd_v_o (out)                                               0.1723    0.0223 &   2.1696 r
  data arrival time                                                                    2.1696

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7304


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2646    0.2435 @   1.5109 r
  n2645 (net)                                   1      74.7694              0.0000     1.5109 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5476 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7325 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7325 r
  U1989/IN1 (NOR4X0)                                              0.2827    0.0380 @   1.7705 r
  U1989/QN (NOR4X0)                                               0.1846    0.0795     1.8500 f
  n37 (net)                                     1       4.1827              0.0000     1.8500 f
  U1991/IN2 (NAND4X0)                                             0.1846    0.0000 &   1.8500 f
  U1991/QN (NAND4X0)                                              0.1736    0.0642     1.9142 r
  n39 (net)                                     1       3.8220              0.0000     1.9142 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9142 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0153 f
  n238 (net)                                    2       6.6228              0.0000     2.0153 f
  U3123/IN1 (NOR2X0)                                              0.1839    0.0001 &   2.0154 f
  U3123/QN (NOR2X0)                                               0.1723    0.0754     2.0907 r
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0907 r
  mem_cmd_v_o (out)                                               0.1723    0.0223 &   2.1131 r
  data arrival time                                                                    2.1131

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7869


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2646    0.2461 @   1.5095 r
  n2645 (net)                                   1      74.7694              0.0000     1.5095 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5462 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7311 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7311 r
  U1989/IN1 (NOR4X0)                                              0.2827    0.0380 @   1.7690 r
  U1989/QN (NOR4X0)                                               0.1846    0.0795     1.8485 f
  n37 (net)                                     1       4.1827              0.0000     1.8485 f
  U1991/IN2 (NAND4X0)                                             0.1846    0.0000 &   1.8486 f
  U1991/QN (NAND4X0)                                              0.1736    0.0642     1.9127 r
  n39 (net)                                     1       3.8220              0.0000     1.9127 r
  U1992/IN3 (NOR3X0)                                              0.1736    0.0000 &   1.9127 r
  U1992/QN (NOR3X0)                                               0.1839    0.1011     2.0139 f
  n238 (net)                                    2       6.6228              0.0000     2.0139 f
  U3123/IN1 (NOR2X0)                                              0.1839    0.0001 &   2.0139 f
  U3123/QN (NOR2X0)                                               0.1723    0.0754     2.0893 r
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0893 r
  mem_cmd_v_o (out)                                               0.1723    0.0223 &   2.1116 r
  data arrival time                                                                    2.1116

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7884


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1755    0.1782 @   1.4462 f
  n2646 (net)                                   1      48.2027              0.0000     1.4462 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4662 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6409 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6409 f
  U1990/IN4 (NOR4X0)                                              0.3135    0.1089 @   1.7499 f
  U1990/QN (NOR4X0)                                               0.1881    0.0750     1.8248 r
  n36 (net)                                     1       3.6924              0.0000     1.8248 r
  U1991/IN3 (NAND4X0)                                             0.1881    0.0000 &   1.8249 r
  U1991/QN (NAND4X0)                                              0.1505    0.0525     1.8774 f
  n39 (net)                                     1       3.7373              0.0000     1.8774 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8774 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9466 r
  n238 (net)                                    2       6.7397              0.0000     1.9466 r
  U3123/IN1 (NOR2X0)                                              0.2050    0.0001 &   1.9467 r
  U3123/QN (NOR2X0)                                               0.2165    0.0823     2.0290 f
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0290 f
  mem_cmd_v_o (out)                                               0.2165    0.0290 &   2.0580 f
  data arrival time                                                                    2.0580

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8420


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1755    0.1791 @   1.4430 f
  n2646 (net)                                   1      48.2027              0.0000     1.4430 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4630 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6377 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6377 f
  U1990/IN4 (NOR4X0)                                              0.3135    0.1089 @   1.7467 f
  U1990/QN (NOR4X0)                                               0.1881    0.0750     1.8216 r
  n36 (net)                                     1       3.6924              0.0000     1.8216 r
  U1991/IN3 (NAND4X0)                                             0.1881    0.0000 &   1.8216 r
  U1991/QN (NAND4X0)                                              0.1505    0.0525     1.8742 f
  n39 (net)                                     1       3.7373              0.0000     1.8742 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8742 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9434 r
  n238 (net)                                    2       6.7397              0.0000     1.9434 r
  U3123/IN1 (NOR2X0)                                              0.2050    0.0001 &   1.9435 r
  U3123/QN (NOR2X0)                                               0.2165    0.0823     2.0258 f
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0258 f
  mem_cmd_v_o (out)                                               0.2165    0.0290 &   2.0547 f
  data arrival time                                                                    2.0547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8453


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2549    0.2143 @   1.4817 f
  n2645 (net)                                   1      74.7103              0.0000     1.4817 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5172 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6961 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6961 f
  U1989/IN1 (NOR4X0)                                              0.2723    0.0370 @   1.7332 f
  U1989/QN (NOR4X0)                                               0.1911    0.0808     1.8139 r
  n37 (net)                                     1       4.1907              0.0000     1.8139 r
  U1991/IN2 (NAND4X0)                                             0.1911    0.0000 &   1.8140 r
  U1991/QN (NAND4X0)                                              0.1505    0.0539     1.8678 f
  n39 (net)                                     1       3.7373              0.0000     1.8678 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8679 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9371 r
  n238 (net)                                    2       6.7397              0.0000     1.9371 r
  U3123/IN1 (NOR2X0)                                              0.2050    0.0001 &   1.9371 r
  U3123/QN (NOR2X0)                                               0.2165    0.0823     2.0195 f
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0195 f
  mem_cmd_v_o (out)                                               0.2165    0.0290 &   2.0484 f
  data arrival time                                                                    2.0484

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8516


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1910 f
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (net)         349.3519              0.0000     1.1910 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1910 f
  mem_arbiter/enc/i[1] (net)                          349.3519              0.0000     1.1910 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1910 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             349.3519              0.0000     1.1910 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.6026    0.0729 @   1.2639 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0451    0.0663     1.3302 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.6964              0.0000     1.3302 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.3302 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.6964              0.0000     1.3302 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0451    0.0000 &   1.3302 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0434    0.0279     1.3581 r
  mem_arbiter/enc/n1 (net)                      1       3.6693              0.0000     1.3581 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0434    0.0000 &   1.3581 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1931    0.0345     1.3926 f
  mem_arbiter/enc/o[0] (net)                    1       3.2069              0.0000     1.3926 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3926 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.2069              0.0000     1.3926 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1931    0.0040 &   1.3966 f
  mem_arbiter/U2/Q (AND2X1)                                       0.1161    0.1320     1.5286 f
  mem_arbiter/grants_o[0] (net)                 2      30.5984              0.0000     1.5286 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.5286 f
  fifo_yumi_li[0] (net)                                30.5984              0.0000     1.5286 f
  U1993/IN2 (NOR2X1)                                              0.1161    0.0125 &   1.5411 f
  U1993/QN (NOR2X1)                                               0.5630    0.2454 @   1.7865 r
  n237 (net)                                    2      87.4835              0.0000     1.7865 r
  U3123/IN2 (NOR2X0)                                              0.5647    0.0915 @   1.8780 r
  U3123/QN (NOR2X0)                                               0.2165    0.1388     2.0168 f
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0168 f
  mem_cmd_v_o (out)                                               0.2165    0.0290 &   2.0458 f
  data arrival time                                                                    2.0458

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8542


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2549    0.2152 @   1.4786 f
  n2645 (net)                                   1      74.7103              0.0000     1.4786 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5141 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6930 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6930 f
  U1989/IN1 (NOR4X0)                                              0.2723    0.0370 @   1.7301 f
  U1989/QN (NOR4X0)                                               0.1911    0.0808     1.8108 r
  n37 (net)                                     1       4.1907              0.0000     1.8108 r
  U1991/IN2 (NAND4X0)                                             0.1911    0.0000 &   1.8108 r
  U1991/QN (NAND4X0)                                              0.1505    0.0539     1.8647 f
  n39 (net)                                     1       3.7373              0.0000     1.8647 f
  U1992/IN3 (NOR3X0)                                              0.1505    0.0000 &   1.8647 f
  U1992/QN (NOR3X0)                                               0.2050    0.0692     1.9339 r
  n238 (net)                                    2       6.7397              0.0000     1.9339 r
  U3123/IN1 (NOR2X0)                                              0.2050    0.0001 &   1.9340 r
  U3123/QN (NOR2X0)                                               0.2165    0.0823     2.0163 f
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0163 f
  mem_cmd_v_o (out)                                               0.2165    0.0290 &   2.0453 f
  data arrival time                                                                    2.0453

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8547


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1910 f
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (net)         349.3519              0.0000     1.1910 f
  mem_arbiter/U1/IN2 (AND2X1)                                     0.6026    0.0729 @   1.2639 f
  mem_arbiter/U1/Q (AND2X1)                                       0.2250    0.2243 @   1.4883 f
  mem_arbiter/grants_o[1] (net)                 2      64.4581              0.0000     1.4883 f
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4883 f
  fifo_yumi_li[1] (net)                                64.4581              0.0000     1.4883 f
  U1993/IN1 (NOR2X1)                                              0.2252    0.0230 @   1.5112 f
  U1993/QN (NOR2X1)                                               0.5630    0.2737 @   1.7849 r
  n237 (net)                                    2      87.4835              0.0000     1.7849 r
  U3123/IN2 (NOR2X0)                                              0.5647    0.0915 @   1.8764 r
  U3123/QN (NOR2X0)                                               0.2165    0.1388     2.0152 f
  mem_cmd_v_o (net)                             1       8.5515              0.0000     2.0152 f
  mem_cmd_v_o (out)                                               0.2165    0.0290 &   2.0442 f
  data arrival time                                                                    2.0442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1804/S (MUX21X1)                                               0.6028    0.0720 @   1.2630 f
  U1804/Q (MUX21X1)                                               0.5037    0.3309 @   1.5939 r
  io_cmd_o[24] (net)                            5     149.6653              0.0000     1.5939 r
  U1805/INP (NBUFFX2)                                             0.5153    0.1654 @   1.7593 r
  U1805/Z (NBUFFX2)                                               0.0832    0.1432 @   1.9025 r
  mem_cmd_o[24] (net)                           1      27.2764              0.0000     1.9025 r
  mem_cmd_o[24] (out)                                             0.0834    0.0095 @   1.9119 r
  data arrival time                                                                    1.9119

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9881


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1804/S (MUX21X1)                                               0.6285    0.0732 @   1.2589 r
  U1804/Q (MUX21X1)                                               0.5037    0.3336 @   1.5925 r
  io_cmd_o[24] (net)                            5     149.6653              0.0000     1.5925 r
  U1805/INP (NBUFFX2)                                             0.5153    0.1654 @   1.7579 r
  U1805/Z (NBUFFX2)                                               0.0832    0.1432 @   1.9011 r
  mem_cmd_o[24] (net)                           1      27.2764              0.0000     1.9011 r
  mem_cmd_o[24] (out)                                             0.0834    0.0095 @   1.9105 r
  data arrival time                                                                    1.9105

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9895


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1853    0.2108 @   1.4788 r
  n2646 (net)                                   1      48.2619              0.0000     1.4788 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4992 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6748 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6748 r
  icc_place1980/INP (NBUFFX2)                                     0.3258    0.1241 @   1.7989 r
  icc_place1980/Z (NBUFFX2)                                       0.0413    0.0966     1.8955 r
  io_cmd_o[35] (net)                            1       2.9211              0.0000     1.8955 r
  io_cmd_o[35] (out)                                              0.0413    0.0000 &   1.8955 r
  data arrival time                                                                    1.8955

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0045


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1853    0.2133 @   1.4773 r
  n2646 (net)                                   1      48.2619              0.0000     1.4773 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4977 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6732 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6732 r
  icc_place1980/INP (NBUFFX2)                                     0.3258    0.1241 @   1.7974 r
  icc_place1980/Z (NBUFFX2)                                       0.0413    0.0966     1.8939 r
  io_cmd_o[35] (net)                            1       2.9211              0.0000     1.8939 r
  io_cmd_o[35] (out)                                              0.0413    0.0000 &   1.8940 r
  data arrival time                                                                    1.8940

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0060


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1806/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1806/Q (MUX21X1)                                               0.2535    0.2397 @   1.5073 r
  n2648 (net)                                   1      71.5543              0.0000     1.5073 r
  icc_place1899/INP (NBUFFX2)                                     0.2558    0.0272 @   1.5345 r
  icc_place1899/Z (NBUFFX2)                                       0.2936    0.1927 @   1.7272 r
  mem_cmd_o[25] (net)                           6     168.4145              0.0000     1.7272 r
  icc_place1982/INP (NBUFFX2)                                     0.3039    0.0538 @   1.7810 r
  icc_place1982/Z (NBUFFX2)                                       0.0464    0.0996     1.8807 r
  io_cmd_o[25] (net)                            1       7.7853              0.0000     1.8807 r
  io_cmd_o[25] (out)                                              0.0464    0.0002 &   1.8809 r
  data arrival time                                                                    1.8809

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0191


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1806/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1806/Q (MUX21X1)                                               0.2535    0.2423 @   1.5058 r
  n2648 (net)                                   1      71.5543              0.0000     1.5058 r
  icc_place1899/INP (NBUFFX2)                                     0.2558    0.0272 @   1.5331 r
  icc_place1899/Z (NBUFFX2)                                       0.2936    0.1927 @   1.7257 r
  mem_cmd_o[25] (net)                           6     168.4145              0.0000     1.7257 r
  icc_place1982/INP (NBUFFX2)                                     0.3039    0.0538 @   1.7796 r
  icc_place1982/Z (NBUFFX2)                                       0.0464    0.0996     1.8792 r
  io_cmd_o[25] (net)                            1       7.7853              0.0000     1.8792 r
  io_cmd_o[25] (out)                                              0.0464    0.0002 &   1.8794 r
  data arrival time                                                                    1.8794

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0206


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  icc_place1976/S (MUX21X1)                                       0.6026    0.0728 @   1.2638 f
  icc_place1976/Q (MUX21X1)                                       0.5613    0.3471 @   1.6108 r
  io_cmd_o[53] (net)                            4     166.3791              0.0000     1.6108 r
  U1855/INP (NBUFFX2)                                             0.5784    0.0745 @   1.6853 r
  U1855/Z (NBUFFX2)                                               0.1024    0.1570 @   1.8423 r
  mem_cmd_o[53] (net)                           1      38.1305              0.0000     1.8423 r
  mem_cmd_o[53] (out)                                             0.1028    0.0190 @   1.8613 r
  data arrival time                                                                    1.8613

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0387


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2646    0.2435 @   1.5109 r
  n2645 (net)                                   1      74.7694              0.0000     1.5109 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5476 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7325 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7325 r
  icc_place1979/INP (NBUFFX2)                                     0.2818    0.0338 @   1.7663 r
  icc_place1979/Z (NBUFFX2)                                       0.0403    0.0926     1.8589 r
  io_cmd_o[36] (net)                            1       3.7970              0.0000     1.8589 r
  io_cmd_o[36] (out)                                              0.0403    0.0014 &   1.8603 r
  data arrival time                                                                    1.8603

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0397


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  icc_place1976/S (MUX21X1)                                       0.6283    0.0740 @   1.2597 r
  icc_place1976/Q (MUX21X1)                                       0.5613    0.3498 @   1.6095 r
  io_cmd_o[53] (net)                            4     166.3791              0.0000     1.6095 r
  U1855/INP (NBUFFX2)                                             0.5784    0.0745 @   1.6840 r
  U1855/Z (NBUFFX2)                                               0.1024    0.1570 @   1.8410 r
  mem_cmd_o[53] (net)                           1      38.1305              0.0000     1.8410 r
  mem_cmd_o[53] (out)                                             0.1028    0.0190 @   1.8600 r
  data arrival time                                                                    1.8600

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0400


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1853    0.2108 @   1.4788 r
  n2646 (net)                                   1      48.2619              0.0000     1.4788 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4992 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6748 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6748 r
  mem_cmd_o[35] (out)                                             0.3294    0.1848 @   1.8595 r
  data arrival time                                                                    1.8595

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0405


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2646    0.2461 @   1.5095 r
  n2645 (net)                                   1      74.7694              0.0000     1.5095 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5462 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7311 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7311 r
  icc_place1979/INP (NBUFFX2)                                     0.2818    0.0338 @   1.7648 r
  icc_place1979/Z (NBUFFX2)                                       0.0403    0.0926     1.8575 r
  io_cmd_o[36] (net)                            1       3.7970              0.0000     1.8575 r
  io_cmd_o[36] (out)                                              0.0403    0.0014 &   1.8588 r
  data arrival time                                                                    1.8588

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0412


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1853    0.2133 @   1.4773 r
  n2646 (net)                                   1      48.2619              0.0000     1.4773 r
  icc_place1897/INP (NBUFFX2)                                     0.1858    0.0204 @   1.4977 r
  icc_place1897/Z (NBUFFX2)                                       0.3021    0.1756 @   1.6732 r
  mem_cmd_o[35] (net)                           5     172.2189              0.0000     1.6732 r
  mem_cmd_o[35] (out)                                             0.3294    0.1848 @   1.8580 r
  data arrival time                                                                    1.8580

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0420


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1804/S (MUX21X1)                                               0.6028    0.0720 @   1.2630 f
  U1804/Q (MUX21X1)                                               0.4866    0.3127 @   1.5757 f
  io_cmd_o[24] (net)                            5     149.3500              0.0000     1.5757 f
  U1805/INP (NBUFFX2)                                             0.4986    0.1585 @   1.7342 f
  U1805/Z (NBUFFX2)                                               0.0756    0.1140 @   1.8482 f
  mem_cmd_o[24] (net)                           1      27.2764              0.0000     1.8482 f
  mem_cmd_o[24] (out)                                             0.0757    0.0088 @   1.8570 f
  data arrival time                                                                    1.8570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1760/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1760/Q (MUX21X1)                                               0.4489    0.3111 @   1.5749 r
  io_cmd_o[1] (net)                             4     132.5422              0.0000     1.5749 r
  U1761/INP (NBUFFX2)                                             0.4581    0.1053 @   1.6801 r
  U1761/Z (NBUFFX2)                                               0.1041    0.1472 @   1.8274 r
  mem_cmd_o[1] (net)                            1      42.3430              0.0000     1.8274 r
  mem_cmd_o[1] (out)                                              0.1047    0.0291 @   1.8565 r
  data arrival time                                                                    1.8565

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0435


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1760/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1760/Q (MUX21X1)                                               0.4489    0.3138 @   1.5735 r
  io_cmd_o[1] (net)                             4     132.5422              0.0000     1.5735 r
  U1761/INP (NBUFFX2)                                             0.4581    0.1053 @   1.6788 r
  U1761/Z (NBUFFX2)                                               0.1041    0.1472 @   1.8260 r
  mem_cmd_o[1] (net)                            1      42.3430              0.0000     1.8260 r
  mem_cmd_o[1] (out)                                              0.1047    0.0291 @   1.8551 r
  data arrival time                                                                    1.8551

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0449


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1804/S (MUX21X1)                                               0.6285    0.0732 @   1.2589 r
  U1804/Q (MUX21X1)                                               0.4866    0.3138 @   1.5726 f
  io_cmd_o[24] (net)                            5     149.3500              0.0000     1.5726 f
  U1805/INP (NBUFFX2)                                             0.4986    0.1585 @   1.7311 f
  U1805/Z (NBUFFX2)                                               0.0756    0.1140 @   1.8452 f
  mem_cmd_o[24] (net)                           1      27.2764              0.0000     1.8452 f
  mem_cmd_o[24] (out)                                             0.0757    0.0088 @   1.8540 f
  data arrival time                                                                    1.8540

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0460


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1755    0.1782 @   1.4462 f
  n2646 (net)                                   1      48.2027              0.0000     1.4462 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4662 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6409 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6409 f
  icc_place1980/INP (NBUFFX2)                                     0.3157    0.1188 @   1.7598 f
  icc_place1980/Z (NBUFFX2)                                       0.0357    0.0784     1.8381 f
  io_cmd_o[35] (net)                            1       2.9211              0.0000     1.8381 f
  io_cmd_o[35] (out)                                              0.0357    0.0000 &   1.8381 f
  data arrival time                                                                    1.8381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1755    0.1791 @   1.4430 f
  n2646 (net)                                   1      48.2027              0.0000     1.4430 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4630 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6377 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6377 f
  icc_place1980/INP (NBUFFX2)                                     0.3157    0.1188 @   1.7566 f
  icc_place1980/Z (NBUFFX2)                                       0.0357    0.0784     1.8349 f
  io_cmd_o[35] (net)                            1       2.9211              0.0000     1.8349 f
  io_cmd_o[35] (out)                                              0.0357    0.0000 &   1.8349 f
  data arrival time                                                                    1.8349

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0651


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1818/S (MUX21X1)                                               0.6006    0.0586 @   1.2496 f
  U1818/Q (MUX21X1)                                               0.5187    0.3304 @   1.5800 r
  io_cmd_o[31] (net)                            4     152.5944              0.0000     1.5800 r
  U1819/INP (NBUFFX2)                                             0.5348    0.0799 @   1.6599 r
  U1819/Z (NBUFFX2)                                               0.1271    0.1647 @   1.8247 r
  mem_cmd_o[31] (net)                           1      55.2662              0.0000     1.8247 r
  mem_cmd_o[31] (out)                                             0.1285    0.0098 @   1.8345 r
  data arrival time                                                                    1.8345

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0655


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1818/S (MUX21X1)                                               0.6263    0.0596 @   1.2453 r
  U1818/Q (MUX21X1)                                               0.5187    0.3332 @   1.5785 r
  io_cmd_o[31] (net)                            4     152.5944              0.0000     1.5785 r
  U1819/INP (NBUFFX2)                                             0.5348    0.0799 @   1.6584 r
  U1819/Z (NBUFFX2)                                               0.1271    0.1647 @   1.8232 r
  mem_cmd_o[31] (net)                           1      55.2662              0.0000     1.8232 r
  mem_cmd_o[31] (out)                                             0.1285    0.0098 @   1.8329 r
  data arrival time                                                                    1.8329

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0671


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1806/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1806/Q (MUX21X1)                                               0.2441    0.2100 @   1.4776 f
  n2648 (net)                                   1      71.4951              0.0000     1.4776 f
  icc_place1899/INP (NBUFFX2)                                     0.2457    0.0266 @   1.5042 f
  icc_place1899/Z (NBUFFX2)                                       0.2826    0.1884 @   1.6926 f
  mem_cmd_o[25] (net)                           6     168.0709              0.0000     1.6926 f
  icc_place1982/INP (NBUFFX2)                                     0.2933    0.0517 @   1.7443 f
  icc_place1982/Z (NBUFFX2)                                       0.0407    0.0826     1.8269 f
  io_cmd_o[25] (net)                            1       7.7853              0.0000     1.8269 f
  io_cmd_o[25] (out)                                              0.0407    0.0002 &   1.8271 f
  data arrival time                                                                    1.8271

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0729


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1806/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1806/Q (MUX21X1)                                               0.2441    0.2109 @   1.4745 f
  n2648 (net)                                   1      71.4951              0.0000     1.4745 f
  icc_place1899/INP (NBUFFX2)                                     0.2457    0.0266 @   1.5011 f
  icc_place1899/Z (NBUFFX2)                                       0.2826    0.1884 @   1.6895 f
  mem_cmd_o[25] (net)                           6     168.0709              0.0000     1.6895 f
  icc_place1982/INP (NBUFFX2)                                     0.2933    0.0517 @   1.7411 f
  icc_place1982/Z (NBUFFX2)                                       0.0407    0.0826     1.8238 f
  io_cmd_o[25] (net)                            1       7.7853              0.0000     1.8238 f
  io_cmd_o[25] (out)                                              0.0407    0.0002 &   1.8240 f
  data arrival time                                                                    1.8240

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0760


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1826/S (MUX21X1)                                               0.6023    0.0770 @   1.2680 f
  U1826/Q (MUX21X1)                                               0.1755    0.1782 @   1.4462 f
  n2646 (net)                                   1      48.2027              0.0000     1.4462 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4662 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6409 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6409 f
  mem_cmd_o[35] (out)                                             0.3194    0.1778 @   1.8187 f
  data arrival time                                                                    1.8187

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0813


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1806/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1806/Q (MUX21X1)                                               0.2535    0.2397 @   1.5073 r
  n2648 (net)                                   1      71.5543              0.0000     1.5073 r
  icc_place1899/INP (NBUFFX2)                                     0.2558    0.0272 @   1.5345 r
  icc_place1899/Z (NBUFFX2)                                       0.2936    0.1927 @   1.7272 r
  mem_cmd_o[25] (net)                           6     168.4145              0.0000     1.7272 r
  mem_cmd_o[25] (out)                                             0.3077    0.0904 @   1.8176 r
  data arrival time                                                                    1.8176

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0824


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1834/S (MUX21X1)                                               0.6027    0.0708 @   1.2618 f
  U1834/Q (MUX21X1)                                               0.4961    0.3256 @   1.5874 r
  io_cmd_o[39] (net)                            5     146.4718              0.0000     1.5874 r
  U1835/INP (NBUFFX2)                                             0.5091    0.1015 @   1.6888 r
  U1835/Z (NBUFFX2)                                               0.0537    0.1205     1.8093 r
  mem_cmd_o[39] (net)                           1       5.6872              0.0000     1.8093 r
  mem_cmd_o[39] (out)                                             0.0537    0.0078 &   1.8170 r
  data arrival time                                                                    1.8170

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0830


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1806/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1806/Q (MUX21X1)                                               0.2535    0.2423 @   1.5058 r
  n2648 (net)                                   1      71.5543              0.0000     1.5058 r
  icc_place1899/INP (NBUFFX2)                                     0.2558    0.0272 @   1.5331 r
  icc_place1899/Z (NBUFFX2)                                       0.2936    0.1927 @   1.7257 r
  mem_cmd_o[25] (net)                           6     168.4145              0.0000     1.7257 r
  mem_cmd_o[25] (out)                                             0.3077    0.0904 @   1.8161 r
  data arrival time                                                                    1.8161

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0839


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1834/S (MUX21X1)                                               0.6283    0.0720 @   1.2577 r
  U1834/Q (MUX21X1)                                               0.4961    0.3283 @   1.5860 r
  io_cmd_o[39] (net)                            5     146.4718              0.0000     1.5860 r
  U1835/INP (NBUFFX2)                                             0.5091    0.1015 @   1.6874 r
  U1835/Z (NBUFFX2)                                               0.0537    0.1205     1.8079 r
  mem_cmd_o[39] (net)                           1       5.6872              0.0000     1.8079 r
  mem_cmd_o[39] (out)                                             0.0537    0.0078 &   1.8156 r
  data arrival time                                                                    1.8156

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0844


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1826/S (MUX21X1)                                               0.6280    0.0782 @   1.2639 r
  U1826/Q (MUX21X1)                                               0.1755    0.1791 @   1.4430 f
  n2646 (net)                                   1      48.2027              0.0000     1.4430 f
  icc_place1897/INP (NBUFFX2)                                     0.1761    0.0200 @   1.4630 f
  icc_place1897/Z (NBUFFX2)                                       0.2910    0.1747 @   1.6377 f
  mem_cmd_o[35] (net)                           5     171.9493              0.0000     1.6377 f
  mem_cmd_o[35] (out)                                             0.3194    0.1778 @   1.8155 f
  data arrival time                                                                    1.8155

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0845


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  icc_place1976/S (MUX21X1)                                       0.6026    0.0728 @   1.2638 f
  icc_place1976/Q (MUX21X1)                                       0.5428    0.3310 @   1.5948 f
  io_cmd_o[53] (net)                            4     166.1543              0.0000     1.5948 f
  U1855/INP (NBUFFX2)                                             0.5605    0.0738 @   1.6686 f
  U1855/Z (NBUFFX2)                                               0.0939    0.1251 @   1.7937 f
  mem_cmd_o[53] (net)                           1      38.1305              0.0000     1.7937 f
  mem_cmd_o[53] (out)                                             0.0943    0.0165 @   1.8102 f
  data arrival time                                                                    1.8102

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0898


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1770/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1770/Q (MUX21X1)                                               0.3869    0.2921 @   1.5575 r
  io_cmd_o[7] (net)                             4     114.3482              0.0000     1.5575 r
  U1771/INP (NBUFFX2)                                             0.3909    0.1220 @   1.6796 r
  U1771/Z (NBUFFX2)                                               0.0645    0.1218 @   1.8014 r
  mem_cmd_o[7] (net)                            1      19.5478              0.0000     1.8014 r
  mem_cmd_o[7] (out)                                              0.0646    0.0082 @   1.8095 r
  data arrival time                                                                    1.8095

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0905


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1770/S (MUX21X1)                                               0.6285    0.0757 @   1.2614 r
  U1770/Q (MUX21X1)                                               0.3869    0.2947 @   1.5561 r
  io_cmd_o[7] (net)                             4     114.3482              0.0000     1.5561 r
  U1771/INP (NBUFFX2)                                             0.3909    0.1220 @   1.6782 r
  U1771/Z (NBUFFX2)                                               0.0645    0.1218 @   1.8000 r
  mem_cmd_o[7] (net)                            1      19.5478              0.0000     1.8000 r
  mem_cmd_o[7] (out)                                              0.0646    0.0082 @   1.8081 r
  data arrival time                                                                    1.8081

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0919


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2549    0.2143 @   1.4817 f
  n2645 (net)                                   1      74.7103              0.0000     1.4817 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5172 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6961 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6961 f
  icc_place1979/INP (NBUFFX2)                                     0.2714    0.0331 @   1.7293 f
  icc_place1979/Z (NBUFFX2)                                       0.0349    0.0769     1.8061 f
  io_cmd_o[36] (net)                            1       3.7970              0.0000     1.8061 f
  io_cmd_o[36] (out)                                              0.0349    0.0010 &   1.8072 f
  data arrival time                                                                    1.8072

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0928


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  icc_place1976/S (MUX21X1)                                       0.6283    0.0740 @   1.2597 r
  icc_place1976/Q (MUX21X1)                                       0.5428    0.3321 @   1.5918 f
  io_cmd_o[53] (net)                            4     166.1543              0.0000     1.5918 f
  U1855/INP (NBUFFX2)                                             0.5605    0.0738 @   1.6655 f
  U1855/Z (NBUFFX2)                                               0.0939    0.1251 @   1.7907 f
  mem_cmd_o[53] (net)                           1      38.1305              0.0000     1.7907 f
  mem_cmd_o[53] (out)                                             0.0943    0.0165 @   1.8071 f
  data arrival time                                                                    1.8071

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0929


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1812/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1812/Q (MUX21X1)                                               0.1301    0.1877     1.4553 r
  n2647 (net)                                   1      31.0638              0.0000     1.4553 r
  icc_place1898/INP (NBUFFX2)                                     0.1301    0.0262 &   1.4816 r
  icc_place1898/Z (NBUFFX2)                                       0.2779    0.1572 @   1.6388 r
  mem_cmd_o[28] (net)                           4     157.1868              0.0000     1.6388 r
  icc_place1981/INP (NBUFFX2)                                     0.3026    0.0715 @   1.7103 r
  icc_place1981/Z (NBUFFX2)                                       0.0408    0.0945     1.8048 r
  io_cmd_o[28] (net)                            1       3.4270              0.0000     1.8048 r
  io_cmd_o[28] (out)                                              0.0408    0.0015 &   1.8063 r
  data arrival time                                                                    1.8063

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0937


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1812/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1812/Q (MUX21X1)                                               0.1301    0.1902     1.4537 r
  n2647 (net)                                   1      31.0638              0.0000     1.4537 r
  icc_place1898/INP (NBUFFX2)                                     0.1301    0.0262 &   1.4800 r
  icc_place1898/Z (NBUFFX2)                                       0.2779    0.1572 @   1.6372 r
  mem_cmd_o[28] (net)                           4     157.1868              0.0000     1.6372 r
  icc_place1981/INP (NBUFFX2)                                     0.3026    0.0715 @   1.7087 r
  icc_place1981/Z (NBUFFX2)                                       0.0408    0.0945     1.8032 r
  io_cmd_o[28] (net)                            1       3.4270              0.0000     1.8032 r
  io_cmd_o[28] (out)                                              0.0408    0.0015 &   1.8047 r
  data arrival time                                                                    1.8047

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0953


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1790/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1790/Q (MUX21X1)                                               0.4828    0.3201 @   1.5703 r
  io_cmd_o[17] (net)                            4     142.1312              0.0000     1.5703 r
  U1791/INP (NBUFFX2)                                             0.4936    0.0763 @   1.6466 r
  U1791/Z (NBUFFX2)                                               0.0923    0.1458 @   1.7923 r
  mem_cmd_o[17] (net)                           1      34.0159              0.0000     1.7923 r
  mem_cmd_o[17] (out)                                             0.0925    0.0123 @   1.8047 r
  data arrival time                                                                    1.8047

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0953


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2549    0.2152 @   1.4786 f
  n2645 (net)                                   1      74.7103              0.0000     1.4786 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5141 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6930 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6930 f
  icc_place1979/INP (NBUFFX2)                                     0.2714    0.0331 @   1.7261 f
  icc_place1979/Z (NBUFFX2)                                       0.0349    0.0769     1.8030 f
  io_cmd_o[36] (net)                            1       3.7970              0.0000     1.8030 f
  io_cmd_o[36] (out)                                              0.0349    0.0010 &   1.8041 f
  data arrival time                                                                    1.8041

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0959


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1790/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1790/Q (MUX21X1)                                               0.4828    0.3228 @   1.5688 r
  io_cmd_o[17] (net)                            4     142.1312              0.0000     1.5688 r
  U1791/INP (NBUFFX2)                                             0.4936    0.0763 @   1.6450 r
  U1791/Z (NBUFFX2)                                               0.0923    0.1458 @   1.7908 r
  mem_cmd_o[17] (net)                           1      34.0159              0.0000     1.7908 r
  mem_cmd_o[17] (out)                                             0.0925    0.0123 @   1.8031 r
  data arrival time                                                                    1.8031

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0969


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1760/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1760/Q (MUX21X1)                                               0.4337    0.2904 @   1.5542 f
  io_cmd_o[1] (net)                             4     132.3174              0.0000     1.5542 f
  U1761/INP (NBUFFX2)                                             0.4433    0.0966 @   1.6508 f
  U1761/Z (NBUFFX2)                                               0.0943    0.1228 @   1.7736 f
  mem_cmd_o[1] (net)                            1      42.3430              0.0000     1.7736 f
  mem_cmd_o[1] (out)                                              0.0950    0.0246 @   1.7982 f
  data arrival time                                                                    1.7982

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1018


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1760/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1760/Q (MUX21X1)                                               0.4337    0.2915 @   1.5512 f
  io_cmd_o[1] (net)                             4     132.3174              0.0000     1.5512 f
  U1761/INP (NBUFFX2)                                             0.4433    0.0966 @   1.6478 f
  U1761/Z (NBUFFX2)                                               0.0943    0.1228 @   1.7705 f
  mem_cmd_o[1] (net)                            1      42.3430              0.0000     1.7705 f
  mem_cmd_o[1] (out)                                              0.0950    0.0246 @   1.7951 f
  data arrival time                                                                    1.7951

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1049


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1818/S (MUX21X1)                                               0.6006    0.0586 @   1.2496 f
  U1818/Q (MUX21X1)                                               0.5016    0.3124 @   1.5619 f
  io_cmd_o[31] (net)                            4     152.3697              0.0000     1.5619 f
  U1819/INP (NBUFFX2)                                             0.5182    0.0786 @   1.6406 f
  U1819/Z (NBUFFX2)                                               0.1170    0.1360 @   1.7765 f
  mem_cmd_o[31] (net)                           1      55.2662              0.0000     1.7765 f
  mem_cmd_o[31] (out)                                             0.1185    0.0098 @   1.7863 f
  data arrival time                                                                    1.7863

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1137


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2646    0.2435 @   1.5109 r
  n2645 (net)                                   1      74.7694              0.0000     1.5109 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5476 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7325 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7325 r
  mem_cmd_o[36] (out)                                             0.2855    0.0535 @   1.7860 r
  data arrival time                                                                    1.7860

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1140


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2646    0.2461 @   1.5095 r
  n2645 (net)                                   1      74.7694              0.0000     1.5095 r
  icc_place1896/INP (NBUFFX2)                                     0.2664    0.0367 @   1.5462 r
  icc_place1896/Z (NBUFFX2)                                       0.2718    0.1849 @   1.7311 r
  mem_cmd_o[36] (net)                           5     153.5566              0.0000     1.7311 r
  mem_cmd_o[36] (out)                                             0.2855    0.0535 @   1.7845 r
  data arrival time                                                                    1.7845

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1155


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1840/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1840/Q (MUX21X1)                                               0.4246    0.3017 @   1.5730 r
  io_cmd_o[42] (net)                            5     124.7285              0.0000     1.5730 r
  U1841/INP (NBUFFX2)                                             0.4322    0.0735 @   1.6466 r
  U1841/Z (NBUFFX2)                                               0.0707    0.1299 @   1.7764 r
  mem_cmd_o[42] (net)                           1      23.2405              0.0000     1.7764 r
  mem_cmd_o[42] (out)                                             0.0708    0.0077 @   1.7841 r
  data arrival time                                                                    1.7841

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1159


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1818/S (MUX21X1)                                               0.6263    0.0596 @   1.2453 r
  U1818/Q (MUX21X1)                                               0.5016    0.3134 @   1.5587 f
  io_cmd_o[31] (net)                            4     152.3697              0.0000     1.5587 f
  U1819/INP (NBUFFX2)                                             0.5182    0.0786 @   1.6373 f
  U1819/Z (NBUFFX2)                                               0.1170    0.1360 @   1.7733 f
  mem_cmd_o[31] (net)                           1      55.2662              0.0000     1.7733 f
  mem_cmd_o[31] (out)                                             0.1185    0.0098 @   1.7831 f
  data arrival time                                                                    1.7831

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1169


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1840/S (MUX21X1)                                               0.6288    0.0815 @   1.2671 r
  U1840/Q (MUX21X1)                                               0.4246    0.3044 @   1.5715 r
  io_cmd_o[42] (net)                            5     124.7285              0.0000     1.5715 r
  U1841/INP (NBUFFX2)                                             0.4322    0.0735 @   1.6450 r
  U1841/Z (NBUFFX2)                                               0.0707    0.1299 @   1.7749 r
  mem_cmd_o[42] (net)                           1      23.2405              0.0000     1.7749 r
  mem_cmd_o[42] (out)                                             0.0708    0.0077 @   1.7826 r
  data arrival time                                                                    1.7826

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1174


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1806/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1806/Q (MUX21X1)                                               0.2441    0.2100 @   1.4776 f
  n2648 (net)                                   1      71.4951              0.0000     1.4776 f
  icc_place1899/INP (NBUFFX2)                                     0.2457    0.0266 @   1.5042 f
  icc_place1899/Z (NBUFFX2)                                       0.2826    0.1884 @   1.6926 f
  mem_cmd_o[25] (net)                           6     168.0709              0.0000     1.6926 f
  mem_cmd_o[25] (out)                                             0.2972    0.0871 @   1.7797 f
  data arrival time                                                                    1.7797

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1203


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1806/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1806/Q (MUX21X1)                                               0.2441    0.2109 @   1.4745 f
  n2648 (net)                                   1      71.4951              0.0000     1.4745 f
  icc_place1899/INP (NBUFFX2)                                     0.2457    0.0266 @   1.5011 f
  icc_place1899/Z (NBUFFX2)                                       0.2826    0.1884 @   1.6895 f
  mem_cmd_o[25] (net)                           6     168.0709              0.0000     1.6895 f
  mem_cmd_o[25] (out)                                             0.2972    0.0871 @   1.7766 f
  data arrival time                                                                    1.7766

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1234


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1832/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1832/Q (MUX21X1)                                               0.3953    0.2921 @   1.5546 r
  io_cmd_o[38] (net)                            5     115.9467              0.0000     1.5546 r
  U1833/INP (NBUFFX2)                                             0.4011    0.0992 @   1.6538 r
  U1833/Z (NBUFFX2)                                               0.0526    0.1123     1.7660 r
  mem_cmd_o[38] (net)                           1       9.0837              0.0000     1.7660 r
  mem_cmd_o[38] (out)                                             0.0526    0.0070 &   1.7730 r
  data arrival time                                                                    1.7730

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1270


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1832/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1832/Q (MUX21X1)                                               0.3953    0.2948 @   1.5532 r
  io_cmd_o[38] (net)                            5     115.9467              0.0000     1.5532 r
  U1833/INP (NBUFFX2)                                             0.4011    0.0992 @   1.6523 r
  U1833/Z (NBUFFX2)                                               0.0526    0.1123     1.7646 r
  mem_cmd_o[38] (net)                           1       9.0837              0.0000     1.7646 r
  mem_cmd_o[38] (out)                                             0.0526    0.0070 &   1.7716 r
  data arrival time                                                                    1.7716

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1284


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1852/S (MUX21X1)                                               0.6026    0.0727 @   1.2637 f
  U1852/Q (MUX21X1)                                               0.3623    0.2824 @   1.5461 r
  io_cmd_o[52] (net)                            4     106.4296              0.0000     1.5461 r
  U1853/INP (NBUFFX2)                                             0.3658    0.1055 @   1.6516 r
  U1853/Z (NBUFFX2)                                               0.0559    0.1128     1.7644 r
  mem_cmd_o[52] (net)                           1      13.0058              0.0000     1.7644 r
  mem_cmd_o[52] (out)                                             0.0559    0.0032 &   1.7676 r
  data arrival time                                                                    1.7676

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1324


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1852/S (MUX21X1)                                               0.6283    0.0740 @   1.2596 r
  U1852/Q (MUX21X1)                                               0.3623    0.2850 @   1.5447 r
  io_cmd_o[52] (net)                            4     106.4296              0.0000     1.5447 r
  U1853/INP (NBUFFX2)                                             0.3658    0.1055 @   1.6502 r
  U1853/Z (NBUFFX2)                                               0.0559    0.1128     1.7630 r
  mem_cmd_o[52] (net)                           1      13.0058              0.0000     1.7630 r
  mem_cmd_o[52] (out)                                             0.0559    0.0032 &   1.7662 r
  data arrival time                                                                    1.7662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1338


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1834/S (MUX21X1)                                               0.6027    0.0708 @   1.2618 f
  U1834/Q (MUX21X1)                                               0.4790    0.3065 @   1.5683 f
  io_cmd_o[39] (net)                            5     146.0645              0.0000     1.5683 f
  U1835/INP (NBUFFX2)                                             0.4924    0.0983 @   1.6666 f
  U1835/Z (NBUFFX2)                                               0.0464    0.0915     1.7581 f
  mem_cmd_o[39] (net)                           1       5.6872              0.0000     1.7581 f
  mem_cmd_o[39] (out)                                             0.0464    0.0067 &   1.7648 f
  data arrival time                                                                    1.7648

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1352


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1842/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1842/Q (MUX21X1)                                               0.4048    0.2966 @   1.5591 r
  io_cmd_o[43] (net)                            5     119.2532              0.0000     1.5591 r
  U1843/INP (NBUFFX2)                                             0.4102    0.0773 @   1.6364 r
  U1843/Z (NBUFFX2)                                               0.0651    0.1239 @   1.7603 r
  mem_cmd_o[43] (net)                           1      19.3516              0.0000     1.7603 r
  mem_cmd_o[43] (out)                                             0.0652    0.0041 @   1.7644 r
  data arrival time                                                                    1.7644

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1356


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1842/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1842/Q (MUX21X1)                                               0.4048    0.2993 @   1.5577 r
  io_cmd_o[43] (net)                            5     119.2532              0.0000     1.5577 r
  U1843/INP (NBUFFX2)                                             0.4102    0.0773 @   1.6350 r
  U1843/Z (NBUFFX2)                                               0.0651    0.1239 @   1.7589 r
  mem_cmd_o[43] (net)                           1      19.3516              0.0000     1.7589 r
  mem_cmd_o[43] (out)                                             0.0652    0.0041 @   1.7630 r
  data arrival time                                                                    1.7630

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1370


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1834/S (MUX21X1)                                               0.6283    0.0720 @   1.2577 r
  U1834/Q (MUX21X1)                                               0.4790    0.3076 @   1.5652 f
  io_cmd_o[39] (net)                            5     146.0645              0.0000     1.5652 f
  U1835/INP (NBUFFX2)                                             0.4924    0.0983 @   1.6635 f
  U1835/Z (NBUFFX2)                                               0.0464    0.0915     1.7550 f
  mem_cmd_o[39] (net)                           1       5.6872              0.0000     1.7550 f
  mem_cmd_o[39] (out)                                             0.0464    0.0067 &   1.7618 f
  data arrival time                                                                    1.7618

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1382


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1770/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1770/Q (MUX21X1)                                               0.3736    0.2690 @   1.5345 f
  io_cmd_o[7] (net)                             4     114.1234              0.0000     1.5345 f
  U1771/INP (NBUFFX2)                                             0.3777    0.1155 @   1.6500 f
  U1771/Z (NBUFFX2)                                               0.0580    0.0997 @   1.7497 f
  mem_cmd_o[7] (net)                            1      19.5478              0.0000     1.7497 f
  mem_cmd_o[7] (out)                                              0.0580    0.0067 @   1.7564 f
  data arrival time                                                                    1.7564

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1436


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1804/S (MUX21X1)                                               0.6028    0.0720 @   1.2630 f
  U1804/Q (MUX21X1)                                               0.5037    0.3309 @   1.5939 r
  io_cmd_o[24] (net)                            5     149.6653              0.0000     1.5939 r
  io_cmd_o[24] (out)                                              0.5147    0.1613 @   1.7551 r
  data arrival time                                                                    1.7551

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1449


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1804/S (MUX21X1)                                               0.6285    0.0732 @   1.2589 r
  U1804/Q (MUX21X1)                                               0.5037    0.3336 @   1.5925 r
  io_cmd_o[24] (net)                            5     149.6653              0.0000     1.5925 r
  io_cmd_o[24] (out)                                              0.5147    0.1613 @   1.7538 r
  data arrival time                                                                    1.7538

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1462


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1770/S (MUX21X1)                                               0.6285    0.0757 @   1.2614 r
  U1770/Q (MUX21X1)                                               0.3736    0.2700 @   1.5314 f
  io_cmd_o[7] (net)                             4     114.1234              0.0000     1.5314 f
  U1771/INP (NBUFFX2)                                             0.3777    0.1155 @   1.6469 f
  U1771/Z (NBUFFX2)                                               0.0580    0.0997 @   1.7467 f
  mem_cmd_o[7] (net)                            1      19.5478              0.0000     1.7467 f
  mem_cmd_o[7] (out)                                              0.0580    0.0067 @   1.7533 f
  data arrival time                                                                    1.7533

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1467


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1790/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1790/Q (MUX21X1)                                               0.4667    0.3007 @   1.5510 f
  io_cmd_o[17] (net)                            4     141.9064              0.0000     1.5510 f
  U1791/INP (NBUFFX2)                                             0.4779    0.0747 @   1.6257 f
  U1791/Z (NBUFFX2)                                               0.0844    0.1183 @   1.7439 f
  mem_cmd_o[17] (net)                           1      34.0159              0.0000     1.7439 f
  mem_cmd_o[17] (out)                                             0.0847    0.0089 @   1.7528 f
  data arrival time                                                                    1.7528

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1472


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1790/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1790/Q (MUX21X1)                                               0.4667    0.3017 @   1.5477 f
  io_cmd_o[17] (net)                            4     141.9064              0.0000     1.5477 f
  U1791/INP (NBUFFX2)                                             0.4779    0.0747 @   1.6224 f
  U1791/Z (NBUFFX2)                                               0.0844    0.1183 @   1.7407 f
  mem_cmd_o[17] (net)                           1      34.0159              0.0000     1.7407 f
  mem_cmd_o[17] (out)                                             0.0847    0.0089 @   1.7496 f
  data arrival time                                                                    1.7496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1504


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1828/S (MUX21X1)                                               0.6025    0.0765 @   1.2674 f
  U1828/Q (MUX21X1)                                               0.2549    0.2143 @   1.4817 f
  n2645 (net)                                   1      74.7103              0.0000     1.4817 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5172 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6961 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6961 f
  mem_cmd_o[36] (out)                                             0.2752    0.0526 @   1.7488 f
  data arrival time                                                                    1.7488

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1512


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1828/S (MUX21X1)                                               0.6282    0.0777 @   1.2634 r
  U1828/Q (MUX21X1)                                               0.2549    0.2152 @   1.4786 f
  n2645 (net)                                   1      74.7103              0.0000     1.4786 f
  icc_place1896/INP (NBUFFX2)                                     0.2568    0.0355 @   1.5141 f
  icc_place1896/Z (NBUFFX2)                                       0.2610    0.1790 @   1.6930 f
  mem_cmd_o[36] (net)                           5     153.1897              0.0000     1.6930 f
  mem_cmd_o[36] (out)                                             0.2752    0.0526 @   1.7456 f
  data arrival time                                                                    1.7456

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1544


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1812/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1812/Q (MUX21X1)                                               0.1243    0.1513     1.4189 f
  n2647 (net)                                   1      31.0046              0.0000     1.4189 f
  icc_place1898/INP (NBUFFX2)                                     0.1243    0.0233 &   1.4423 f
  icc_place1898/Z (NBUFFX2)                                       0.2671    0.1591 @   1.6014 f
  mem_cmd_o[28] (net)                           4     156.9621              0.0000     1.6014 f
  icc_place1981/INP (NBUFFX2)                                     0.2928    0.0654 @   1.6668 f
  icc_place1981/Z (NBUFFX2)                                       0.0353    0.0777     1.7444 f
  io_cmd_o[28] (net)                            1       3.4270              0.0000     1.7444 f
  io_cmd_o[28] (out)                                              0.0353    0.0010 &   1.7455 f
  data arrival time                                                                    1.7455

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1545


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1786/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1786/Q (MUX21X1)                                               0.3813    0.2877 @   1.5451 r
  io_cmd_o[15] (net)                            4     111.8473              0.0000     1.5451 r
  U1787/INP (NBUFFX2)                                             0.3862    0.0845 @   1.6296 r
  U1787/Z (NBUFFX2)                                               0.0514    0.1101     1.7397 r
  mem_cmd_o[15] (net)                           1       8.6804              0.0000     1.7397 r
  mem_cmd_o[15] (out)                                             0.0514    0.0048 &   1.7445 r
  data arrival time                                                                    1.7445

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1555


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1786/S (MUX21X1)                                               0.6276    0.0675 @   1.2532 r
  U1786/Q (MUX21X1)                                               0.3813    0.2904 @   1.5436 r
  io_cmd_o[15] (net)                            4     111.8473              0.0000     1.5436 r
  U1787/INP (NBUFFX2)                                             0.3862    0.0845 @   1.6281 r
  U1787/Z (NBUFFX2)                                               0.0514    0.1101     1.7382 r
  mem_cmd_o[15] (net)                           1       8.6804              0.0000     1.7382 r
  mem_cmd_o[15] (out)                                             0.0514    0.0048 &   1.7430 r
  data arrival time                                                                    1.7430

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1570


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1830/S (MUX21X1)                                               0.6006    0.0587 @   1.2497 f
  U1830/Q (MUX21X1)                                               0.4545    0.3106 @   1.5604 r
  io_cmd_o[37] (net)                            5     133.5479              0.0000     1.5604 r
  U1831/INP (NBUFFX2)                                             0.4636    0.0551 @   1.6155 r
  U1831/Z (NBUFFX2)                                               0.0552    0.1190     1.7345 r
  mem_cmd_o[37] (net)                           1       8.7681              0.0000     1.7345 r
  mem_cmd_o[37] (out)                                             0.0552    0.0079 &   1.7424 r
  data arrival time                                                                    1.7424

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1576


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1812/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1812/Q (MUX21X1)                                               0.1243    0.1521     1.4157 f
  n2647 (net)                                   1      31.0046              0.0000     1.4157 f
  icc_place1898/INP (NBUFFX2)                                     0.1243    0.0233 &   1.4390 f
  icc_place1898/Z (NBUFFX2)                                       0.2671    0.1591 @   1.5981 f
  mem_cmd_o[28] (net)                           4     156.9621              0.0000     1.5981 f
  icc_place1981/INP (NBUFFX2)                                     0.2928    0.0654 @   1.6635 f
  icc_place1981/Z (NBUFFX2)                                       0.0353    0.0777     1.7411 f
  io_cmd_o[28] (net)                            1       3.4270              0.0000     1.7411 f
  io_cmd_o[28] (out)                                              0.0353    0.0010 &   1.7422 f
  data arrival time                                                                    1.7422

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1578


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1830/S (MUX21X1)                                               0.6263    0.0598 @   1.2455 r
  U1830/Q (MUX21X1)                                               0.4545    0.3133 @   1.5588 r
  io_cmd_o[37] (net)                            5     133.5479              0.0000     1.5588 r
  U1831/INP (NBUFFX2)                                             0.4636    0.0551 @   1.6139 r
  U1831/Z (NBUFFX2)                                               0.0552    0.1190     1.7330 r
  mem_cmd_o[37] (net)                           1       8.7681              0.0000     1.7330 r
  mem_cmd_o[37] (out)                                             0.0552    0.0079 &   1.7409 r
  data arrival time                                                                    1.7409

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1591


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1794/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1794/Q (MUX21X1)                                               0.3519    0.2775 @   1.5489 r
  io_cmd_o[19] (net)                            4     102.8117              0.0000     1.5489 r
  U1795/INP (NBUFFX2)                                             0.3557    0.0787 @   1.6276 r
  U1795/Z (NBUFFX2)                                               0.0483    0.1050     1.7326 r
  mem_cmd_o[19] (net)                           1       7.3360              0.0000     1.7326 r
  mem_cmd_o[19] (out)                                             0.0483    0.0078 &   1.7404 r
  data arrival time                                                                    1.7404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1596


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1836/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1836/Q (MUX21X1)                                               0.3648    0.2823 @   1.5447 r
  io_cmd_o[40] (net)                            5     106.8638              0.0000     1.5447 r
  U1837/INP (NBUFFX2)                                             0.3691    0.0908 @   1.6355 r
  U1837/Z (NBUFFX2)                                               0.0427    0.1007     1.7363 r
  mem_cmd_o[40] (net)                           1       2.3421              0.0000     1.7363 r
  mem_cmd_o[40] (out)                                             0.0427    0.0028 &   1.7391 r
  data arrival time                                                                    1.7391

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1609


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1794/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1794/Q (MUX21X1)                                               0.3519    0.2802 @   1.5475 r
  io_cmd_o[19] (net)                            4     102.8117              0.0000     1.5475 r
  U1795/INP (NBUFFX2)                                             0.3557    0.0787 @   1.6262 r
  U1795/Z (NBUFFX2)                                               0.0483    0.1050     1.7313 r
  mem_cmd_o[19] (net)                           1       7.3360              0.0000     1.7313 r
  mem_cmd_o[19] (out)                                             0.0483    0.0078 &   1.7390 r
  data arrival time                                                                    1.7390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1836/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1836/Q (MUX21X1)                                               0.3648    0.2849 @   1.5433 r
  io_cmd_o[40] (net)                            5     106.8638              0.0000     1.5433 r
  U1837/INP (NBUFFX2)                                             0.3691    0.0908 @   1.6341 r
  U1837/Z (NBUFFX2)                                               0.0427    0.1007     1.7348 r
  mem_cmd_o[40] (net)                           1       2.3421              0.0000     1.7348 r
  mem_cmd_o[40] (out)                                             0.0427    0.0028 &   1.7377 r
  data arrival time                                                                    1.7377

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1623


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1840/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1840/Q (MUX21X1)                                               0.4101    0.2797 @   1.5511 f
  io_cmd_o[42] (net)                            5     124.4723              0.0000     1.5511 f
  U1841/INP (NBUFFX2)                                             0.4179    0.0716 @   1.6227 f
  U1841/Z (NBUFFX2)                                               0.0638    0.1055 @   1.7281 f
  mem_cmd_o[42] (net)                           1      23.2405              0.0000     1.7281 f
  mem_cmd_o[42] (out)                                             0.0639    0.0064 @   1.7346 f
  data arrival time                                                                    1.7346

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1654


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1780/S (MUX21X1)                                               0.5716    0.0020 @   1.1930 f
  U1780/Q (MUX21X1)                                               0.0848    0.1588     1.3517 r
  n4557 (net)                                   1      14.3418              0.0000     1.3517 r
  icc_place1901/INP (NBUFFX2)                                     0.0848    0.0019 &   1.3536 r
  icc_place1901/Z (NBUFFX2)                                       0.3840    0.1707 @   1.5243 r
  n2567 (net)                                   4     218.3153              0.0000     1.5243 r
  icc_place1983/INP (NBUFFX2)                                     0.4305    0.0766 @   1.6008 r
  icc_place1983/Z (NBUFFX2)                                       0.0454    0.1072     1.7081 r
  io_cmd_o[12] (net)                            1       2.0678              0.0000     1.7081 r
  io_cmd_o[12] (out)                                              0.0454    0.0255 &   1.7335 r
  data arrival time                                                                    1.7335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1840/S (MUX21X1)                                               0.6288    0.0815 @   1.2671 r
  U1840/Q (MUX21X1)                                               0.4101    0.2807 @   1.5479 f
  io_cmd_o[42] (net)                            5     124.4723              0.0000     1.5479 f
  U1841/INP (NBUFFX2)                                             0.4179    0.0716 @   1.6194 f
  U1841/Z (NBUFFX2)                                               0.0638    0.1055 @   1.7249 f
  mem_cmd_o[42] (net)                           1      23.2405              0.0000     1.7249 f
  mem_cmd_o[42] (out)                                             0.0639    0.0064 @   1.7313 f
  data arrival time                                                                    1.7313

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1687


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1780/S (MUX21X1)                                               0.5979    0.0020 @   1.1877 r
  U1780/Q (MUX21X1)                                               0.0848    0.1612     1.3488 r
  n4557 (net)                                   1      14.3418              0.0000     1.3488 r
  icc_place1901/INP (NBUFFX2)                                     0.0848    0.0019 &   1.3507 r
  icc_place1901/Z (NBUFFX2)                                       0.3840    0.1707 @   1.5214 r
  n2567 (net)                                   4     218.3153              0.0000     1.5214 r
  icc_place1983/INP (NBUFFX2)                                     0.4305    0.0766 @   1.5979 r
  icc_place1983/Z (NBUFFX2)                                       0.0454    0.1072     1.7052 r
  io_cmd_o[12] (net)                            1       2.0678              0.0000     1.7052 r
  io_cmd_o[12] (out)                                              0.0454    0.0255 &   1.7307 r
  data arrival time                                                                    1.7307

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1693


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1804/S (MUX21X1)                                               0.6028    0.0720 @   1.2630 f
  U1804/Q (MUX21X1)                                               0.4866    0.3127 @   1.5757 f
  io_cmd_o[24] (net)                            5     149.3500              0.0000     1.5757 f
  io_cmd_o[24] (out)                                              0.4980    0.1544 @   1.7300 f
  data arrival time                                                                    1.7300

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1700


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1804/S (MUX21X1)                                               0.6285    0.0732 @   1.2589 r
  U1804/Q (MUX21X1)                                               0.4866    0.3138 @   1.5726 f
  io_cmd_o[24] (net)                            5     149.3500              0.0000     1.5726 f
  io_cmd_o[24] (out)                                              0.4980    0.1544 @   1.7270 f
  data arrival time                                                                    1.7270

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1730


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1846/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1846/Q (MUX21X1)                                               0.3287    0.2695 @   1.5333 r
  io_cmd_o[45] (net)                            4      95.7244              0.0000     1.5333 r
  U1847/INP (NBUFFX2)                                             0.3314    0.0919 @   1.6253 r
  U1847/Z (NBUFFX2)                                               0.0410    0.0967     1.7219 r
  mem_cmd_o[45] (net)                           1       2.4527              0.0000     1.7219 r
  mem_cmd_o[45] (out)                                             0.0410    0.0016 &   1.7235 r
  data arrival time                                                                    1.7235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1765


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1812/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1812/Q (MUX21X1)                                               0.1301    0.1877     1.4553 r
  n2647 (net)                                   1      31.0638              0.0000     1.4553 r
  icc_place1898/INP (NBUFFX2)                                     0.1301    0.0262 &   1.4816 r
  icc_place1898/Z (NBUFFX2)                                       0.2779    0.1572 @   1.6388 r
  mem_cmd_o[28] (net)                           4     157.1868              0.0000     1.6388 r
  mem_cmd_o[28] (out)                                             0.3041    0.0846 @   1.7234 r
  data arrival time                                                                    1.7234

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1766


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1846/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1846/Q (MUX21X1)                                               0.3287    0.2722 @   1.5319 r
  io_cmd_o[45] (net)                            4      95.7244              0.0000     1.5319 r
  U1847/INP (NBUFFX2)                                             0.3314    0.0919 @   1.6238 r
  U1847/Z (NBUFFX2)                                               0.0410    0.0967     1.7205 r
  mem_cmd_o[45] (net)                           1       2.4527              0.0000     1.7205 r
  mem_cmd_o[45] (out)                                             0.0410    0.0016 &   1.7221 r
  data arrival time                                                                    1.7221

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1779


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1812/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1812/Q (MUX21X1)                                               0.1301    0.1902     1.4537 r
  n2647 (net)                                   1      31.0638              0.0000     1.4537 r
  icc_place1898/INP (NBUFFX2)                                     0.1301    0.0262 &   1.4800 r
  icc_place1898/Z (NBUFFX2)                                       0.2779    0.1572 @   1.6372 r
  mem_cmd_o[28] (net)                           4     157.1868              0.0000     1.6372 r
  mem_cmd_o[28] (out)                                             0.3041    0.0846 @   1.7218 r
  data arrival time                                                                    1.7218

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1782


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1832/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1832/Q (MUX21X1)                                               0.3814    0.2688 @   1.5313 f
  io_cmd_o[38] (net)                            5     115.6193              0.0000     1.5313 f
  U1833/INP (NBUFFX2)                                             0.3874    0.0948 @   1.6261 f
  U1833/Z (NBUFFX2)                                               0.0462    0.0895     1.7157 f
  mem_cmd_o[38] (net)                           1       9.0837              0.0000     1.7157 f
  mem_cmd_o[38] (out)                                             0.0462    0.0060 &   1.7217 f
  data arrival time                                                                    1.7217

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1783


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1848/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1848/Q (MUX21X1)                                               0.3467    0.2750 @   1.5458 r
  io_cmd_o[46] (net)                            4     101.0550              0.0000     1.5458 r
  U1849/INP (NBUFFX2)                                             0.3505    0.0639 @   1.6096 r
  U1849/Z (NBUFFX2)                                               0.0523    0.1084     1.7180 r
  mem_cmd_o[46] (net)                           1      10.7278              0.0000     1.7180 r
  mem_cmd_o[46] (out)                                             0.0523    0.0031 &   1.7211 r
  data arrival time                                                                    1.7211

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1789


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1848/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1848/Q (MUX21X1)                                               0.3467    0.2777 @   1.5444 r
  io_cmd_o[46] (net)                            4     101.0550              0.0000     1.5444 r
  U1849/INP (NBUFFX2)                                             0.3505    0.0639 @   1.6083 r
  U1849/Z (NBUFFX2)                                               0.0523    0.1084     1.7166 r
  mem_cmd_o[46] (net)                           1      10.7278              0.0000     1.7166 r
  mem_cmd_o[46] (out)                                             0.0523    0.0031 &   1.7197 r
  data arrival time                                                                    1.7197

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1803


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1832/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1832/Q (MUX21X1)                                               0.3814    0.2698 @   1.5283 f
  io_cmd_o[38] (net)                            5     115.6193              0.0000     1.5283 f
  U1833/INP (NBUFFX2)                                             0.3874    0.0948 @   1.6230 f
  U1833/Z (NBUFFX2)                                               0.0462    0.0895     1.7126 f
  mem_cmd_o[38] (net)                           1       9.0837              0.0000     1.7126 f
  mem_cmd_o[38] (out)                                             0.0462    0.0060 &   1.7186 f
  data arrival time                                                                    1.7186

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1814


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1852/S (MUX21X1)                                               0.6026    0.0727 @   1.2637 f
  U1852/Q (MUX21X1)                                               0.3497    0.2580 @   1.5217 f
  io_cmd_o[52] (net)                            4     106.2049              0.0000     1.5217 f
  U1853/INP (NBUFFX2)                                             0.3533    0.0988 @   1.6205 f
  U1853/Z (NBUFFX2)                                               0.0497    0.0921     1.7127 f
  mem_cmd_o[52] (net)                           1      13.0058              0.0000     1.7127 f
  mem_cmd_o[52] (out)                                             0.0497    0.0026 &   1.7152 f
  data arrival time                                                                    1.7152

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1848


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1842/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1842/Q (MUX21X1)                                               0.3906    0.2739 @   1.5365 f
  io_cmd_o[43] (net)                            5     118.9323              0.0000     1.5365 f
  U1843/INP (NBUFFX2)                                             0.3962    0.0745 @   1.6110 f
  U1843/Z (NBUFFX2)                                               0.0584    0.1007 @   1.7117 f
  mem_cmd_o[43] (net)                           1      19.3516              0.0000     1.7117 f
  mem_cmd_o[43] (out)                                             0.0585    0.0035 @   1.7152 f
  data arrival time                                                                    1.7152

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1848


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1784/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1784/Q (MUX21X1)                                               0.3957    0.2907 @   1.5620 r
  io_cmd_o[14] (net)                            4     115.5510              0.0000     1.5620 r
  U1785/INP (NBUFFX2)                                             0.4031    0.0438 @   1.6059 r
  U1785/Z (NBUFFX2)                                               0.0463    0.1063     1.7122 r
  mem_cmd_o[14] (net)                           1       3.8597              0.0000     1.7122 r
  mem_cmd_o[14] (out)                                             0.0463    0.0000 &   1.7123 r
  data arrival time                                                                    1.7123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1877


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1852/S (MUX21X1)                                               0.6283    0.0740 @   1.2596 r
  U1852/Q (MUX21X1)                                               0.3497    0.2590 @   1.5187 f
  io_cmd_o[52] (net)                            4     106.2049              0.0000     1.5187 f
  U1853/INP (NBUFFX2)                                             0.3533    0.0988 @   1.6175 f
  U1853/Z (NBUFFX2)                                               0.0497    0.0921     1.7096 f
  mem_cmd_o[52] (net)                           1      13.0058              0.0000     1.7096 f
  mem_cmd_o[52] (out)                                             0.0497    0.0026 &   1.7121 f
  data arrival time                                                                    1.7121

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1879


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1842/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1842/Q (MUX21X1)                                               0.3906    0.2750 @   1.5334 f
  io_cmd_o[43] (net)                            5     118.9323              0.0000     1.5334 f
  U1843/INP (NBUFFX2)                                             0.3962    0.0745 @   1.6079 f
  U1843/Z (NBUFFX2)                                               0.0584    0.1007 @   1.7086 f
  mem_cmd_o[43] (net)                           1      19.3516              0.0000     1.7086 f
  mem_cmd_o[43] (out)                                             0.0585    0.0035 @   1.7121 f
  data arrival time                                                                    1.7121

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1879


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1808/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1808/Q (MUX21X1)                                               0.3627    0.2817 @   1.5531 r
  io_cmd_o[26] (net)                            5     106.2869              0.0000     1.5531 r
  U1809/INP (NBUFFX2)                                             0.3670    0.0539 @   1.6069 r
  U1809/Z (NBUFFX2)                                               0.0435    0.1013     1.7083 r
  mem_cmd_o[26] (net)                           1       3.0578              0.0000     1.7083 r
  mem_cmd_o[26] (out)                                             0.0435    0.0031 &   1.7113 r
  data arrival time                                                                    1.7113

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1887


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1784/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1784/Q (MUX21X1)                                               0.3957    0.2934 @   1.5605 r
  io_cmd_o[14] (net)                            4     115.5510              0.0000     1.5605 r
  U1785/INP (NBUFFX2)                                             0.4031    0.0438 @   1.6044 r
  U1785/Z (NBUFFX2)                                               0.0463    0.1063     1.7107 r
  mem_cmd_o[14] (net)                           1       3.8597              0.0000     1.7107 r
  mem_cmd_o[14] (out)                                             0.0463    0.0000 &   1.7108 r
  data arrival time                                                                    1.7108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1808/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1808/Q (MUX21X1)                                               0.3627    0.2844 @   1.5516 r
  io_cmd_o[26] (net)                            5     106.2869              0.0000     1.5516 r
  U1809/INP (NBUFFX2)                                             0.3670    0.0539 @   1.6055 r
  U1809/Z (NBUFFX2)                                               0.0435    0.1013     1.7068 r
  mem_cmd_o[26] (net)                           1       3.0578              0.0000     1.7068 r
  mem_cmd_o[26] (out)                                             0.0435    0.0031 &   1.7098 r
  data arrival time                                                                    1.7098

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1902


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1774/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1774/Q (MUX21X1)                                               0.3144    0.2633 @   1.5288 r
  io_cmd_o[9] (net)                             4      90.8837              0.0000     1.5288 r
  U1775/INP (NBUFFX2)                                             0.3171    0.0710 @   1.5998 r
  U1775/Z (NBUFFX2)                                               0.0450    0.0993     1.6991 r
  mem_cmd_o[9] (net)                            1       6.1823              0.0000     1.6991 r
  mem_cmd_o[9] (out)                                              0.0450    0.0063 &   1.7054 r
  data arrival time                                                                    1.7054

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1946


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1774/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1774/Q (MUX21X1)                                               0.3144    0.2659 @   1.5274 r
  io_cmd_o[9] (net)                             4      90.8837              0.0000     1.5274 r
  U1775/INP (NBUFFX2)                                             0.3171    0.0710 @   1.5984 r
  U1775/Z (NBUFFX2)                                               0.0450    0.0993     1.6977 r
  mem_cmd_o[9] (net)                            1       6.1823              0.0000     1.6977 r
  mem_cmd_o[9] (out)                                              0.0450    0.0063 &   1.7040 r
  data arrival time                                                                    1.7040

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1960


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1782/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1782/Q (MUX21X1)                                               0.3414    0.2726 @   1.5433 r
  io_cmd_o[13] (net)                            4      99.1972              0.0000     1.5433 r
  U1783/INP (NBUFFX2)                                             0.3453    0.0429 @   1.5862 r
  U1783/Z (NBUFFX2)                                               0.0606    0.1152 @   1.7014 r
  mem_cmd_o[13] (net)                           1      18.1412              0.0000     1.7014 r
  mem_cmd_o[13] (out)                                             0.0607    0.0020 @   1.7034 r
  data arrival time                                                                    1.7034

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1966


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1792/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1792/Q (MUX21X1)                                               0.3399    0.2731 @   1.5351 r
  io_cmd_o[18] (net)                            4      99.0462              0.0000     1.5351 r
  U1793/INP (NBUFFX2)                                             0.3433    0.0641 @   1.5992 r
  U1793/Z (NBUFFX2)                                               0.0442    0.1004     1.6996 r
  mem_cmd_o[18] (net)                           1       4.5356              0.0000     1.6996 r
  mem_cmd_o[18] (out)                                             0.0442    0.0032 &   1.7027 r
  data arrival time                                                                    1.7027

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1973


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1782/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1782/Q (MUX21X1)                                               0.3414    0.2752 @   1.5420 r
  io_cmd_o[13] (net)                            4      99.1972              0.0000     1.5420 r
  U1783/INP (NBUFFX2)                                             0.3453    0.0429 @   1.5849 r
  U1783/Z (NBUFFX2)                                               0.0606    0.1152 @   1.7000 r
  mem_cmd_o[13] (net)                           1      18.1412              0.0000     1.7000 r
  mem_cmd_o[13] (out)                                             0.0607    0.0020 @   1.7020 r
  data arrival time                                                                    1.7020

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1980


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1792/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1792/Q (MUX21X1)                                               0.3399    0.2757 @   1.5336 r
  io_cmd_o[18] (net)                            4      99.0462              0.0000     1.5336 r
  U1793/INP (NBUFFX2)                                             0.3433    0.0641 @   1.5977 r
  U1793/Z (NBUFFX2)                                               0.0442    0.1004     1.6981 r
  mem_cmd_o[18] (net)                           1       4.5356              0.0000     1.6981 r
  mem_cmd_o[18] (out)                                             0.0442    0.0032 &   1.7013 r
  data arrival time                                                                    1.7013

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1987


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1822/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1822/Q (MUX21X1)                                               0.3919    0.2894 @   1.5608 r
  io_cmd_o[33] (net)                            4     114.3912              0.0000     1.5608 r
  U1823/INP (NBUFFX2)                                             0.3986    0.0364 @   1.5972 r
  U1823/Z (NBUFFX2)                                               0.0433    0.1032     1.7004 r
  mem_cmd_o[33] (net)                           1       1.6122              0.0000     1.7004 r
  mem_cmd_o[33] (out)                                             0.0433    0.0000 &   1.7004 r
  data arrival time                                                                    1.7004

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1996


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1822/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1822/Q (MUX21X1)                                               0.3919    0.2921 @   1.5595 r
  io_cmd_o[33] (net)                            4     114.3912              0.0000     1.5595 r
  U1823/INP (NBUFFX2)                                             0.3986    0.0364 @   1.5959 r
  U1823/Z (NBUFFX2)                                               0.0433    0.1032     1.6990 r
  mem_cmd_o[33] (net)                           1       1.6122              0.0000     1.6990 r
  mem_cmd_o[33] (out)                                             0.0433    0.0000 &   1.6990 r
  data arrival time                                                                    1.6990

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2010


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1816/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1816/Q (MUX21X1)                                               0.3309    0.2700 @   1.5325 r
  io_cmd_o[30] (net)                            4      96.3206              0.0000     1.5325 r
  U1817/INP (NBUFFX2)                                             0.3340    0.0655 @   1.5980 r
  U1817/Z (NBUFFX2)                                               0.0413    0.0971     1.6951 r
  mem_cmd_o[30] (net)                           1       2.5917              0.0000     1.6951 r
  mem_cmd_o[30] (out)                                             0.0413    0.0031 &   1.6981 r
  data arrival time                                                                    1.6981

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2019


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1814/S (MUX21X1)                                               0.6026    0.0715 @   1.2624 f
  U1814/Q (MUX21X1)                                               0.3320    0.2693 @   1.5317 r
  io_cmd_o[29] (net)                            4      96.2576              0.0000     1.5317 r
  U1815/INP (NBUFFX2)                                             0.3356    0.0496 @   1.5813 r
  U1815/Z (NBUFFX2)                                               0.0449    0.1005     1.6818 r
  mem_cmd_o[29] (net)                           1       5.4113              0.0000     1.6818 r
  mem_cmd_o[29] (out)                                             0.0449    0.0161 &   1.6979 r
  data arrival time                                                                    1.6979

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2021


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U5079/IN1 (AND2X1)                                              0.5984    0.0007 @   1.1864 r
  U5079/Q (AND2X1)                                                0.4605    0.2992 @   1.4856 r
  io_cmd_o[0] (net)                             4     136.2375              0.0000     1.4856 r
  U1758/INP (NBUFFX2)                                             0.4708    0.0799 @   1.5655 r
  U1758/Z (NBUFFX2)                                               0.0630    0.1273     1.6928 r
  mem_cmd_o[0] (net)                            1      14.8538              0.0000     1.6928 r
  mem_cmd_o[0] (out)                                              0.0630    0.0042 &   1.6969 r
  data arrival time                                                                    1.6969

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2031


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1816/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1816/Q (MUX21X1)                                               0.3309    0.2727 @   1.5310 r
  io_cmd_o[30] (net)                            4      96.3206              0.0000     1.5310 r
  U1817/INP (NBUFFX2)                                             0.3340    0.0655 @   1.5965 r
  U1817/Z (NBUFFX2)                                               0.0413    0.0971     1.6936 r
  mem_cmd_o[30] (net)                           1       2.5917              0.0000     1.6936 r
  mem_cmd_o[30] (out)                                             0.0413    0.0031 &   1.6967 r
  data arrival time                                                                    1.6967

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2033


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1814/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1814/Q (MUX21X1)                                               0.3320    0.2719 @   1.5303 r
  io_cmd_o[29] (net)                            4      96.2576              0.0000     1.5303 r
  U1815/INP (NBUFFX2)                                             0.3356    0.0496 @   1.5799 r
  U1815/Z (NBUFFX2)                                               0.0449    0.1005     1.6804 r
  mem_cmd_o[29] (net)                           1       5.4113              0.0000     1.6804 r
  mem_cmd_o[29] (out)                                             0.0449    0.0161 &   1.6965 r
  data arrival time                                                                    1.6965

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2035


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1766/S (MUX21X1)                                               0.6020    0.0663 @   1.2573 f
  U1766/Q (MUX21X1)                                               0.3624    0.2798 @   1.5371 r
  io_cmd_o[5] (net)                             4     105.6190              0.0000     1.5371 r
  U1767/INP (NBUFFX2)                                             0.3672    0.0431 @   1.5802 r
  U1767/Z (NBUFFX2)                                               0.0483    0.1058     1.6860 r
  mem_cmd_o[5] (net)                            1       6.8615              0.0000     1.6860 r
  mem_cmd_o[5] (out)                                              0.0483    0.0103 &   1.6963 r
  data arrival time                                                                    1.6963

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2037


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1786/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1786/Q (MUX21X1)                                               0.3682    0.2641 @   1.5215 f
  io_cmd_o[15] (net)                            4     111.6225              0.0000     1.5215 f
  U1787/INP (NBUFFX2)                                             0.3733    0.0816 @   1.6031 f
  U1787/Z (NBUFFX2)                                               0.0452    0.0883     1.6913 f
  mem_cmd_o[15] (net)                           1       8.6804              0.0000     1.6913 f
  mem_cmd_o[15] (out)                                             0.0452    0.0043 &   1.6956 f
  data arrival time                                                                    1.6956

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2044


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1824/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1824/Q (MUX21X1)                                               0.3304    0.2693 @   1.5195 r
  io_cmd_o[34] (net)                            4      96.0251              0.0000     1.5195 r
  U1825/INP (NBUFFX2)                                             0.3336    0.0713 @   1.5908 r
  U1825/Z (NBUFFX2)                                               0.0472    0.1024     1.6933 r
  mem_cmd_o[34] (net)                           1       7.2683              0.0000     1.6933 r
  mem_cmd_o[34] (out)                                             0.0472    0.0022 &   1.6954 r
  data arrival time                                                                    1.6954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1766/S (MUX21X1)                                               0.6277    0.0674 @   1.2531 r
  U1766/Q (MUX21X1)                                               0.3624    0.2825 @   1.5356 r
  io_cmd_o[5] (net)                             4     105.6190              0.0000     1.5356 r
  U1767/INP (NBUFFX2)                                             0.3672    0.0431 @   1.5787 r
  U1767/Z (NBUFFX2)                                               0.0483    0.1058     1.6845 r
  mem_cmd_o[5] (net)                            1       6.8615              0.0000     1.6845 r
  mem_cmd_o[5] (out)                                              0.0483    0.0103 &   1.6948 r
  data arrival time                                                                    1.6948

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2052


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1796/S (MUX21X1)                                               0.6032    0.0805 @   1.2715 f
  U1796/Q (MUX21X1)                                               0.3705    0.2816 @   1.5531 r
  io_cmd_o[20] (net)                            4     107.7036              0.0000     1.5531 r
  U1797/INP (NBUFFX2)                                             0.3764    0.0340 @   1.5871 r
  U1797/Z (NBUFFX2)                                               0.0449    0.1033     1.6904 r
  mem_cmd_o[20] (net)                           1       3.8021              0.0000     1.6904 r
  mem_cmd_o[20] (out)                                             0.0449    0.0036 &   1.6940 r
  data arrival time                                                                    1.6940

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2060


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1824/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1824/Q (MUX21X1)                                               0.3304    0.2719 @   1.5179 r
  io_cmd_o[34] (net)                            4      96.0251              0.0000     1.5179 r
  U1825/INP (NBUFFX2)                                             0.3336    0.0713 @   1.5892 r
  U1825/Z (NBUFFX2)                                               0.0472    0.1024     1.6916 r
  mem_cmd_o[34] (net)                           1       7.2683              0.0000     1.6916 r
  mem_cmd_o[34] (out)                                             0.0472    0.0022 &   1.6938 r
  data arrival time                                                                    1.6938

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2062


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1830/S (MUX21X1)                                               0.6006    0.0587 @   1.2497 f
  U1830/Q (MUX21X1)                                               0.4391    0.2900 @   1.5397 f
  io_cmd_o[37] (net)                            5     133.2700              0.0000     1.5397 f
  U1831/INP (NBUFFX2)                                             0.4485    0.0543 @   1.5940 f
  U1831/Z (NBUFFX2)                                               0.0484    0.0927     1.6867 f
  mem_cmd_o[37] (net)                           1       8.7681              0.0000     1.6867 f
  mem_cmd_o[37] (out)                                             0.0484    0.0066 &   1.6933 f
  data arrival time                                                                    1.6933

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2067


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1796/S (MUX21X1)                                               0.6288    0.0818 @   1.2675 r
  U1796/Q (MUX21X1)                                               0.3705    0.2843 @   1.5518 r
  io_cmd_o[20] (net)                            4     107.7036              0.0000     1.5518 r
  U1797/INP (NBUFFX2)                                             0.3764    0.0340 @   1.5858 r
  U1797/Z (NBUFFX2)                                               0.0449    0.1033     1.6890 r
  mem_cmd_o[20] (net)                           1       3.8021              0.0000     1.6890 r
  mem_cmd_o[20] (out)                                             0.0449    0.0036 &   1.6926 r
  data arrival time                                                                    1.6926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1786/S (MUX21X1)                                               0.6276    0.0675 @   1.2532 r
  U1786/Q (MUX21X1)                                               0.3682    0.2651 @   1.5183 f
  io_cmd_o[15] (net)                            4     111.6225              0.0000     1.5183 f
  U1787/INP (NBUFFX2)                                             0.3733    0.0816 @   1.5999 f
  U1787/Z (NBUFFX2)                                               0.0452    0.0883     1.6882 f
  mem_cmd_o[15] (net)                           1       8.6804              0.0000     1.6882 f
  mem_cmd_o[15] (out)                                             0.0452    0.0043 &   1.6924 f
  data arrival time                                                                    1.6924

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1830/S (MUX21X1)                                               0.6263    0.0598 @   1.2455 r
  U1830/Q (MUX21X1)                                               0.4391    0.2910 @   1.5365 f
  io_cmd_o[37] (net)                            5     133.2700              0.0000     1.5365 f
  U1831/INP (NBUFFX2)                                             0.4485    0.0543 @   1.5908 f
  U1831/Z (NBUFFX2)                                               0.0484    0.0927     1.6835 f
  mem_cmd_o[37] (net)                           1       8.7681              0.0000     1.6835 f
  mem_cmd_o[37] (out)                                             0.0484    0.0066 &   1.6901 f
  data arrival time                                                                    1.6901

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2099


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1820/S (MUX21X1)                                               0.6032    0.0806 @   1.2716 f
  U1820/Q (MUX21X1)                                               0.3357    0.2706 @   1.5422 r
  io_cmd_o[32] (net)                            4      97.3888              0.0000     1.5422 r
  U1821/INP (NBUFFX2)                                             0.3394    0.0447 @   1.5869 r
  U1821/Z (NBUFFX2)                                               0.0421    0.0982     1.6851 r
  mem_cmd_o[32] (net)                           1       3.0338              0.0000     1.6851 r
  mem_cmd_o[32] (out)                                             0.0421    0.0048 &   1.6899 r
  data arrival time                                                                    1.6899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1800/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1800/Q (MUX21X1)                                               0.3311    0.2704 @   1.5324 r
  io_cmd_o[22] (net)                            4      96.4893              0.0000     1.5324 r
  U1801/INP (NBUFFX2)                                             0.3340    0.0584 @   1.5908 r
  U1801/Z (NBUFFX2)                                               0.0431    0.0987     1.6895 r
  mem_cmd_o[22] (net)                           1       3.9699              0.0000     1.6895 r
  mem_cmd_o[22] (out)                                             0.0431    0.0000 &   1.6896 r
  data arrival time                                                                    1.6896

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2104


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1794/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1794/Q (MUX21X1)                                               0.3396    0.2525 @   1.5239 f
  io_cmd_o[19] (net)                            4     102.5869              0.0000     1.5239 f
  U1795/INP (NBUFFX2)                                             0.3435    0.0749 @   1.5988 f
  U1795/Z (NBUFFX2)                                               0.0423    0.0850     1.6838 f
  mem_cmd_o[19] (net)                           1       7.3360              0.0000     1.6838 f
  mem_cmd_o[19] (out)                                             0.0423    0.0057 &   1.6894 f
  data arrival time                                                                    1.6894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1836/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1836/Q (MUX21X1)                                               0.3517    0.2577 @   1.5202 f
  io_cmd_o[40] (net)                            5     106.4969              0.0000     1.5202 f
  U1837/INP (NBUFFX2)                                             0.3561    0.0867 @   1.6069 f
  U1837/Z (NBUFFX2)                                               0.0366    0.0799     1.6869 f
  mem_cmd_o[40] (net)                           1       2.3421              0.0000     1.6869 f
  mem_cmd_o[40] (out)                                             0.0366    0.0019 &   1.6887 f
  data arrival time                                                                    1.6887

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2113


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1798/S (MUX21X1)                                               0.6026    0.0714 @   1.2624 f
  U1798/Q (MUX21X1)                                               0.3268    0.2679 @   1.5303 r
  io_cmd_o[21] (net)                            4      94.7952              0.0000     1.5303 r
  U1799/INP (NBUFFX2)                                             0.3300    0.0622 @   1.5925 r
  U1799/Z (NBUFFX2)                                               0.0406    0.0961     1.6887 r
  mem_cmd_o[21] (net)                           1       2.1387              0.0000     1.6887 r
  mem_cmd_o[21] (out)                                             0.0406    0.0000 &   1.6887 r
  data arrival time                                                                    1.6887

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2113


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1820/S (MUX21X1)                                               0.6288    0.0819 @   1.2675 r
  U1820/Q (MUX21X1)                                               0.3357    0.2733 @   1.5408 r
  io_cmd_o[32] (net)                            4      97.3888              0.0000     1.5408 r
  U1821/INP (NBUFFX2)                                             0.3394    0.0447 @   1.5855 r
  U1821/Z (NBUFFX2)                                               0.0421    0.0982     1.6838 r
  mem_cmd_o[32] (net)                           1       3.0338              0.0000     1.6838 r
  mem_cmd_o[32] (out)                                             0.0421    0.0048 &   1.6886 r
  data arrival time                                                                    1.6886

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2114


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1800/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1800/Q (MUX21X1)                                               0.3311    0.2731 @   1.5310 r
  io_cmd_o[22] (net)                            4      96.4893              0.0000     1.5310 r
  U1801/INP (NBUFFX2)                                             0.3340    0.0584 @   1.5894 r
  U1801/Z (NBUFFX2)                                               0.0431    0.0987     1.6881 r
  mem_cmd_o[22] (net)                           1       3.9699              0.0000     1.6881 r
  mem_cmd_o[22] (out)                                             0.0431    0.0000 &   1.6881 r
  data arrival time                                                                    1.6881

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2119


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1802/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1802/Q (MUX21X1)                                               0.3401    0.2726 @   1.5440 r
  io_cmd_o[23] (net)                            4      98.9013              0.0000     1.5440 r
  U1803/INP (NBUFFX2)                                             0.3439    0.0441 @   1.5881 r
  U1803/Z (NBUFFX2)                                               0.0429    0.0992     1.6873 r
  mem_cmd_o[23] (net)                           1       3.4322              0.0000     1.6873 r
  mem_cmd_o[23] (out)                                             0.0429    0.0000 &   1.6873 r
  data arrival time                                                                    1.6873

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2127


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1798/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1798/Q (MUX21X1)                                               0.3268    0.2705 @   1.5288 r
  io_cmd_o[21] (net)                            4      94.7952              0.0000     1.5288 r
  U1799/INP (NBUFFX2)                                             0.3300    0.0622 @   1.5911 r
  U1799/Z (NBUFFX2)                                               0.0406    0.0961     1.6872 r
  mem_cmd_o[21] (net)                           1       2.1387              0.0000     1.6872 r
  mem_cmd_o[21] (out)                                             0.0406    0.0000 &   1.6872 r
  data arrival time                                                                    1.6872

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2128


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1794/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1794/Q (MUX21X1)                                               0.3396    0.2535 @   1.5208 f
  io_cmd_o[19] (net)                            4     102.5869              0.0000     1.5208 f
  U1795/INP (NBUFFX2)                                             0.3435    0.0749 @   1.5958 f
  U1795/Z (NBUFFX2)                                               0.0423    0.0850     1.6808 f
  mem_cmd_o[19] (net)                           1       7.3360              0.0000     1.6808 f
  mem_cmd_o[19] (out)                                             0.0423    0.0057 &   1.6864 f
  data arrival time                                                                    1.6864

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2136


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1802/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1802/Q (MUX21X1)                                               0.3401    0.2752 @   1.5425 r
  io_cmd_o[23] (net)                            4      98.9013              0.0000     1.5425 r
  U1803/INP (NBUFFX2)                                             0.3439    0.0441 @   1.5866 r
  U1803/Z (NBUFFX2)                                               0.0429    0.0992     1.6858 r
  mem_cmd_o[23] (net)                           1       3.4322              0.0000     1.6858 r
  mem_cmd_o[23] (out)                                             0.0429    0.0000 &   1.6858 r
  data arrival time                                                                    1.6858

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2142


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1836/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1836/Q (MUX21X1)                                               0.3517    0.2587 @   1.5171 f
  io_cmd_o[40] (net)                            5     106.4969              0.0000     1.5171 f
  U1837/INP (NBUFFX2)                                             0.3561    0.0867 @   1.6038 f
  U1837/Z (NBUFFX2)                                               0.0366    0.0799     1.6837 f
  mem_cmd_o[40] (net)                           1       2.3421              0.0000     1.6837 f
  mem_cmd_o[40] (out)                                             0.0366    0.0019 &   1.6856 f
  data arrival time                                                                    1.6856

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2144


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1844/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1844/Q (MUX21X1)                                               0.3424    0.2736 @   1.5376 r
  io_cmd_o[44] (net)                            4      99.7171              0.0000     1.5376 r
  U1845/INP (NBUFFX2)                                             0.3462    0.0451 @   1.5826 r
  U1845/Z (NBUFFX2)                                               0.0430    0.0995     1.6821 r
  mem_cmd_o[44] (net)                           1       3.4501              0.0000     1.6821 r
  mem_cmd_o[44] (out)                                             0.0430    0.0019 &   1.6840 r
  data arrival time                                                                    1.6840

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2160


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1834/S (MUX21X1)                                               0.6027    0.0708 @   1.2618 f
  U1834/Q (MUX21X1)                                               0.4961    0.3256 @   1.5874 r
  io_cmd_o[39] (net)                            5     146.4718              0.0000     1.5874 r
  io_cmd_o[39] (out)                                              0.5083    0.0964 @   1.6838 r
  data arrival time                                                                    1.6838

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2162


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1850/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1850/Q (MUX21X1)                                               0.3247    0.2672 @   1.5245 r
  io_cmd_o[51] (net)                            4      94.1920              0.0000     1.5245 r
  U1851/INP (NBUFFX2)                                             0.3278    0.0629 @   1.5874 r
  U1851/Z (NBUFFX2)                                               0.0408    0.0962     1.6836 r
  mem_cmd_o[51] (net)                           1       2.4171              0.0000     1.6836 r
  mem_cmd_o[51] (out)                                             0.0408    0.0000 &   1.6837 r
  data arrival time                                                                    1.6837

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2163


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1762/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1762/Q (MUX21X1)                                               0.3000    0.2576 @   1.5215 r
  io_cmd_o[2] (net)                             4      86.2421              0.0000     1.5215 r
  U1763/INP (NBUFFX2)                                             0.3023    0.0625 @   1.5840 r
  U1763/Z (NBUFFX2)                                               0.0431    0.0966     1.6806 r
  mem_cmd_o[2] (net)                            1       5.2568              0.0000     1.6806 r
  mem_cmd_o[2] (out)                                              0.0431    0.0025 &   1.6831 r
  data arrival time                                                                    1.6831

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2169


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1844/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1844/Q (MUX21X1)                                               0.3424    0.2763 @   1.5361 r
  io_cmd_o[44] (net)                            4      99.7171              0.0000     1.5361 r
  U1845/INP (NBUFFX2)                                             0.3462    0.0451 @   1.5812 r
  U1845/Z (NBUFFX2)                                               0.0430    0.0995     1.6807 r
  mem_cmd_o[44] (net)                           1       3.4501              0.0000     1.6807 r
  mem_cmd_o[44] (out)                                             0.0430    0.0019 &   1.6825 r
  data arrival time                                                                    1.6825

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2175


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  icc_place1976/S (MUX21X1)                                       0.6026    0.0728 @   1.2638 f
  icc_place1976/Q (MUX21X1)                                       0.5613    0.3471 @   1.6108 r
  io_cmd_o[53] (net)                            4     166.3791              0.0000     1.6108 r
  io_cmd_o[53] (out)                                              0.5798    0.0715 @   1.6824 r
  data arrival time                                                                    1.6824

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2176


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1834/S (MUX21X1)                                               0.6283    0.0720 @   1.2577 r
  U1834/Q (MUX21X1)                                               0.4961    0.3283 @   1.5860 r
  io_cmd_o[39] (net)                            5     146.4718              0.0000     1.5860 r
  io_cmd_o[39] (out)                                              0.5083    0.0964 @   1.6824 r
  data arrival time                                                                    1.6824

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2176


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1850/S (MUX21X1)                                               0.6277    0.0675 @   1.2532 r
  U1850/Q (MUX21X1)                                               0.3247    0.2698 @   1.5230 r
  io_cmd_o[51] (net)                            4      94.1920              0.0000     1.5230 r
  U1851/INP (NBUFFX2)                                             0.3278    0.0629 @   1.5859 r
  U1851/Z (NBUFFX2)                                               0.0408    0.0962     1.6821 r
  mem_cmd_o[51] (net)                           1       2.4171              0.0000     1.6821 r
  mem_cmd_o[51] (out)                                             0.0408    0.0000 &   1.6821 r
  data arrival time                                                                    1.6821

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2179


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1762/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1762/Q (MUX21X1)                                               0.3000    0.2602 @   1.5201 r
  io_cmd_o[2] (net)                             4      86.2421              0.0000     1.5201 r
  U1763/INP (NBUFFX2)                                             0.3023    0.0625 @   1.5826 r
  U1763/Z (NBUFFX2)                                               0.0431    0.0966     1.6792 r
  mem_cmd_o[2] (net)                            1       5.2568              0.0000     1.6792 r
  mem_cmd_o[2] (out)                                              0.0431    0.0025 &   1.6816 r
  data arrival time                                                                    1.6816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U5079/IN1 (AND2X1)                                              0.5722    0.0007 @   1.1917 f
  U5079/Q (AND2X1)                                                0.4707    0.3044 @   1.4961 f
  io_cmd_o[0] (net)                             4     136.0127              0.0000     1.4961 f
  U1758/INP (NBUFFX2)                                             0.4808    0.0799 @   1.5760 f
  U1758/Z (NBUFFX2)                                               0.0572    0.1019     1.6779 f
  mem_cmd_o[0] (net)                            1      14.8538              0.0000     1.6779 f
  mem_cmd_o[0] (out)                                              0.0572    0.0037 &   1.6816 f
  data arrival time                                                                    1.6816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1772/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1772/Q (MUX21X1)                                               0.3121    0.2634 @   1.5290 r
  io_cmd_o[8] (net)                             4      90.5411              0.0000     1.5290 r
  U1773/INP (NBUFFX2)                                             0.3146    0.0515 @   1.5804 r
  U1773/Z (NBUFFX2)                                               0.0432    0.0975     1.6780 r
  mem_cmd_o[8] (net)                            1       4.8773              0.0000     1.6780 r
  mem_cmd_o[8] (out)                                              0.0432    0.0031 &   1.6811 r
  data arrival time                                                                    1.6811

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2189


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  icc_place1976/S (MUX21X1)                                       0.6283    0.0740 @   1.2597 r
  icc_place1976/Q (MUX21X1)                                       0.5613    0.3498 @   1.6095 r
  io_cmd_o[53] (net)                            4     166.3791              0.0000     1.6095 r
  io_cmd_o[53] (out)                                              0.5798    0.0715 @   1.6811 r
  data arrival time                                                                    1.6811

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2189


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1812/S (MUX21X1)                                               0.6025    0.0766 @   1.2676 f
  U1812/Q (MUX21X1)                                               0.1243    0.1513     1.4189 f
  n2647 (net)                                   1      31.0046              0.0000     1.4189 f
  icc_place1898/INP (NBUFFX2)                                     0.1243    0.0233 &   1.4423 f
  icc_place1898/Z (NBUFFX2)                                       0.2671    0.1591 @   1.6014 f
  mem_cmd_o[28] (net)                           4     156.9621              0.0000     1.6014 f
  mem_cmd_o[28] (out)                                             0.2944    0.0785 @   1.6798 f
  data arrival time                                                                    1.6798

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2202


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1770/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1770/Q (MUX21X1)                                               0.3869    0.2921 @   1.5575 r
  io_cmd_o[7] (net)                             4     114.3482              0.0000     1.5575 r
  io_cmd_o[7] (out)                                               0.3909    0.1221 @   1.6796 r
  data arrival time                                                                    1.6796

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2204


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1772/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1772/Q (MUX21X1)                                               0.3121    0.2660 @   1.5275 r
  io_cmd_o[8] (net)                             4      90.5411              0.0000     1.5275 r
  U1773/INP (NBUFFX2)                                             0.3146    0.0515 @   1.5790 r
  U1773/Z (NBUFFX2)                                               0.0432    0.0975     1.6765 r
  mem_cmd_o[8] (net)                            1       4.8773              0.0000     1.6765 r
  mem_cmd_o[8] (out)                                              0.0432    0.0031 &   1.6796 r
  data arrival time                                                                    1.6796

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2204


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1760/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1760/Q (MUX21X1)                                               0.4489    0.3111 @   1.5749 r
  io_cmd_o[1] (net)                             4     132.5422              0.0000     1.5749 r
  io_cmd_o[1] (out)                                               0.4573    0.1035 @   1.6783 r
  data arrival time                                                                    1.6783

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2217


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1770/S (MUX21X1)                                               0.6285    0.0757 @   1.2614 r
  U1770/Q (MUX21X1)                                               0.3869    0.2947 @   1.5561 r
  io_cmd_o[7] (net)                             4     114.3482              0.0000     1.5561 r
  io_cmd_o[7] (out)                                               0.3909    0.1221 @   1.6782 r
  data arrival time                                                                    1.6782

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2218


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1768/S (MUX21X1)                                               0.6021    0.0661 @   1.2571 f
  U1768/Q (MUX21X1)                                               0.3042    0.2595 @   1.5166 r
  io_cmd_o[6] (net)                             4      87.6976              0.0000     1.5166 r
  U1769/INP (NBUFFX2)                                             0.3066    0.0521 @   1.5687 r
  U1769/Z (NBUFFX2)                                               0.0529    0.1057     1.6744 r
  mem_cmd_o[6] (net)                            1      12.8872              0.0000     1.6744 r
  mem_cmd_o[6] (out)                                              0.0529    0.0033 &   1.6778 r
  data arrival time                                                                    1.6778

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2222


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1760/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1760/Q (MUX21X1)                                               0.4489    0.3138 @   1.5735 r
  io_cmd_o[1] (net)                             4     132.5422              0.0000     1.5735 r
  io_cmd_o[1] (out)                                               0.4573    0.1035 @   1.6770 r
  data arrival time                                                                    1.6770

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2230


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1810/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1810/Q (MUX21X1)                                               0.3566    0.2790 @   1.5415 r
  io_cmd_o[27] (net)                            5     104.2330              0.0000     1.5415 r
  U1811/INP (NBUFFX2)                                             0.3608    0.0282 @   1.5697 r
  U1811/Z (NBUFFX2)                                               0.0463    0.1035     1.6732 r
  mem_cmd_o[27] (net)                           1       5.5614              0.0000     1.6732 r
  mem_cmd_o[27] (out)                                             0.0463    0.0037 &   1.6769 r
  data arrival time                                                                    1.6769

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2231


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1812/S (MUX21X1)                                               0.6281    0.0779 @   1.2636 r
  U1812/Q (MUX21X1)                                               0.1243    0.1521     1.4157 f
  n2647 (net)                                   1      31.0046              0.0000     1.4157 f
  icc_place1898/INP (NBUFFX2)                                     0.1243    0.0233 &   1.4390 f
  icc_place1898/Z (NBUFFX2)                                       0.2671    0.1591 @   1.5981 f
  mem_cmd_o[28] (net)                           4     156.9621              0.0000     1.5981 f
  mem_cmd_o[28] (out)                                             0.2944    0.0785 @   1.6766 f
  data arrival time                                                                    1.6766

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2234


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1768/S (MUX21X1)                                               0.6277    0.0673 @   1.2529 r
  U1768/Q (MUX21X1)                                               0.3042    0.2621 @   1.5150 r
  io_cmd_o[6] (net)                             4      87.6976              0.0000     1.5150 r
  U1769/INP (NBUFFX2)                                             0.3066    0.0521 @   1.5671 r
  U1769/Z (NBUFFX2)                                               0.0529    0.1057     1.6729 r
  mem_cmd_o[6] (net)                            1      12.8872              0.0000     1.6729 r
  mem_cmd_o[6] (out)                                              0.0529    0.0033 &   1.6762 r
  data arrival time                                                                    1.6762

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2238


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1810/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1810/Q (MUX21X1)                                               0.3566    0.2817 @   1.5401 r
  io_cmd_o[27] (net)                            5     104.2330              0.0000     1.5401 r
  U1811/INP (NBUFFX2)                                             0.3608    0.0282 @   1.5683 r
  U1811/Z (NBUFFX2)                                               0.0463    0.1035     1.6718 r
  mem_cmd_o[27] (net)                           1       5.5614              0.0000     1.6718 r
  mem_cmd_o[27] (out)                                             0.0463    0.0037 &   1.6754 r
  data arrival time                                                                    1.6754

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2246


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1780/S (MUX21X1)                                               0.5716    0.0020 @   1.1930 f
  U1780/Q (MUX21X1)                                               0.0802    0.1214     1.3144 f
  n4557 (net)                                   1      14.2826              0.0000     1.3144 f
  icc_place1901/INP (NBUFFX2)                                     0.0802    0.0018 &   1.3161 f
  icc_place1901/Z (NBUFFX2)                                       0.3713    0.1774 @   1.4935 f
  n2567 (net)                                   4     218.0905              0.0000     1.4935 f
  icc_place1983/INP (NBUFFX2)                                     0.4192    0.0762 @   1.5697 f
  icc_place1983/Z (NBUFFX2)                                       0.0389    0.0831     1.6528 f
  io_cmd_o[12] (net)                            1       2.0678              0.0000     1.6528 f
  io_cmd_o[12] (out)                                              0.0389    0.0217 &   1.6745 f
  data arrival time                                                                    1.6745

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2255


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1848/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1848/Q (MUX21X1)                                               0.3345    0.2498 @   1.5206 f
  io_cmd_o[46] (net)                            4     100.8303              0.0000     1.5206 f
  U1849/INP (NBUFFX2)                                             0.3384    0.0619 @   1.5824 f
  U1849/Z (NBUFFX2)                                               0.0462    0.0886     1.6710 f
  mem_cmd_o[46] (net)                           1      10.7278              0.0000     1.6710 f
  mem_cmd_o[46] (out)                                             0.0462    0.0025 &   1.6735 f
  data arrival time                                                                    1.6735

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2265


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1788/S (MUX21X1)                                               0.6028    0.0748 @   1.2657 f
  U1788/Q (MUX21X1)                                               0.3307    0.2694 @   1.5351 r
  io_cmd_o[16] (net)                            4      96.0534              0.0000     1.5351 r
  U1789/INP (NBUFFX2)                                             0.3340    0.0362 @   1.5713 r
  U1789/Z (NBUFFX2)                                               0.0436    0.0992     1.6705 r
  mem_cmd_o[16] (net)                           1       4.4289              0.0000     1.6705 r
  mem_cmd_o[16] (out)                                             0.0436    0.0025 &   1.6731 r
  data arrival time                                                                    1.6731

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2269


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1838/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1838/Q (MUX21X1)                                               0.3539    0.2768 @   1.5392 r
  io_cmd_o[41] (net)                            5     102.9471              0.0000     1.5392 r
  U1839/INP (NBUFFX2)                                             0.3588    0.0292 @   1.5684 r
  U1839/Z (NBUFFX2)                                               0.0457    0.1028     1.6713 r
  mem_cmd_o[41] (net)                           1       5.1528              0.0000     1.6713 r
  mem_cmd_o[41] (out)                                             0.0457    0.0015 &   1.6728 r
  data arrival time                                                                    1.6728

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2272


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1846/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1846/Q (MUX21X1)                                               0.3169    0.2435 @   1.5073 f
  io_cmd_o[45] (net)                            4      95.4996              0.0000     1.5073 f
  U1847/INP (NBUFFX2)                                             0.3197    0.0861 @   1.5934 f
  U1847/Z (NBUFFX2)                                               0.0353    0.0780     1.6714 f
  mem_cmd_o[45] (net)                           1       2.4527              0.0000     1.6714 f
  mem_cmd_o[45] (out)                                             0.0353    0.0011 &   1.6725 f
  data arrival time                                                                    1.6725

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2275


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1778/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1778/Q (MUX21X1)                                               0.3446    0.2736 @   1.5450 r
  io_cmd_o[11] (net)                            4     100.0774              0.0000     1.5450 r
  U1779/INP (NBUFFX2)                                             0.3486    0.0275 @   1.5725 r
  U1779/Z (NBUFFX2)                                               0.0410    0.0978     1.6703 r
  mem_cmd_o[11] (net)                           1       1.7760              0.0000     1.6703 r
  mem_cmd_o[11] (out)                                             0.0410    0.0018 &   1.6721 r
  data arrival time                                                                    1.6721

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2279


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1788/S (MUX21X1)                                               0.6285    0.0760 @   1.2617 r
  U1788/Q (MUX21X1)                                               0.3307    0.2720 @   1.5337 r
  io_cmd_o[16] (net)                            4      96.0534              0.0000     1.5337 r
  U1789/INP (NBUFFX2)                                             0.3340    0.0362 @   1.5699 r
  U1789/Z (NBUFFX2)                                               0.0436    0.0992     1.6691 r
  mem_cmd_o[16] (net)                           1       4.4289              0.0000     1.6691 r
  mem_cmd_o[16] (out)                                             0.0436    0.0025 &   1.6716 r
  data arrival time                                                                    1.6716

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2284


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1838/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1838/Q (MUX21X1)                                               0.3539    0.2794 @   1.5378 r
  io_cmd_o[41] (net)                            5     102.9471              0.0000     1.5378 r
  U1839/INP (NBUFFX2)                                             0.3588    0.0292 @   1.5670 r
  U1839/Z (NBUFFX2)                                               0.0457    0.1028     1.6698 r
  mem_cmd_o[41] (net)                           1       5.1528              0.0000     1.6698 r
  mem_cmd_o[41] (out)                                             0.0457    0.0015 &   1.6713 r
  data arrival time                                                                    1.6713

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2287


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1778/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1778/Q (MUX21X1)                                               0.3446    0.2763 @   1.5434 r
  io_cmd_o[11] (net)                            4     100.0774              0.0000     1.5434 r
  U1779/INP (NBUFFX2)                                             0.3486    0.0275 @   1.5709 r
  U1779/Z (NBUFFX2)                                               0.0410    0.0978     1.6687 r
  mem_cmd_o[11] (net)                           1       1.7760              0.0000     1.6687 r
  mem_cmd_o[11] (out)                                             0.0410    0.0018 &   1.6705 r
  data arrival time                                                                    1.6705

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2295


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1848/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1848/Q (MUX21X1)                                               0.3345    0.2508 @   1.5176 f
  io_cmd_o[46] (net)                            4     100.8303              0.0000     1.5176 f
  U1849/INP (NBUFFX2)                                             0.3384    0.0619 @   1.5794 f
  U1849/Z (NBUFFX2)                                               0.0462    0.0886     1.6680 f
  mem_cmd_o[46] (net)                           1      10.7278              0.0000     1.6680 f
  mem_cmd_o[46] (out)                                             0.0462    0.0025 &   1.6705 f
  data arrival time                                                                    1.6705

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2295


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1780/S (MUX21X1)                                               0.5979    0.0020 @   1.1877 r
  U1780/Q (MUX21X1)                                               0.0802    0.1221     1.3097 f
  n4557 (net)                                   1      14.2826              0.0000     1.3097 f
  icc_place1901/INP (NBUFFX2)                                     0.0802    0.0018 &   1.3115 f
  icc_place1901/Z (NBUFFX2)                                       0.3713    0.1774 @   1.4889 f
  n2567 (net)                                   4     218.0905              0.0000     1.4889 f
  icc_place1983/INP (NBUFFX2)                                     0.4192    0.0762 @   1.5651 f
  icc_place1983/Z (NBUFFX2)                                       0.0389    0.0831     1.6482 f
  io_cmd_o[12] (net)                            1       2.0678              0.0000     1.6482 f
  io_cmd_o[12] (out)                                              0.0389    0.0217 &   1.6699 f
  data arrival time                                                                    1.6699

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2301


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1846/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1846/Q (MUX21X1)                                               0.3169    0.2445 @   1.5042 f
  io_cmd_o[45] (net)                            4      95.4996              0.0000     1.5042 f
  U1847/INP (NBUFFX2)                                             0.3197    0.0861 @   1.5903 f
  U1847/Z (NBUFFX2)                                               0.0353    0.0780     1.6683 f
  mem_cmd_o[45] (net)                           1       2.4527              0.0000     1.6683 f
  mem_cmd_o[45] (out)                                             0.0353    0.0011 &   1.6694 f
  data arrival time                                                                    1.6694

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2306


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  icc_place1976/S (MUX21X1)                                       0.6026    0.0728 @   1.2638 f
  icc_place1976/Q (MUX21X1)                                       0.5428    0.3310 @   1.5948 f
  io_cmd_o[53] (net)                            4     166.1543              0.0000     1.5948 f
  io_cmd_o[53] (out)                                              0.5619    0.0708 @   1.6656 f
  data arrival time                                                                    1.6656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1784/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1784/Q (MUX21X1)                                               0.3822    0.2673 @   1.5387 f
  io_cmd_o[14] (net)                            4     115.3262              0.0000     1.5387 f
  U1785/INP (NBUFFX2)                                             0.3898    0.0433 @   1.5820 f
  U1785/Z (NBUFFX2)                                               0.0399    0.0836     1.6656 f
  mem_cmd_o[14] (net)                           1       3.8597              0.0000     1.6656 f
  mem_cmd_o[14] (out)                                             0.0399    0.0000 &   1.6656 f
  data arrival time                                                                    1.6656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  icc_place1976/S (MUX21X1)                                       0.6283    0.0740 @   1.2597 r
  icc_place1976/Q (MUX21X1)                                       0.5428    0.3321 @   1.5918 f
  io_cmd_o[53] (net)                            4     166.1543              0.0000     1.5918 f
  io_cmd_o[53] (out)                                              0.5619    0.0708 @   1.6626 f
  data arrival time                                                                    1.6626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1784/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1784/Q (MUX21X1)                                               0.3822    0.2683 @   1.5355 f
  io_cmd_o[14] (net)                            4     115.3262              0.0000     1.5355 f
  U1785/INP (NBUFFX2)                                             0.3898    0.0433 @   1.5789 f
  U1785/Z (NBUFFX2)                                               0.0399    0.0836     1.6624 f
  mem_cmd_o[14] (net)                           1       3.8597              0.0000     1.6624 f
  mem_cmd_o[14] (out)                                             0.0399    0.0000 &   1.6625 f
  data arrival time                                                                    1.6625

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2375


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1808/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1808/Q (MUX21X1)                                               0.3500    0.2571 @   1.5285 f
  io_cmd_o[26] (net)                            5     106.0173              0.0000     1.5285 f
  U1809/INP (NBUFFX2)                                             0.3544    0.0505 @   1.5791 f
  U1809/Z (NBUFFX2)                                               0.0374    0.0807     1.6597 f
  mem_cmd_o[26] (net)                           1       3.0578              0.0000     1.6597 f
  mem_cmd_o[26] (out)                                             0.0374    0.0020 &   1.6617 f
  data arrival time                                                                    1.6617

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2383


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1834/S (MUX21X1)                                               0.6027    0.0708 @   1.2618 f
  U1834/Q (MUX21X1)                                               0.4790    0.3065 @   1.5683 f
  io_cmd_o[39] (net)                            5     146.0645              0.0000     1.5683 f
  io_cmd_o[39] (out)                                              0.4916    0.0932 @   1.6616 f
  data arrival time                                                                    1.6616

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2384


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1776/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1776/Q (MUX21X1)                                               0.3144    0.2630 @   1.5344 r
  io_cmd_o[10] (net)                            4      90.7712              0.0000     1.5344 r
  U1777/INP (NBUFFX2)                                             0.3175    0.0301 @   1.5645 r
  U1777/Z (NBUFFX2)                                               0.0410    0.0957     1.6602 r
  mem_cmd_o[10] (net)                           1       2.9817              0.0000     1.6602 r
  mem_cmd_o[10] (out)                                             0.0410    0.0000 &   1.6602 r
  data arrival time                                                                    1.6602

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2398


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1776/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1776/Q (MUX21X1)                                               0.3144    0.2656 @   1.5328 r
  io_cmd_o[10] (net)                            4      90.7712              0.0000     1.5328 r
  U1777/INP (NBUFFX2)                                             0.3175    0.0301 @   1.5629 r
  U1777/Z (NBUFFX2)                                               0.0410    0.0957     1.6586 r
  mem_cmd_o[10] (net)                           1       2.9817              0.0000     1.6586 r
  mem_cmd_o[10] (out)                                             0.0410    0.0000 &   1.6586 r
  data arrival time                                                                    1.6586

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2414


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1808/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1808/Q (MUX21X1)                                               0.3500    0.2581 @   1.5254 f
  io_cmd_o[26] (net)                            5     106.0173              0.0000     1.5254 f
  U1809/INP (NBUFFX2)                                             0.3544    0.0505 @   1.5759 f
  U1809/Z (NBUFFX2)                                               0.0374    0.0807     1.6566 f
  mem_cmd_o[26] (net)                           1       3.0578              0.0000     1.6566 f
  mem_cmd_o[26] (out)                                             0.0374    0.0020 &   1.6586 f
  data arrival time                                                                    1.6586

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2414


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1834/S (MUX21X1)                                               0.6283    0.0720 @   1.2577 r
  U1834/Q (MUX21X1)                                               0.4790    0.3076 @   1.5652 f
  io_cmd_o[39] (net)                            5     146.0645              0.0000     1.5652 f
  io_cmd_o[39] (out)                                              0.4916    0.0932 @   1.6585 f
  data arrival time                                                                    1.6585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1818/S (MUX21X1)                                               0.6006    0.0586 @   1.2496 f
  U1818/Q (MUX21X1)                                               0.5187    0.3304 @   1.5800 r
  io_cmd_o[31] (net)                            4     152.5944              0.0000     1.5800 r
  io_cmd_o[31] (out)                                              0.5342    0.0781 @   1.6581 r
  data arrival time                                                                    1.6581

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2419


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1782/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1782/Q (MUX21X1)                                               0.3293    0.2470 @   1.5178 f
  io_cmd_o[13] (net)                            4      98.9724              0.0000     1.5178 f
  U1783/INP (NBUFFX2)                                             0.3334    0.0421 @   1.5599 f
  U1783/Z (NBUFFX2)                                               0.0545    0.0958 @   1.6557 f
  mem_cmd_o[13] (net)                           1      18.1412              0.0000     1.6557 f
  mem_cmd_o[13] (out)                                             0.0545    0.0017 @   1.6574 f
  data arrival time                                                                    1.6574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2426


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1818/S (MUX21X1)                                               0.6263    0.0596 @   1.2453 r
  U1818/Q (MUX21X1)                                               0.5187    0.3332 @   1.5785 r
  io_cmd_o[31] (net)                            4     152.5944              0.0000     1.5785 r
  io_cmd_o[31] (out)                                              0.5342    0.0781 @   1.6565 r
  data arrival time                                                                    1.6565

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2435


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1764/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1764/Q (MUX21X1)                                               0.3007    0.2581 @   1.5236 r
  io_cmd_o[4] (net)                             4      86.5601              0.0000     1.5236 r
  U1765/INP (NBUFFX2)                                             0.3031    0.0315 @   1.5552 r
  U1765/Z (NBUFFX2)                                               0.0439    0.0973     1.6525 r
  mem_cmd_o[4] (net)                            1       5.8027              0.0000     1.6525 r
  mem_cmd_o[4] (out)                                              0.0439    0.0038 &   1.6563 r
  data arrival time                                                                    1.6563

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2437


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1764/S (MUX21X1)                                               0.6284    0.0758 @   1.2614 r
  U1764/Q (MUX21X1)                                               0.3007    0.2607 @   1.5222 r
  io_cmd_o[4] (net)                             4      86.5601              0.0000     1.5222 r
  U1765/INP (NBUFFX2)                                             0.3031    0.0315 @   1.5537 r
  U1765/Z (NBUFFX2)                                               0.0439    0.0973     1.6510 r
  mem_cmd_o[4] (net)                            1       5.8027              0.0000     1.6510 r
  mem_cmd_o[4] (out)                                              0.0439    0.0038 &   1.6549 r
  data arrival time                                                                    1.6549

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2451


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1774/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1774/Q (MUX21X1)                                               0.3030    0.2364 @   1.5020 f
  io_cmd_o[9] (net)                             4      90.6589              0.0000     1.5020 f
  U1775/INP (NBUFFX2)                                             0.3057    0.0665 @   1.5685 f
  U1775/Z (NBUFFX2)                                               0.0393    0.0815     1.6500 f
  mem_cmd_o[9] (net)                            1       6.1823              0.0000     1.6500 f
  mem_cmd_o[9] (out)                                              0.0393    0.0045 &   1.6545 f
  data arrival time                                                                    1.6545

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2455


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1782/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1782/Q (MUX21X1)                                               0.3293    0.2480 @   1.5148 f
  io_cmd_o[13] (net)                            4      98.9724              0.0000     1.5148 f
  U1783/INP (NBUFFX2)                                             0.3334    0.0421 @   1.5569 f
  U1783/Z (NBUFFX2)                                               0.0545    0.0958 @   1.6527 f
  mem_cmd_o[13] (net)                           1      18.1412              0.0000     1.6527 f
  mem_cmd_o[13] (out)                                             0.0545    0.0017 @   1.6544 f
  data arrival time                                                                    1.6544

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2456


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1822/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1822/Q (MUX21X1)                                               0.3785    0.2659 @   1.5373 f
  io_cmd_o[33] (net)                            4     114.1664              0.0000     1.5373 f
  U1823/INP (NBUFFX2)                                             0.3854    0.0362 @   1.5735 f
  U1823/Z (NBUFFX2)                                               0.0370    0.0807     1.6542 f
  mem_cmd_o[33] (net)                           1       1.6122              0.0000     1.6542 f
  mem_cmd_o[33] (out)                                             0.0370    0.0000 &   1.6542 f
  data arrival time                                                                    1.6542

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2458


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1792/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1792/Q (MUX21X1)                                               0.3279    0.2475 @   1.5095 f
  io_cmd_o[18] (net)                            4      98.8214              0.0000     1.5095 f
  U1793/INP (NBUFFX2)                                             0.3314    0.0609 @   1.5704 f
  U1793/Z (NBUFFX2)                                               0.0383    0.0811     1.6515 f
  mem_cmd_o[18] (net)                           1       4.5356              0.0000     1.6515 f
  mem_cmd_o[18] (out)                                             0.0383    0.0022 &   1.6537 f
  data arrival time                                                                    1.6537

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2463


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1832/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1832/Q (MUX21X1)                                               0.3953    0.2921 @   1.5546 r
  io_cmd_o[38] (net)                            5     115.9467              0.0000     1.5546 r
  io_cmd_o[38] (out)                                              0.4017    0.0975 @   1.6521 r
  data arrival time                                                                    1.6521

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2479


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1852/S (MUX21X1)                                               0.6026    0.0727 @   1.2637 f
  U1852/Q (MUX21X1)                                               0.3623    0.2824 @   1.5461 r
  io_cmd_o[52] (net)                            4     106.4296              0.0000     1.5461 r
  io_cmd_o[52] (out)                                              0.3658    0.1056 @   1.6517 r
  data arrival time                                                                    1.6517

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2483


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1774/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1774/Q (MUX21X1)                                               0.3030    0.2374 @   1.4989 f
  io_cmd_o[9] (net)                             4      90.6589              0.0000     1.4989 f
  U1775/INP (NBUFFX2)                                             0.3057    0.0665 @   1.5654 f
  U1775/Z (NBUFFX2)                                               0.0393    0.0815     1.6469 f
  mem_cmd_o[9] (net)                            1       6.1823              0.0000     1.6469 f
  mem_cmd_o[9] (out)                                              0.0393    0.0045 &   1.6514 f
  data arrival time                                                                    1.6514

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2486


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1822/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1822/Q (MUX21X1)                                               0.3785    0.2669 @   1.5343 f
  io_cmd_o[33] (net)                            4     114.1664              0.0000     1.5343 f
  U1823/INP (NBUFFX2)                                             0.3854    0.0362 @   1.5705 f
  U1823/Z (NBUFFX2)                                               0.0370    0.0807     1.6512 f
  mem_cmd_o[33] (net)                           1       1.6122              0.0000     1.6512 f
  mem_cmd_o[33] (out)                                             0.0370    0.0000 &   1.6512 f
  data arrival time                                                                    1.6512

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2488


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1832/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1832/Q (MUX21X1)                                               0.3953    0.2948 @   1.5532 r
  io_cmd_o[38] (net)                            5     115.9467              0.0000     1.5532 r
  io_cmd_o[38] (out)                                              0.4017    0.0975 @   1.6506 r
  data arrival time                                                                    1.6506

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2494


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1792/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1792/Q (MUX21X1)                                               0.3279    0.2485 @   1.5064 f
  io_cmd_o[18] (net)                            4      98.8214              0.0000     1.5064 f
  U1793/INP (NBUFFX2)                                             0.3314    0.0609 @   1.5673 f
  U1793/Z (NBUFFX2)                                               0.0383    0.0811     1.6483 f
  mem_cmd_o[18] (net)                           1       4.5356              0.0000     1.6483 f
  mem_cmd_o[18] (out)                                             0.0383    0.0022 &   1.6506 f
  data arrival time                                                                    1.6506

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2494


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1852/S (MUX21X1)                                               0.6283    0.0740 @   1.2596 r
  U1852/Q (MUX21X1)                                               0.3623    0.2850 @   1.5447 r
  io_cmd_o[52] (net)                            4     106.4296              0.0000     1.5447 r
  io_cmd_o[52] (out)                                              0.3658    0.1056 @   1.6503 r
  data arrival time                                                                    1.6503

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2497


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1770/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1770/Q (MUX21X1)                                               0.3736    0.2690 @   1.5345 f
  io_cmd_o[7] (net)                             4     114.1234              0.0000     1.5345 f
  io_cmd_o[7] (out)                                               0.3776    0.1156 @   1.6501 f
  data arrival time                                                                    1.6501

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2499


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1816/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1816/Q (MUX21X1)                                               0.3191    0.2441 @   1.5066 f
  io_cmd_o[30] (net)                            4      96.0958              0.0000     1.5066 f
  U1817/INP (NBUFFX2)                                             0.3223    0.0625 @   1.5690 f
  U1817/Z (NBUFFX2)                                               0.0355    0.0783     1.6474 f
  mem_cmd_o[30] (net)                           1       2.5917              0.0000     1.6474 f
  mem_cmd_o[30] (out)                                             0.0355    0.0021 &   1.6494 f
  data arrival time                                                                    1.6494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1814/S (MUX21X1)                                               0.6026    0.0715 @   1.2624 f
  U1814/Q (MUX21X1)                                               0.3201    0.2432 @   1.5057 f
  io_cmd_o[29] (net)                            4      96.0329              0.0000     1.5057 f
  U1815/INP (NBUFFX2)                                             0.3238    0.0481 @   1.5537 f
  U1815/Z (NBUFFX2)                                               0.0391    0.0817     1.6354 f
  mem_cmd_o[29] (net)                           1       5.4113              0.0000     1.6354 f
  mem_cmd_o[29] (out)                                             0.0391    0.0138 &   1.6492 f
  data arrival time                                                                    1.6492

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2508


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1760/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1760/Q (MUX21X1)                                               0.4337    0.2904 @   1.5542 f
  io_cmd_o[1] (net)                             4     132.3174              0.0000     1.5542 f
  io_cmd_o[1] (out)                                               0.4424    0.0948 @   1.6490 f
  data arrival time                                                                    1.6490

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2510


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1766/S (MUX21X1)                                               0.6020    0.0663 @   1.2573 f
  U1766/Q (MUX21X1)                                               0.3498    0.2552 @   1.5125 f
  io_cmd_o[5] (net)                             4     105.3942              0.0000     1.5125 f
  U1767/INP (NBUFFX2)                                             0.3548    0.0422 @   1.5546 f
  U1767/Z (NBUFFX2)                                               0.0421    0.0851     1.6397 f
  mem_cmd_o[5] (net)                            1       6.8615              0.0000     1.6397 f
  mem_cmd_o[5] (out)                                              0.0421    0.0090 &   1.6487 f
  data arrival time                                                                    1.6487

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2513


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1824/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1824/Q (MUX21X1)                                               0.3186    0.2433 @   1.4936 f
  io_cmd_o[34] (net)                            4      95.8004              0.0000     1.4936 f
  U1825/INP (NBUFFX2)                                             0.3219    0.0683 @   1.5619 f
  U1825/Z (NBUFFX2)                                               0.0413    0.0837     1.6456 f
  mem_cmd_o[34] (net)                           1       7.2683              0.0000     1.6456 f
  mem_cmd_o[34] (out)                                             0.0413    0.0019 &   1.6475 f
  data arrival time                                                                    1.6475

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2525


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1770/S (MUX21X1)                                               0.6285    0.0757 @   1.2614 r
  U1770/Q (MUX21X1)                                               0.3736    0.2700 @   1.5314 f
  io_cmd_o[7] (net)                             4     114.1234              0.0000     1.5314 f
  io_cmd_o[7] (out)                                               0.3776    0.1156 @   1.6470 f
  data arrival time                                                                    1.6470

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2530


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1796/S (MUX21X1)                                               0.6032    0.0805 @   1.2715 f
  U1796/Q (MUX21X1)                                               0.3577    0.2571 @   1.5286 f
  io_cmd_o[20] (net)                            4     107.4788              0.0000     1.5286 f
  U1797/INP (NBUFFX2)                                             0.3638    0.0338 @   1.5624 f
  U1797/Z (NBUFFX2)                                               0.0388    0.0821     1.6444 f
  mem_cmd_o[20] (net)                           1       3.8021              0.0000     1.6444 f
  mem_cmd_o[20] (out)                                             0.0388    0.0020 &   1.6465 f
  data arrival time                                                                    1.6465

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2535


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1816/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1816/Q (MUX21X1)                                               0.3191    0.2450 @   1.5034 f
  io_cmd_o[30] (net)                            4      96.0958              0.0000     1.5034 f
  U1817/INP (NBUFFX2)                                             0.3223    0.0625 @   1.5659 f
  U1817/Z (NBUFFX2)                                               0.0355    0.0783     1.6442 f
  mem_cmd_o[30] (net)                           1       2.5917              0.0000     1.6442 f
  mem_cmd_o[30] (out)                                             0.0355    0.0021 &   1.6463 f
  data arrival time                                                                    1.6463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1814/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1814/Q (MUX21X1)                                               0.3201    0.2442 @   1.5025 f
  io_cmd_o[29] (net)                            4      96.0329              0.0000     1.5025 f
  U1815/INP (NBUFFX2)                                             0.3238    0.0481 @   1.5506 f
  U1815/Z (NBUFFX2)                                               0.0391    0.0817     1.6323 f
  mem_cmd_o[29] (net)                           1       5.4113              0.0000     1.6323 f
  mem_cmd_o[29] (out)                                             0.0391    0.0138 &   1.6461 f
  data arrival time                                                                    1.6461

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2539


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1760/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1760/Q (MUX21X1)                                               0.4337    0.2915 @   1.5512 f
  io_cmd_o[1] (net)                             4     132.3174              0.0000     1.5512 f
  io_cmd_o[1] (out)                                               0.4424    0.0948 @   1.6460 f
  data arrival time                                                                    1.6460

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2540


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1840/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1840/Q (MUX21X1)                                               0.4246    0.3017 @   1.5730 r
  io_cmd_o[42] (net)                            5     124.7285              0.0000     1.5730 r
  io_cmd_o[42] (out)                                              0.4326    0.0728 @   1.6459 r
  data arrival time                                                                    1.6459

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2541


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1766/S (MUX21X1)                                               0.6277    0.0674 @   1.2531 r
  U1766/Q (MUX21X1)                                               0.3498    0.2562 @   1.5093 f
  io_cmd_o[5] (net)                             4     105.3942              0.0000     1.5093 f
  U1767/INP (NBUFFX2)                                             0.3548    0.0422 @   1.5514 f
  U1767/Z (NBUFFX2)                                               0.0421    0.0851     1.6365 f
  mem_cmd_o[5] (net)                            1       6.8615              0.0000     1.6365 f
  mem_cmd_o[5] (out)                                              0.0421    0.0090 &   1.6455 f
  data arrival time                                                                    1.6455

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2545


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1790/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1790/Q (MUX21X1)                                               0.4828    0.3201 @   1.5703 r
  io_cmd_o[17] (net)                            4     142.1312              0.0000     1.5703 r
  io_cmd_o[17] (out)                                              0.4945    0.0745 @   1.6448 r
  data arrival time                                                                    1.6448

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2552


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1840/S (MUX21X1)                                               0.6288    0.0815 @   1.2671 r
  U1840/Q (MUX21X1)                                               0.4246    0.3044 @   1.5715 r
  io_cmd_o[42] (net)                            5     124.7285              0.0000     1.5715 r
  io_cmd_o[42] (out)                                              0.4326    0.0728 @   1.6443 r
  data arrival time                                                                    1.6443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1824/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1824/Q (MUX21X1)                                               0.3186    0.2443 @   1.4903 f
  io_cmd_o[34] (net)                            4      95.8004              0.0000     1.4903 f
  U1825/INP (NBUFFX2)                                             0.3219    0.0683 @   1.5586 f
  U1825/Z (NBUFFX2)                                               0.0413    0.0837     1.6423 f
  mem_cmd_o[34] (net)                           1       7.2683              0.0000     1.6423 f
  mem_cmd_o[34] (out)                                             0.0413    0.0019 &   1.6442 f
  data arrival time                                                                    1.6442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1796/S (MUX21X1)                                               0.6288    0.0818 @   1.2675 r
  U1796/Q (MUX21X1)                                               0.3577    0.2581 @   1.5256 f
  io_cmd_o[20] (net)                            4     107.4788              0.0000     1.5256 f
  U1797/INP (NBUFFX2)                                             0.3638    0.0338 @   1.5594 f
  U1797/Z (NBUFFX2)                                               0.0388    0.0821     1.6414 f
  mem_cmd_o[20] (net)                           1       3.8021              0.0000     1.6414 f
  mem_cmd_o[20] (out)                                             0.0388    0.0020 &   1.6434 f
  data arrival time                                                                    1.6434

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2566


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1790/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1790/Q (MUX21X1)                                               0.4828    0.3228 @   1.5688 r
  io_cmd_o[17] (net)                            4     142.1312              0.0000     1.5688 r
  io_cmd_o[17] (out)                                              0.4945    0.0745 @   1.6433 r
  data arrival time                                                                    1.6433

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2567


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1800/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1800/Q (MUX21X1)                                               0.3192    0.2445 @   1.5065 f
  io_cmd_o[22] (net)                            4      96.2645              0.0000     1.5065 f
  U1801/INP (NBUFFX2)                                             0.3223    0.0567 @   1.5632 f
  U1801/Z (NBUFFX2)                                               0.0372    0.0799     1.6432 f
  mem_cmd_o[22] (net)                           1       3.9699              0.0000     1.6432 f
  mem_cmd_o[22] (out)                                             0.0372    0.0000 &   1.6432 f
  data arrival time                                                                    1.6432

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2568


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1798/S (MUX21X1)                                               0.6026    0.0714 @   1.2624 f
  U1798/Q (MUX21X1)                                               0.3151    0.2416 @   1.5040 f
  io_cmd_o[21] (net)                            4      94.5705              0.0000     1.5040 f
  U1799/INP (NBUFFX2)                                             0.3184    0.0598 @   1.5638 f
  U1799/Z (NBUFFX2)                                               0.0348    0.0776     1.6414 f
  mem_cmd_o[21] (net)                           1       2.1387              0.0000     1.6414 f
  mem_cmd_o[21] (out)                                             0.0348    0.0000 &   1.6414 f
  data arrival time                                                                    1.6414

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2586


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1820/S (MUX21X1)                                               0.6032    0.0806 @   1.2716 f
  U1820/Q (MUX21X1)                                               0.3238    0.2447 @   1.5162 f
  io_cmd_o[32] (net)                            4      97.1640              0.0000     1.5162 f
  U1821/INP (NBUFFX2)                                             0.3276    0.0435 @   1.5597 f
  U1821/Z (NBUFFX2)                                               0.0363    0.0791     1.6389 f
  mem_cmd_o[32] (net)                           1       3.0338              0.0000     1.6389 f
  mem_cmd_o[32] (out)                                             0.0363    0.0026 &   1.6414 f
  data arrival time                                                                    1.6414

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2586


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1802/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1802/Q (MUX21X1)                                               0.3280    0.2469 @   1.5183 f
  io_cmd_o[23] (net)                            4      98.6765              0.0000     1.5183 f
  U1803/INP (NBUFFX2)                                             0.3320    0.0431 @   1.5613 f
  U1803/Z (NBUFFX2)                                               0.0370    0.0798     1.6412 f
  mem_cmd_o[23] (net)                           1       3.4322              0.0000     1.6412 f
  mem_cmd_o[23] (out)                                             0.0370    0.0000 &   1.6412 f
  data arrival time                                                                    1.6412

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2588


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1800/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1800/Q (MUX21X1)                                               0.3192    0.2455 @   1.5034 f
  io_cmd_o[22] (net)                            4      96.2645              0.0000     1.5034 f
  U1801/INP (NBUFFX2)                                             0.3223    0.0567 @   1.5601 f
  U1801/Z (NBUFFX2)                                               0.0372    0.0799     1.6400 f
  mem_cmd_o[22] (net)                           1       3.9699              0.0000     1.6400 f
  mem_cmd_o[22] (out)                                             0.0372    0.0000 &   1.6401 f
  data arrival time                                                                    1.6401

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2599


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1818/S (MUX21X1)                                               0.6006    0.0586 @   1.2496 f
  U1818/Q (MUX21X1)                                               0.5016    0.3124 @   1.5619 f
  io_cmd_o[31] (net)                            4     152.3697              0.0000     1.5619 f
  io_cmd_o[31] (out)                                              0.5176    0.0767 @   1.6387 f
  data arrival time                                                                    1.6387

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2613


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1820/S (MUX21X1)                                               0.6288    0.0819 @   1.2675 r
  U1820/Q (MUX21X1)                                               0.3238    0.2456 @   1.5132 f
  io_cmd_o[32] (net)                            4      97.1640              0.0000     1.5132 f
  U1821/INP (NBUFFX2)                                             0.3276    0.0435 @   1.5567 f
  U1821/Z (NBUFFX2)                                               0.0363    0.0791     1.6358 f
  mem_cmd_o[32] (net)                           1       3.0338              0.0000     1.6358 f
  mem_cmd_o[32] (out)                                             0.0363    0.0026 &   1.6384 f
  data arrival time                                                                    1.6384

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2616


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1798/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1798/Q (MUX21X1)                                               0.3151    0.2426 @   1.5009 f
  io_cmd_o[21] (net)                            4      94.5705              0.0000     1.5009 f
  U1799/INP (NBUFFX2)                                             0.3184    0.0598 @   1.5607 f
  U1799/Z (NBUFFX2)                                               0.0348    0.0776     1.6383 f
  mem_cmd_o[21] (net)                           1       2.1387              0.0000     1.6383 f
  mem_cmd_o[21] (out)                                             0.0348    0.0000 &   1.6383 f
  data arrival time                                                                    1.6383

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2617


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1802/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1802/Q (MUX21X1)                                               0.3280    0.2479 @   1.5151 f
  io_cmd_o[23] (net)                            4      98.6765              0.0000     1.5151 f
  U1803/INP (NBUFFX2)                                             0.3320    0.0431 @   1.5582 f
  U1803/Z (NBUFFX2)                                               0.0370    0.0798     1.6380 f
  mem_cmd_o[23] (net)                           1       3.4322              0.0000     1.6380 f
  mem_cmd_o[23] (out)                                             0.0370    0.0000 &   1.6381 f
  data arrival time                                                                    1.6381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1844/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1844/Q (MUX21X1)                                               0.3303    0.2481 @   1.5121 f
  io_cmd_o[44] (net)                            4      99.4924              0.0000     1.5121 f
  U1845/INP (NBUFFX2)                                             0.3343    0.0438 @   1.5558 f
  U1845/Z (NBUFFX2)                                               0.0371    0.0800     1.6358 f
  mem_cmd_o[44] (net)                           1       3.4501              0.0000     1.6358 f
  mem_cmd_o[44] (out)                                             0.0371    0.0013 &   1.6371 f
  data arrival time                                                                    1.6371

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2629


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1842/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1842/Q (MUX21X1)                                               0.4048    0.2966 @   1.5591 r
  io_cmd_o[43] (net)                            5     119.2532              0.0000     1.5591 r
  io_cmd_o[43] (out)                                              0.4103    0.0772 @   1.6363 r
  data arrival time                                                                    1.6363

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2637


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1850/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1850/Q (MUX21X1)                                               0.3131    0.2409 @   1.4982 f
  io_cmd_o[51] (net)                            4      93.9672              0.0000     1.4982 f
  U1851/INP (NBUFFX2)                                             0.3163    0.0602 @   1.5585 f
  U1851/Z (NBUFFX2)                                               0.0351    0.0778     1.6363 f
  mem_cmd_o[51] (net)                           1       2.4171              0.0000     1.6363 f
  mem_cmd_o[51] (out)                                             0.0351    0.0000 &   1.6363 f
  data arrival time                                                                    1.6363

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2637


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1836/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1836/Q (MUX21X1)                                               0.3648    0.2823 @   1.5447 r
  io_cmd_o[40] (net)                            5     106.8638              0.0000     1.5447 r
  io_cmd_o[40] (out)                                              0.3691    0.0909 @   1.6356 r
  data arrival time                                                                    1.6356

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2644


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1818/S (MUX21X1)                                               0.6263    0.0596 @   1.2453 r
  U1818/Q (MUX21X1)                                               0.5016    0.3134 @   1.5587 f
  io_cmd_o[31] (net)                            4     152.3697              0.0000     1.5587 f
  io_cmd_o[31] (out)                                              0.5176    0.0767 @   1.6355 f
  data arrival time                                                                    1.6355

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2645


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1842/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1842/Q (MUX21X1)                                               0.4048    0.2993 @   1.5577 r
  io_cmd_o[43] (net)                            5     119.2532              0.0000     1.5577 r
  io_cmd_o[43] (out)                                              0.4103    0.0772 @   1.6349 r
  data arrival time                                                                    1.6349

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2651


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1836/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1836/Q (MUX21X1)                                               0.3648    0.2849 @   1.5433 r
  io_cmd_o[40] (net)                            5     106.8638              0.0000     1.5433 r
  io_cmd_o[40] (out)                                              0.3691    0.0909 @   1.6342 r
  data arrival time                                                                    1.6342

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2658


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1844/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1844/Q (MUX21X1)                                               0.3303    0.2491 @   1.5090 f
  io_cmd_o[44] (net)                            4      99.4924              0.0000     1.5090 f
  U1845/INP (NBUFFX2)                                             0.3343    0.0438 @   1.5527 f
  U1845/Z (NBUFFX2)                                               0.0371    0.0800     1.6327 f
  mem_cmd_o[44] (net)                           1       3.4501              0.0000     1.6327 f
  mem_cmd_o[44] (out)                                             0.0371    0.0013 &   1.6340 f
  data arrival time                                                                    1.6340

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2660


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1762/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1762/Q (MUX21X1)                                               0.2889    0.2300 @   1.4940 f
  io_cmd_o[2] (net)                             4      86.0174              0.0000     1.4940 f
  U1763/INP (NBUFFX2)                                             0.2913    0.0583 @   1.5523 f
  U1763/Z (NBUFFX2)                                               0.0375    0.0797     1.6320 f
  mem_cmd_o[2] (net)                            1       5.2568              0.0000     1.6320 f
  mem_cmd_o[2] (out)                                              0.0375    0.0018 &   1.6337 f
  data arrival time                                                                    1.6337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1850/S (MUX21X1)                                               0.6277    0.0675 @   1.2532 r
  U1850/Q (MUX21X1)                                               0.3131    0.2418 @   1.4950 f
  io_cmd_o[51] (net)                            4      93.9672              0.0000     1.4950 f
  U1851/INP (NBUFFX2)                                             0.3163    0.0602 @   1.5553 f
  U1851/Z (NBUFFX2)                                               0.0351    0.0778     1.6331 f
  mem_cmd_o[51] (net)                           1       2.4171              0.0000     1.6331 f
  mem_cmd_o[51] (out)                                             0.0351    0.0000 &   1.6331 f
  data arrival time                                                                    1.6331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1772/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1772/Q (MUX21X1)                                               0.3008    0.2366 @   1.5021 f
  io_cmd_o[8] (net)                             4      90.3164              0.0000     1.5021 f
  U1773/INP (NBUFFX2)                                             0.3033    0.0488 @   1.5510 f
  U1773/Z (NBUFFX2)                                               0.0376    0.0799     1.6309 f
  mem_cmd_o[8] (net)                            1       4.8773              0.0000     1.6309 f
  mem_cmd_o[8] (out)                                              0.0376    0.0022 &   1.6331 f
  data arrival time                                                                    1.6331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1810/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1810/Q (MUX21X1)                                               0.3440    0.2542 @   1.5167 f
  io_cmd_o[27] (net)                            5     103.9551              0.0000     1.5167 f
  U1811/INP (NBUFFX2)                                             0.3483    0.0280 @   1.5447 f
  U1811/Z (NBUFFX2)                                               0.0403    0.0832     1.6279 f
  mem_cmd_o[27] (net)                           1       5.5614              0.0000     1.6279 f
  mem_cmd_o[27] (out)                                             0.0403    0.0027 &   1.6306 f
  data arrival time                                                                    1.6306

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2694


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1762/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1762/Q (MUX21X1)                                               0.2889    0.2310 @   1.4908 f
  io_cmd_o[2] (net)                             4      86.0174              0.0000     1.4908 f
  U1763/INP (NBUFFX2)                                             0.2913    0.0583 @   1.5492 f
  U1763/Z (NBUFFX2)                                               0.0375    0.0797     1.6288 f
  mem_cmd_o[2] (net)                            1       5.2568              0.0000     1.6288 f
  mem_cmd_o[2] (out)                                              0.0375    0.0018 &   1.6306 f
  data arrival time                                                                    1.6306

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2694


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1768/S (MUX21X1)                                               0.6021    0.0661 @   1.2571 f
  U1768/Q (MUX21X1)                                               0.2931    0.2322 @   1.4893 f
  io_cmd_o[6] (net)                             4      87.4728              0.0000     1.4893 f
  U1769/INP (NBUFFX2)                                             0.2956    0.0497 @   1.5389 f
  U1769/Z (NBUFFX2)                                               0.0471    0.0886     1.6275 f
  mem_cmd_o[6] (net)                            1      12.8872              0.0000     1.6275 f
  mem_cmd_o[6] (out)                                              0.0471    0.0028 &   1.6303 f
  data arrival time                                                                    1.6303

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2697


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1772/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1772/Q (MUX21X1)                                               0.3008    0.2375 @   1.4990 f
  io_cmd_o[8] (net)                             4      90.3164              0.0000     1.4990 f
  U1773/INP (NBUFFX2)                                             0.3033    0.0488 @   1.5478 f
  U1773/Z (NBUFFX2)                                               0.0376    0.0799     1.6277 f
  mem_cmd_o[8] (net)                            1       4.8773              0.0000     1.6277 f
  mem_cmd_o[8] (out)                                              0.0376    0.0022 &   1.6299 f
  data arrival time                                                                    1.6299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1786/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1786/Q (MUX21X1)                                               0.3813    0.2877 @   1.5451 r
  io_cmd_o[15] (net)                            4     111.8473              0.0000     1.5451 r
  io_cmd_o[15] (out)                                              0.3868    0.0827 @   1.6278 r
  data arrival time                                                                    1.6278

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2722


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1794/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1794/Q (MUX21X1)                                               0.3519    0.2775 @   1.5489 r
  io_cmd_o[19] (net)                            4     102.8117              0.0000     1.5489 r
  io_cmd_o[19] (out)                                              0.3557    0.0787 @   1.6276 r
  data arrival time                                                                    1.6276

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2724


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1810/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1810/Q (MUX21X1)                                               0.3440    0.2552 @   1.5136 f
  io_cmd_o[27] (net)                            5     103.9551              0.0000     1.5136 f
  U1811/INP (NBUFFX2)                                             0.3483    0.0280 @   1.5416 f
  U1811/Z (NBUFFX2)                                               0.0403    0.0832     1.6248 f
  mem_cmd_o[27] (net)                           1       5.5614              0.0000     1.6248 f
  mem_cmd_o[27] (out)                                             0.0403    0.0027 &   1.6275 f
  data arrival time                                                                    1.6275

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2725


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1768/S (MUX21X1)                                               0.6277    0.0673 @   1.2529 r
  U1768/Q (MUX21X1)                                               0.2931    0.2331 @   1.4860 f
  io_cmd_o[6] (net)                             4      87.4728              0.0000     1.4860 f
  U1769/INP (NBUFFX2)                                             0.2956    0.0497 @   1.5357 f
  U1769/Z (NBUFFX2)                                               0.0471    0.0886     1.6243 f
  mem_cmd_o[6] (net)                            1      12.8872              0.0000     1.6243 f
  mem_cmd_o[6] (out)                                              0.0471    0.0028 &   1.6271 f
  data arrival time                                                                    1.6271

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2729


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1838/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1838/Q (MUX21X1)                                               0.3412    0.2515 @   1.5140 f
  io_cmd_o[41] (net)                            5     102.6263              0.0000     1.5140 f
  U1839/INP (NBUFFX2)                                             0.3463    0.0290 @   1.5430 f
  U1839/Z (NBUFFX2)                                               0.0397    0.0826     1.6256 f
  mem_cmd_o[41] (net)                           1       5.1528              0.0000     1.6256 f
  mem_cmd_o[41] (out)                                             0.0397    0.0011 &   1.6268 f
  data arrival time                                                                    1.6268

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2732


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1788/S (MUX21X1)                                               0.6028    0.0748 @   1.2657 f
  U1788/Q (MUX21X1)                                               0.3189    0.2433 @   1.5091 f
  io_cmd_o[16] (net)                            4      95.8287              0.0000     1.5091 f
  U1789/INP (NBUFFX2)                                             0.3223    0.0352 @   1.5442 f
  U1789/Z (NBUFFX2)                                               0.0378    0.0804     1.6247 f
  mem_cmd_o[16] (net)                           1       4.4289              0.0000     1.6247 f
  mem_cmd_o[16] (out)                                             0.0378    0.0018 &   1.6264 f
  data arrival time                                                                    1.6264

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2736


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1786/S (MUX21X1)                                               0.6276    0.0675 @   1.2532 r
  U1786/Q (MUX21X1)                                               0.3813    0.2904 @   1.5436 r
  io_cmd_o[15] (net)                            4     111.8473              0.0000     1.5436 r
  io_cmd_o[15] (out)                                              0.3868    0.0827 @   1.6263 r
  data arrival time                                                                    1.6263

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2737


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1794/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1794/Q (MUX21X1)                                               0.3519    0.2802 @   1.5475 r
  io_cmd_o[19] (net)                            4     102.8117              0.0000     1.5475 r
  io_cmd_o[19] (out)                                              0.3557    0.0787 @   1.6262 r
  data arrival time                                                                    1.6262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2738


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1846/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1846/Q (MUX21X1)                                               0.3287    0.2695 @   1.5333 r
  io_cmd_o[45] (net)                            4      95.7244              0.0000     1.5333 r
  io_cmd_o[45] (out)                                              0.3313    0.0920 @   1.6254 r
  data arrival time                                                                    1.6254

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2746


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1778/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1778/Q (MUX21X1)                                               0.3325    0.2480 @   1.5194 f
  io_cmd_o[11] (net)                            4      99.8526              0.0000     1.5194 f
  U1779/INP (NBUFFX2)                                             0.3366    0.0274 @   1.5468 f
  U1779/Z (NBUFFX2)                                               0.0351    0.0782     1.6250 f
  mem_cmd_o[11] (net)                           1       1.7760              0.0000     1.6250 f
  mem_cmd_o[11] (out)                                             0.0351    0.0000 &   1.6250 f
  data arrival time                                                                    1.6250

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2750


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1832/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1832/Q (MUX21X1)                                               0.3814    0.2688 @   1.5313 f
  io_cmd_o[38] (net)                            5     115.6193              0.0000     1.5313 f
  io_cmd_o[38] (out)                                              0.3880    0.0935 @   1.6248 f
  data arrival time                                                                    1.6248

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2752


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1846/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1846/Q (MUX21X1)                                               0.3287    0.2722 @   1.5319 r
  io_cmd_o[45] (net)                            4      95.7244              0.0000     1.5319 r
  io_cmd_o[45] (out)                                              0.3313    0.0920 @   1.6239 r
  data arrival time                                                                    1.6239

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2761


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1790/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1790/Q (MUX21X1)                                               0.4667    0.3007 @   1.5510 f
  io_cmd_o[17] (net)                            4     141.9064              0.0000     1.5510 f
  io_cmd_o[17] (out)                                              0.4788    0.0729 @   1.6239 f
  data arrival time                                                                    1.6239

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2761


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1780/S (MUX21X1)                                               0.5716    0.0020 @   1.1930 f
  U1780/Q (MUX21X1)                                               0.0848    0.1588     1.3517 r
  n4557 (net)                                   1      14.3418              0.0000     1.3517 r
  icc_place1901/INP (NBUFFX2)                                     0.0848    0.0019 &   1.3536 r
  icc_place1901/Z (NBUFFX2)                                       0.3840    0.1707 @   1.5243 r
  n2567 (net)                                   4     218.3153              0.0000     1.5243 r
  mem_cmd_o[12] (out)                                             0.4343    0.0995 @   1.6238 r
  data arrival time                                                                    1.6238

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2762


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1838/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1838/Q (MUX21X1)                                               0.3412    0.2525 @   1.5109 f
  io_cmd_o[41] (net)                            5     102.6263              0.0000     1.5109 f
  U1839/INP (NBUFFX2)                                             0.3463    0.0290 @   1.5399 f
  U1839/Z (NBUFFX2)                                               0.0397    0.0826     1.6225 f
  mem_cmd_o[41] (net)                           1       5.1528              0.0000     1.6225 f
  mem_cmd_o[41] (out)                                             0.0397    0.0011 &   1.6236 f
  data arrival time                                                                    1.6236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1788/S (MUX21X1)                                               0.6285    0.0760 @   1.2617 r
  U1788/Q (MUX21X1)                                               0.3189    0.2443 @   1.5060 f
  io_cmd_o[16] (net)                            4      95.8287              0.0000     1.5060 f
  U1789/INP (NBUFFX2)                                             0.3223    0.0352 @   1.5411 f
  U1789/Z (NBUFFX2)                                               0.0378    0.0804     1.6216 f
  mem_cmd_o[16] (net)                           1       4.4289              0.0000     1.6216 f
  mem_cmd_o[16] (out)                                             0.0378    0.0018 &   1.6234 f
  data arrival time                                                                    1.6234

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2766


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1840/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1840/Q (MUX21X1)                                               0.4101    0.2797 @   1.5511 f
  io_cmd_o[42] (net)                            5     124.4723              0.0000     1.5511 f
  io_cmd_o[42] (out)                                              0.4183    0.0709 @   1.6220 f
  data arrival time                                                                    1.6220

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2780


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1778/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1778/Q (MUX21X1)                                               0.3325    0.2490 @   1.5162 f
  io_cmd_o[11] (net)                            4      99.8526              0.0000     1.5162 f
  U1779/INP (NBUFFX2)                                             0.3366    0.0274 @   1.5436 f
  U1779/Z (NBUFFX2)                                               0.0351    0.0782     1.6218 f
  mem_cmd_o[11] (net)                           1       1.7760              0.0000     1.6218 f
  mem_cmd_o[11] (out)                                             0.0351    0.0000 &   1.6218 f
  data arrival time                                                                    1.6218

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2782


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1832/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1832/Q (MUX21X1)                                               0.3814    0.2698 @   1.5283 f
  io_cmd_o[38] (net)                            5     115.6193              0.0000     1.5283 f
  io_cmd_o[38] (out)                                              0.3880    0.0935 @   1.6217 f
  data arrival time                                                                    1.6217

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2783


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1780/S (MUX21X1)                                               0.5979    0.0020 @   1.1877 r
  U1780/Q (MUX21X1)                                               0.0848    0.1612     1.3488 r
  n4557 (net)                                   1      14.3418              0.0000     1.3488 r
  icc_place1901/INP (NBUFFX2)                                     0.0848    0.0019 &   1.3507 r
  icc_place1901/Z (NBUFFX2)                                       0.3840    0.1707 @   1.5214 r
  n2567 (net)                                   4     218.3153              0.0000     1.5214 r
  mem_cmd_o[12] (out)                                             0.4343    0.0995 @   1.6209 r
  data arrival time                                                                    1.6209

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2791


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1790/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1790/Q (MUX21X1)                                               0.4667    0.3017 @   1.5477 f
  io_cmd_o[17] (net)                            4     141.9064              0.0000     1.5477 f
  io_cmd_o[17] (out)                                              0.4788    0.0729 @   1.6207 f
  data arrival time                                                                    1.6207

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2793


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1852/S (MUX21X1)                                               0.6026    0.0727 @   1.2637 f
  U1852/Q (MUX21X1)                                               0.3497    0.2580 @   1.5217 f
  io_cmd_o[52] (net)                            4     106.2049              0.0000     1.5217 f
  io_cmd_o[52] (out)                                              0.3532    0.0989 @   1.6206 f
  data arrival time                                                                    1.6206

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2794


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1840/S (MUX21X1)                                               0.6288    0.0815 @   1.2671 r
  U1840/Q (MUX21X1)                                               0.4101    0.2807 @   1.5479 f
  io_cmd_o[42] (net)                            5     124.4723              0.0000     1.5479 f
  io_cmd_o[42] (out)                                              0.4183    0.0709 @   1.6187 f
  data arrival time                                                                    1.6187

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2813


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1852/S (MUX21X1)                                               0.6283    0.0740 @   1.2596 r
  U1852/Q (MUX21X1)                                               0.3497    0.2590 @   1.5187 f
  io_cmd_o[52] (net)                            4     106.2049              0.0000     1.5187 f
  io_cmd_o[52] (out)                                              0.3532    0.0989 @   1.6175 f
  data arrival time                                                                    1.6175

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2825


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1776/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1776/Q (MUX21X1)                                               0.3030    0.2360 @   1.5074 f
  io_cmd_o[10] (net)                            4      90.5465              0.0000     1.5074 f
  U1777/INP (NBUFFX2)                                             0.3061    0.0293 @   1.5368 f
  U1777/Z (NBUFFX2)                                               0.0353    0.0779     1.6146 f
  mem_cmd_o[10] (net)                           1       2.9817              0.0000     1.6146 f
  mem_cmd_o[10] (out)                                             0.0353    0.0000 &   1.6147 f
  data arrival time                                                                    1.6147

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2853


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1830/S (MUX21X1)                                               0.6006    0.0587 @   1.2497 f
  U1830/Q (MUX21X1)                                               0.4545    0.3106 @   1.5604 r
  io_cmd_o[37] (net)                            5     133.5479              0.0000     1.5604 r
  io_cmd_o[37] (out)                                              0.4646    0.0511 @   1.6115 r
  data arrival time                                                                    1.6115

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2885


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1776/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1776/Q (MUX21X1)                                               0.3030    0.2370 @   1.5042 f
  io_cmd_o[10] (net)                            4      90.5465              0.0000     1.5042 f
  U1777/INP (NBUFFX2)                                             0.3061    0.0293 @   1.5335 f
  U1777/Z (NBUFFX2)                                               0.0353    0.0779     1.6114 f
  mem_cmd_o[10] (net)                           1       2.9817              0.0000     1.6114 f
  mem_cmd_o[10] (out)                                             0.0353    0.0000 &   1.6114 f
  data arrival time                                                                    1.6114

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2886


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1842/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1842/Q (MUX21X1)                                               0.3906    0.2739 @   1.5365 f
  io_cmd_o[43] (net)                            5     118.9323              0.0000     1.5365 f
  io_cmd_o[43] (out)                                              0.3963    0.0745 @   1.6109 f
  data arrival time                                                                    1.6109

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2891


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1764/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1764/Q (MUX21X1)                                               0.2897    0.2306 @   1.4961 f
  io_cmd_o[4] (net)                             4      86.3353              0.0000     1.4961 f
  U1765/INP (NBUFFX2)                                             0.2921    0.0309 @   1.5270 f
  U1765/Z (NBUFFX2)                                               0.0382    0.0803     1.6073 f
  mem_cmd_o[4] (net)                            1       5.8027              0.0000     1.6073 f
  mem_cmd_o[4] (out)                                              0.0382    0.0028 &   1.6100 f
  data arrival time                                                                    1.6100

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2900


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1830/S (MUX21X1)                                               0.6263    0.0598 @   1.2455 r
  U1830/Q (MUX21X1)                                               0.4545    0.3133 @   1.5588 r
  io_cmd_o[37] (net)                            5     133.5479              0.0000     1.5588 r
  io_cmd_o[37] (out)                                              0.4646    0.0511 @   1.6099 r
  data arrival time                                                                    1.6099

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2901


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1848/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1848/Q (MUX21X1)                                               0.3467    0.2750 @   1.5458 r
  io_cmd_o[46] (net)                            4     101.0550              0.0000     1.5458 r
  io_cmd_o[46] (out)                                              0.3505    0.0639 @   1.6096 r
  data arrival time                                                                    1.6096

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2904


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1848/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1848/Q (MUX21X1)                                               0.3467    0.2777 @   1.5444 r
  io_cmd_o[46] (net)                            4     101.0550              0.0000     1.5444 r
  io_cmd_o[46] (out)                                              0.3505    0.0639 @   1.6083 r
  data arrival time                                                                    1.6083

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2917


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1842/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1842/Q (MUX21X1)                                               0.3906    0.2750 @   1.5334 f
  io_cmd_o[43] (net)                            5     118.9323              0.0000     1.5334 f
  io_cmd_o[43] (out)                                              0.3963    0.0745 @   1.6078 f
  data arrival time                                                                    1.6078

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2922


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1856/IN1 (AND2X1)                                              0.5982    0.0003 @   1.1860 r
  U1856/Q (AND2X1)                                                0.4035    0.2784 @   1.4644 r
  io_cmd_o[54] (net)                            4     118.4461              0.0000     1.4644 r
  U1857/INP (NBUFFX2)                                             0.4109    0.0377 @   1.5021 r
  U1857/Z (NBUFFX2)                                               0.0448    0.1054     1.6075 r
  mem_cmd_o[54] (net)                           1       2.3727              0.0000     1.6075 r
  mem_cmd_o[54] (out)                                             0.0448    0.0000 &   1.6075 r
  data arrival time                                                                    1.6075

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2925


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1836/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1836/Q (MUX21X1)                                               0.3517    0.2577 @   1.5202 f
  io_cmd_o[40] (net)                            5     106.4969              0.0000     1.5202 f
  io_cmd_o[40] (out)                                              0.3561    0.0868 @   1.6070 f
  data arrival time                                                                    1.6070

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2930


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1764/S (MUX21X1)                                               0.6284    0.0758 @   1.2614 r
  U1764/Q (MUX21X1)                                               0.2897    0.2315 @   1.4930 f
  io_cmd_o[4] (net)                             4      86.3353              0.0000     1.4930 f
  U1765/INP (NBUFFX2)                                             0.2921    0.0309 @   1.5239 f
  U1765/Z (NBUFFX2)                                               0.0382    0.0803     1.6042 f
  mem_cmd_o[4] (net)                            1       5.8027              0.0000     1.6042 f
  mem_cmd_o[4] (out)                                              0.0382    0.0028 &   1.6069 f
  data arrival time                                                                    1.6069

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2931


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1808/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1808/Q (MUX21X1)                                               0.3627    0.2817 @   1.5531 r
  io_cmd_o[26] (net)                            5     106.2869              0.0000     1.5531 r
  io_cmd_o[26] (out)                                              0.3671    0.0538 @   1.6069 r
  data arrival time                                                                    1.6069

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2931


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1784/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1784/Q (MUX21X1)                                               0.3957    0.2907 @   1.5620 r
  io_cmd_o[14] (net)                            4     115.5510              0.0000     1.5620 r
  io_cmd_o[14] (out)                                              0.4031    0.0439 @   1.6059 r
  data arrival time                                                                    1.6059

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2941


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1808/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1808/Q (MUX21X1)                                               0.3627    0.2844 @   1.5516 r
  io_cmd_o[26] (net)                            5     106.2869              0.0000     1.5516 r
  io_cmd_o[26] (out)                                              0.3671    0.0538 @   1.6054 r
  data arrival time                                                                    1.6054

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2946


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1784/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1784/Q (MUX21X1)                                               0.3957    0.2934 @   1.5605 r
  io_cmd_o[14] (net)                            4     115.5510              0.0000     1.5605 r
  io_cmd_o[14] (out)                                              0.4031    0.0439 @   1.6044 r
  data arrival time                                                                    1.6044

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2956


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1836/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1836/Q (MUX21X1)                                               0.3517    0.2587 @   1.5171 f
  io_cmd_o[40] (net)                            5     106.4969              0.0000     1.5171 f
  io_cmd_o[40] (out)                                              0.3561    0.0868 @   1.6039 f
  data arrival time                                                                    1.6039

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2961


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1786/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1786/Q (MUX21X1)                                               0.3682    0.2641 @   1.5215 f
  io_cmd_o[15] (net)                            4     111.6225              0.0000     1.5215 f
  io_cmd_o[15] (out)                                              0.3739    0.0794 @   1.6009 f
  data arrival time                                                                    1.6009

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1774/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1774/Q (MUX21X1)                                               0.3144    0.2633 @   1.5288 r
  io_cmd_o[9] (net)                             4      90.8837              0.0000     1.5288 r
  io_cmd_o[9] (out)                                               0.3171    0.0710 @   1.5998 r
  data arrival time                                                                    1.5998

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3002


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1977/IN1 (AND2X1)                                              0.2049    0.0015 @   1.0898 r
  U1977/Q (AND2X1)                                                0.1060    0.1230     1.2128 r
  n2643 (net)                                   1      27.2689              0.0000     1.2128 r
  icc_place1904/INP (NBUFFX2)                                     0.1060    0.0107 &   1.2234 r
  icc_place1904/Z (NBUFFX2)                                       0.2858    0.1543 @   1.3777 r
  mem_cmd_o[117] (net)                          4     163.0001              0.0000     1.3777 r
  icc_place1977/INP (NBUFFX2)                                     0.3153    0.1280 @   1.5057 r
  icc_place1977/Z (NBUFFX2)                                       0.0388    0.0936     1.5993 r
  io_cmd_o[117] (net)                           1       1.3153              0.0000     1.5993 r
  io_cmd_o[117] (out)                                             0.0388    0.0000 &   1.5993 r
  data arrival time                                                                    1.5993

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3007


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1792/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1792/Q (MUX21X1)                                               0.3399    0.2731 @   1.5351 r
  io_cmd_o[18] (net)                            4      99.0462              0.0000     1.5351 r
  io_cmd_o[18] (out)                                              0.3433    0.0641 @   1.5992 r
  data arrival time                                                                    1.5992

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3008


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1794/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1794/Q (MUX21X1)                                               0.3396    0.2525 @   1.5239 f
  io_cmd_o[19] (net)                            4     102.5869              0.0000     1.5239 f
  io_cmd_o[19] (out)                                              0.3435    0.0749 @   1.5988 f
  data arrival time                                                                    1.5988

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3012


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1774/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1774/Q (MUX21X1)                                               0.3144    0.2659 @   1.5274 r
  io_cmd_o[9] (net)                             4      90.8837              0.0000     1.5274 r
  io_cmd_o[9] (out)                                               0.3171    0.0710 @   1.5984 r
  data arrival time                                                                    1.5984

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3016


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1816/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1816/Q (MUX21X1)                                               0.3309    0.2700 @   1.5325 r
  io_cmd_o[30] (net)                            4      96.3206              0.0000     1.5325 r
  io_cmd_o[30] (out)                                              0.3340    0.0655 @   1.5980 r
  data arrival time                                                                    1.5980

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3020


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1786/S (MUX21X1)                                               0.6276    0.0675 @   1.2532 r
  U1786/Q (MUX21X1)                                               0.3682    0.2651 @   1.5183 f
  io_cmd_o[15] (net)                            4     111.6225              0.0000     1.5183 f
  io_cmd_o[15] (out)                                              0.3739    0.0794 @   1.5977 f
  data arrival time                                                                    1.5977

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3023


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1792/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1792/Q (MUX21X1)                                               0.3399    0.2757 @   1.5336 r
  io_cmd_o[18] (net)                            4      99.0462              0.0000     1.5336 r
  io_cmd_o[18] (out)                                              0.3433    0.0641 @   1.5977 r
  data arrival time                                                                    1.5977

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3023


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1822/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1822/Q (MUX21X1)                                               0.3919    0.2894 @   1.5608 r
  io_cmd_o[33] (net)                            4     114.3912              0.0000     1.5608 r
  io_cmd_o[33] (out)                                              0.3986    0.0364 @   1.5972 r
  data arrival time                                                                    1.5972

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3028


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1816/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1816/Q (MUX21X1)                                               0.3309    0.2727 @   1.5310 r
  io_cmd_o[30] (net)                            4      96.3206              0.0000     1.5310 r
  io_cmd_o[30] (out)                                              0.3340    0.0655 @   1.5965 r
  data arrival time                                                                    1.5965

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3035


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1822/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1822/Q (MUX21X1)                                               0.3919    0.2921 @   1.5595 r
  io_cmd_o[33] (net)                            4     114.3912              0.0000     1.5595 r
  io_cmd_o[33] (out)                                              0.3986    0.0364 @   1.5959 r
  data arrival time                                                                    1.5959

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3041


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1794/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1794/Q (MUX21X1)                                               0.3396    0.2535 @   1.5208 f
  io_cmd_o[19] (net)                            4     102.5869              0.0000     1.5208 f
  io_cmd_o[19] (out)                                              0.3435    0.0749 @   1.5958 f
  data arrival time                                                                    1.5958

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3042


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1846/S (MUX21X1)                                               0.6026    0.0728 @   1.2638 f
  U1846/Q (MUX21X1)                                               0.3169    0.2435 @   1.5073 f
  io_cmd_o[45] (net)                            4      95.4996              0.0000     1.5073 f
  io_cmd_o[45] (out)                                              0.3197    0.0862 @   1.5935 f
  data arrival time                                                                    1.5935

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3065


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1780/S (MUX21X1)                                               0.5716    0.0020 @   1.1930 f
  U1780/Q (MUX21X1)                                               0.0802    0.1214     1.3144 f
  n4557 (net)                                   1      14.2826              0.0000     1.3144 f
  icc_place1901/INP (NBUFFX2)                                     0.0802    0.0018 &   1.3161 f
  icc_place1901/Z (NBUFFX2)                                       0.3713    0.1774 @   1.4935 f
  n2567 (net)                                   4     218.0905              0.0000     1.4935 f
  mem_cmd_o[12] (out)                                             0.4231    0.0992 @   1.5927 f
  data arrival time                                                                    1.5927

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3073


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1798/S (MUX21X1)                                               0.6026    0.0714 @   1.2624 f
  U1798/Q (MUX21X1)                                               0.3268    0.2679 @   1.5303 r
  io_cmd_o[21] (net)                            4      94.7952              0.0000     1.5303 r
  io_cmd_o[21] (out)                                              0.3300    0.0623 @   1.5926 r
  data arrival time                                                                    1.5926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1856/IN1 (AND2X1)                                              0.5720    0.0003 @   1.1913 f
  U1856/Q (AND2X1)                                                0.4111    0.2790 @   1.4703 f
  io_cmd_o[54] (net)                            4     118.2213              0.0000     1.4703 f
  U1857/INP (NBUFFX2)                                             0.4184    0.0377 @   1.5080 f
  U1857/Z (NBUFFX2)                                               0.0393    0.0834     1.5914 f
  mem_cmd_o[54] (net)                           1       2.3727              0.0000     1.5914 f
  mem_cmd_o[54] (out)                                             0.0393    0.0000 &   1.5914 f
  data arrival time                                                                    1.5914

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3086


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1798/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1798/Q (MUX21X1)                                               0.3268    0.2705 @   1.5288 r
  io_cmd_o[21] (net)                            4      94.7952              0.0000     1.5288 r
  io_cmd_o[21] (out)                                              0.3300    0.0623 @   1.5911 r
  data arrival time                                                                    1.5911

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3089


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1824/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1824/Q (MUX21X1)                                               0.3304    0.2693 @   1.5195 r
  io_cmd_o[34] (net)                            4      96.0251              0.0000     1.5195 r
  io_cmd_o[34] (out)                                              0.3335    0.0715 @   1.5911 r
  data arrival time                                                                    1.5911

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3089


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1800/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1800/Q (MUX21X1)                                               0.3311    0.2704 @   1.5324 r
  io_cmd_o[22] (net)                            4      96.4893              0.0000     1.5324 r
  io_cmd_o[22] (out)                                              0.3340    0.0585 @   1.5909 r
  data arrival time                                                                    1.5909

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3091


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1846/S (MUX21X1)                                               0.6283    0.0740 @   1.2597 r
  U1846/Q (MUX21X1)                                               0.3169    0.2445 @   1.5042 f
  io_cmd_o[45] (net)                            4      95.4996              0.0000     1.5042 f
  io_cmd_o[45] (out)                                              0.3197    0.0862 @   1.5904 f
  data arrival time                                                                    1.5904

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3096


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1830/S (MUX21X1)                                               0.6006    0.0587 @   1.2497 f
  U1830/Q (MUX21X1)                                               0.4391    0.2900 @   1.5397 f
  io_cmd_o[37] (net)                            5     133.2700              0.0000     1.5397 f
  io_cmd_o[37] (out)                                              0.4495    0.0503 @   1.5900 f
  data arrival time                                                                    1.5900

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3100


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1824/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1824/Q (MUX21X1)                                               0.3304    0.2719 @   1.5179 r
  io_cmd_o[34] (net)                            4      96.0251              0.0000     1.5179 r
  io_cmd_o[34] (out)                                              0.3335    0.0715 @   1.5894 r
  data arrival time                                                                    1.5894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1800/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1800/Q (MUX21X1)                                               0.3311    0.2731 @   1.5310 r
  io_cmd_o[22] (net)                            4      96.4893              0.0000     1.5310 r
  io_cmd_o[22] (out)                                              0.3340    0.0585 @   1.5894 r
  data arrival time                                                                    1.5894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1802/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1802/Q (MUX21X1)                                               0.3401    0.2726 @   1.5440 r
  io_cmd_o[23] (net)                            4      98.9013              0.0000     1.5440 r
  io_cmd_o[23] (out)                                              0.3439    0.0442 @   1.5881 r
  data arrival time                                                                    1.5881

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3119


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1780/S (MUX21X1)                                               0.5979    0.0020 @   1.1877 r
  U1780/Q (MUX21X1)                                               0.0802    0.1221     1.3097 f
  n4557 (net)                                   1      14.2826              0.0000     1.3097 f
  icc_place1901/INP (NBUFFX2)                                     0.0802    0.0018 &   1.3115 f
  icc_place1901/Z (NBUFFX2)                                       0.3713    0.1774 @   1.4889 f
  n2567 (net)                                   4     218.0905              0.0000     1.4889 f
  mem_cmd_o[12] (out)                                             0.4231    0.0992 @   1.5881 f
  data arrival time                                                                    1.5881

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3119


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1850/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1850/Q (MUX21X1)                                               0.3247    0.2672 @   1.5245 r
  io_cmd_o[51] (net)                            4      94.1920              0.0000     1.5245 r
  io_cmd_o[51] (out)                                              0.3277    0.0632 @   1.5877 r
  data arrival time                                                                    1.5877

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3123


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1796/S (MUX21X1)                                               0.6032    0.0805 @   1.2715 f
  U1796/Q (MUX21X1)                                               0.3705    0.2816 @   1.5531 r
  io_cmd_o[20] (net)                            4     107.7036              0.0000     1.5531 r
  io_cmd_o[20] (out)                                              0.3764    0.0340 @   1.5871 r
  data arrival time                                                                    1.5871

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3129


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1820/S (MUX21X1)                                               0.6032    0.0806 @   1.2716 f
  U1820/Q (MUX21X1)                                               0.3357    0.2706 @   1.5422 r
  io_cmd_o[32] (net)                            4      97.3888              0.0000     1.5422 r
  io_cmd_o[32] (out)                                              0.3394    0.0447 @   1.5869 r
  data arrival time                                                                    1.5869

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3131


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1830/S (MUX21X1)                                               0.6263    0.0598 @   1.2455 r
  U1830/Q (MUX21X1)                                               0.4391    0.2910 @   1.5365 f
  io_cmd_o[37] (net)                            5     133.2700              0.0000     1.5365 f
  io_cmd_o[37] (out)                                              0.4495    0.0503 @   1.5868 f
  data arrival time                                                                    1.5868

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3132


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1802/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1802/Q (MUX21X1)                                               0.3401    0.2752 @   1.5425 r
  io_cmd_o[23] (net)                            4      98.9013              0.0000     1.5425 r
  io_cmd_o[23] (out)                                              0.3439    0.0442 @   1.5866 r
  data arrival time                                                                    1.5866

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3134


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1782/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1782/Q (MUX21X1)                                               0.3414    0.2726 @   1.5433 r
  io_cmd_o[13] (net)                            4      99.1972              0.0000     1.5433 r
  io_cmd_o[13] (out)                                              0.3453    0.0430 @   1.5863 r
  data arrival time                                                                    1.5863

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3137


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1850/S (MUX21X1)                                               0.6277    0.0675 @   1.2532 r
  U1850/Q (MUX21X1)                                               0.3247    0.2698 @   1.5230 r
  io_cmd_o[51] (net)                            4      94.1920              0.0000     1.5230 r
  io_cmd_o[51] (out)                                              0.3277    0.0632 @   1.5861 r
  data arrival time                                                                    1.5861

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3139


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1796/S (MUX21X1)                                               0.6288    0.0818 @   1.2675 r
  U1796/Q (MUX21X1)                                               0.3705    0.2843 @   1.5518 r
  io_cmd_o[20] (net)                            4     107.7036              0.0000     1.5518 r
  io_cmd_o[20] (out)                                              0.3764    0.0340 @   1.5858 r
  data arrival time                                                                    1.5858

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3142


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1820/S (MUX21X1)                                               0.6288    0.0819 @   1.2675 r
  U1820/Q (MUX21X1)                                               0.3357    0.2733 @   1.5408 r
  io_cmd_o[32] (net)                            4      97.3888              0.0000     1.5408 r
  io_cmd_o[32] (out)                                              0.3394    0.0447 @   1.5856 r
  data arrival time                                                                    1.5856

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3144


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1782/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1782/Q (MUX21X1)                                               0.3414    0.2752 @   1.5420 r
  io_cmd_o[13] (net)                            4      99.1972              0.0000     1.5420 r
  io_cmd_o[13] (out)                                              0.3453    0.0430 @   1.5849 r
  data arrival time                                                                    1.5849

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3151


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1762/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1762/Q (MUX21X1)                                               0.3000    0.2576 @   1.5215 r
  io_cmd_o[2] (net)                             4      86.2421              0.0000     1.5215 r
  io_cmd_o[2] (out)                                               0.3023    0.0625 @   1.5840 r
  data arrival time                                                                    1.5840

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3160


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1844/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1844/Q (MUX21X1)                                               0.3424    0.2736 @   1.5376 r
  io_cmd_o[44] (net)                            4      99.7171              0.0000     1.5376 r
  io_cmd_o[44] (out)                                              0.3462    0.0451 @   1.5827 r
  data arrival time                                                                    1.5827

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3173


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1762/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1762/Q (MUX21X1)                                               0.3000    0.2602 @   1.5201 r
  io_cmd_o[2] (net)                             4      86.2421              0.0000     1.5201 r
  io_cmd_o[2] (out)                                               0.3023    0.0625 @   1.5826 r
  data arrival time                                                                    1.5826

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3174


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1848/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1848/Q (MUX21X1)                                               0.3345    0.2498 @   1.5206 f
  io_cmd_o[46] (net)                            4     100.8303              0.0000     1.5206 f
  io_cmd_o[46] (out)                                              0.3384    0.0618 @   1.5824 f
  data arrival time                                                                    1.5824

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3176


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1784/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1784/Q (MUX21X1)                                               0.3822    0.2673 @   1.5387 f
  io_cmd_o[14] (net)                            4     115.3262              0.0000     1.5387 f
  io_cmd_o[14] (out)                                              0.3898    0.0433 @   1.5820 f
  data arrival time                                                                    1.5820

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3180


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1814/S (MUX21X1)                                               0.6026    0.0715 @   1.2624 f
  U1814/Q (MUX21X1)                                               0.3320    0.2693 @   1.5317 r
  io_cmd_o[29] (net)                            4      96.2576              0.0000     1.5317 r
  io_cmd_o[29] (out)                                              0.3355    0.0496 @   1.5813 r
  data arrival time                                                                    1.5813

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3187


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1844/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1844/Q (MUX21X1)                                               0.3424    0.2763 @   1.5361 r
  io_cmd_o[44] (net)                            4      99.7171              0.0000     1.5361 r
  io_cmd_o[44] (out)                                              0.3462    0.0451 @   1.5812 r
  data arrival time                                                                    1.5812

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3188


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1772/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1772/Q (MUX21X1)                                               0.3121    0.2634 @   1.5290 r
  io_cmd_o[8] (net)                             4      90.5411              0.0000     1.5290 r
  io_cmd_o[8] (out)                                               0.3146    0.0515 @   1.5804 r
  data arrival time                                                                    1.5804

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3196


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1814/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1814/Q (MUX21X1)                                               0.3320    0.2719 @   1.5303 r
  io_cmd_o[29] (net)                            4      96.2576              0.0000     1.5303 r
  io_cmd_o[29] (out)                                              0.3355    0.0496 @   1.5799 r
  data arrival time                                                                    1.5799

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3201


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1848/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1848/Q (MUX21X1)                                               0.3345    0.2508 @   1.5176 f
  io_cmd_o[46] (net)                            4     100.8303              0.0000     1.5176 f
  io_cmd_o[46] (out)                                              0.3384    0.0618 @   1.5794 f
  data arrival time                                                                    1.5794

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3206


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1766/S (MUX21X1)                                               0.6020    0.0663 @   1.2573 f
  U1766/Q (MUX21X1)                                               0.3624    0.2798 @   1.5371 r
  io_cmd_o[5] (net)                             4     105.6190              0.0000     1.5371 r
  io_cmd_o[5] (out)                                               0.3677    0.0421 @   1.5793 r
  data arrival time                                                                    1.5793

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3207


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1808/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1808/Q (MUX21X1)                                               0.3500    0.2571 @   1.5285 f
  io_cmd_o[26] (net)                            5     106.0173              0.0000     1.5285 f
  io_cmd_o[26] (out)                                              0.3544    0.0505 @   1.5790 f
  data arrival time                                                                    1.5790

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3210


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1772/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1772/Q (MUX21X1)                                               0.3121    0.2660 @   1.5275 r
  io_cmd_o[8] (net)                             4      90.5411              0.0000     1.5275 r
  io_cmd_o[8] (out)                                               0.3146    0.0515 @   1.5790 r
  data arrival time                                                                    1.5790

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3210


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1784/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1784/Q (MUX21X1)                                               0.3822    0.2683 @   1.5355 f
  io_cmd_o[14] (net)                            4     115.3262              0.0000     1.5355 f
  io_cmd_o[14] (out)                                              0.3898    0.0433 @   1.5789 f
  data arrival time                                                                    1.5789

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3211


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1766/S (MUX21X1)                                               0.6277    0.0674 @   1.2531 r
  U1766/Q (MUX21X1)                                               0.3624    0.2825 @   1.5356 r
  io_cmd_o[5] (net)                             4     105.6190              0.0000     1.5356 r
  io_cmd_o[5] (out)                                               0.3677    0.0421 @   1.5777 r
  data arrival time                                                                    1.5777

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3223


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U5079/IN1 (AND2X1)                                              0.5722    0.0007 @   1.1917 f
  U5079/Q (AND2X1)                                                0.4707    0.3044 @   1.4961 f
  io_cmd_o[0] (net)                             4     136.0127              0.0000     1.4961 f
  io_cmd_o[0] (out)                                               0.4808    0.0799 @   1.5760 f
  data arrival time                                                                    1.5760

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3240


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1808/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1808/Q (MUX21X1)                                               0.3500    0.2581 @   1.5254 f
  io_cmd_o[26] (net)                            5     106.0173              0.0000     1.5254 f
  io_cmd_o[26] (out)                                              0.3544    0.0505 @   1.5759 f
  data arrival time                                                                    1.5759

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3241


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1822/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1822/Q (MUX21X1)                                               0.3785    0.2659 @   1.5373 f
  io_cmd_o[33] (net)                            4     114.1664              0.0000     1.5373 f
  io_cmd_o[33] (out)                                              0.3854    0.0362 @   1.5735 f
  data arrival time                                                                    1.5735

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3265


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1778/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1778/Q (MUX21X1)                                               0.3446    0.2736 @   1.5450 r
  io_cmd_o[11] (net)                            4     100.0774              0.0000     1.5450 r
  io_cmd_o[11] (out)                                              0.3487    0.0274 @   1.5724 r
  data arrival time                                                                    1.5724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1931/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0889 r
  U1931/Q (AND2X1)                                                0.0433    0.0859     1.1748 r
  n2644 (net)                                   1       4.0274              0.0000     1.1748 r
  icc_place1903/INP (NBUFFX2)                                     0.0433    0.0000 &   1.1749 r
  icc_place1903/Z (NBUFFX2)                                       0.3350    0.1490 @   1.3239 r
  mem_cmd_o[94] (net)                           4     190.9357              0.0000     1.3239 r
  icc_place1978/INP (NBUFFX2)                                     0.3817    0.1455 @   1.4694 r
  icc_place1978/Z (NBUFFX2)                                       0.0432    0.1019     1.5714 r
  io_cmd_o[94] (net)                            1       2.1829              0.0000     1.5714 r
  io_cmd_o[94] (out)                                              0.0432    0.0000 &   1.5714 r
  data arrival time                                                                    1.5714

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3286


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1788/S (MUX21X1)                                               0.6028    0.0748 @   1.2657 f
  U1788/Q (MUX21X1)                                               0.3307    0.2694 @   1.5351 r
  io_cmd_o[16] (net)                            4      96.0534              0.0000     1.5351 r
  io_cmd_o[16] (out)                                              0.3340    0.0361 @   1.5713 r
  data arrival time                                                                    1.5713

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3287


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1778/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1778/Q (MUX21X1)                                               0.3446    0.2763 @   1.5434 r
  io_cmd_o[11] (net)                            4     100.0774              0.0000     1.5434 r
  io_cmd_o[11] (out)                                              0.3487    0.0274 @   1.5709 r
  data arrival time                                                                    1.5709

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3291


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1822/S (MUX21X1)                                               0.6288    0.0817 @   1.2674 r
  U1822/Q (MUX21X1)                                               0.3785    0.2669 @   1.5343 f
  io_cmd_o[33] (net)                            4     114.1664              0.0000     1.5343 f
  io_cmd_o[33] (out)                                              0.3854    0.0362 @   1.5705 f
  data arrival time                                                                    1.5705

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3295


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1792/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1792/Q (MUX21X1)                                               0.3279    0.2475 @   1.5095 f
  io_cmd_o[18] (net)                            4      98.8214              0.0000     1.5095 f
  io_cmd_o[18] (out)                                              0.3314    0.0609 @   1.5704 f
  data arrival time                                                                    1.5704

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3296


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1788/S (MUX21X1)                                               0.6285    0.0760 @   1.2617 r
  U1788/Q (MUX21X1)                                               0.3307    0.2720 @   1.5337 r
  io_cmd_o[16] (net)                            4      96.0534              0.0000     1.5337 r
  io_cmd_o[16] (out)                                              0.3340    0.0361 @   1.5698 r
  data arrival time                                                                    1.5698

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3302


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1810/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1810/Q (MUX21X1)                                               0.3566    0.2790 @   1.5415 r
  io_cmd_o[27] (net)                            5     104.2330              0.0000     1.5415 r
  io_cmd_o[27] (out)                                              0.3608    0.0282 @   1.5697 r
  data arrival time                                                                    1.5697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1816/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1816/Q (MUX21X1)                                               0.3191    0.2441 @   1.5066 f
  io_cmd_o[30] (net)                            4      96.0958              0.0000     1.5066 f
  io_cmd_o[30] (out)                                              0.3223    0.0625 @   1.5691 f
  data arrival time                                                                    1.5691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1768/S (MUX21X1)                                               0.6021    0.0661 @   1.2571 f
  U1768/Q (MUX21X1)                                               0.3042    0.2595 @   1.5166 r
  io_cmd_o[6] (net)                             4      87.6976              0.0000     1.5166 r
  io_cmd_o[6] (out)                                               0.3066    0.0521 @   1.5687 r
  data arrival time                                                                    1.5687

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3313


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1774/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1774/Q (MUX21X1)                                               0.3030    0.2364 @   1.5020 f
  io_cmd_o[9] (net)                             4      90.6589              0.0000     1.5020 f
  io_cmd_o[9] (out)                                               0.3057    0.0665 @   1.5685 f
  data arrival time                                                                    1.5685

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3315


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1838/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1838/Q (MUX21X1)                                               0.3539    0.2768 @   1.5392 r
  io_cmd_o[41] (net)                            5     102.9471              0.0000     1.5392 r
  io_cmd_o[41] (out)                                              0.3588    0.0292 @   1.5684 r
  data arrival time                                                                    1.5684

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3316


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1810/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1810/Q (MUX21X1)                                               0.3566    0.2817 @   1.5401 r
  io_cmd_o[27] (net)                            5     104.2330              0.0000     1.5401 r
  io_cmd_o[27] (out)                                              0.3608    0.0282 @   1.5683 r
  data arrival time                                                                    1.5683

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3317


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1792/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1792/Q (MUX21X1)                                               0.3279    0.2485 @   1.5064 f
  io_cmd_o[18] (net)                            4      98.8214              0.0000     1.5064 f
  io_cmd_o[18] (out)                                              0.3314    0.0609 @   1.5673 f
  data arrival time                                                                    1.5673

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3327


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1768/S (MUX21X1)                                               0.6277    0.0673 @   1.2529 r
  U1768/Q (MUX21X1)                                               0.3042    0.2621 @   1.5150 r
  io_cmd_o[6] (net)                             4      87.6976              0.0000     1.5150 r
  io_cmd_o[6] (out)                                               0.3066    0.0521 @   1.5672 r
  data arrival time                                                                    1.5672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1977/IN1 (AND2X1)                                              0.1922    0.0015 @   1.0807 f
  U1977/Q (AND2X1)                                                0.1030    0.1192     1.1999 f
  n2643 (net)                                   1      27.2097              0.0000     1.1999 f
  icc_place1904/INP (NBUFFX2)                                     0.1030    0.0104 &   1.2102 f
  icc_place1904/Z (NBUFFX2)                                       0.2767    0.1579 @   1.3681 f
  mem_cmd_o[117] (net)                          4     162.7753              0.0000     1.3681 f
  icc_place1977/INP (NBUFFX2)                                     0.3060    0.1229 @   1.4911 f
  icc_place1977/Z (NBUFFX2)                                       0.0333    0.0760     1.5671 f
  io_cmd_o[117] (net)                           1       1.3153              0.0000     1.5671 f
  io_cmd_o[117] (out)                                             0.0333    0.0000 &   1.5671 f
  data arrival time                                                                    1.5671

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3329


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1838/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1838/Q (MUX21X1)                                               0.3539    0.2794 @   1.5378 r
  io_cmd_o[41] (net)                            5     102.9471              0.0000     1.5378 r
  io_cmd_o[41] (out)                                              0.3588    0.0292 @   1.5670 r
  data arrival time                                                                    1.5670

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3330


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1816/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1816/Q (MUX21X1)                                               0.3191    0.2450 @   1.5034 f
  io_cmd_o[30] (net)                            4      96.0958              0.0000     1.5034 f
  io_cmd_o[30] (out)                                              0.3223    0.0625 @   1.5659 f
  data arrival time                                                                    1.5659

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3341


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U5079/IN1 (AND2X1)                                              0.5984    0.0007 @   1.1864 r
  U5079/Q (AND2X1)                                                0.4605    0.2992 @   1.4856 r
  io_cmd_o[0] (net)                             4     136.2375              0.0000     1.4856 r
  io_cmd_o[0] (out)                                               0.4708    0.0799 @   1.5655 r
  data arrival time                                                                    1.5655

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3345


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1774/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1774/Q (MUX21X1)                                               0.3030    0.2374 @   1.4989 f
  io_cmd_o[9] (net)                             4      90.6589              0.0000     1.4989 f
  io_cmd_o[9] (out)                                               0.3057    0.0665 @   1.5654 f
  data arrival time                                                                    1.5654

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3346


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1776/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1776/Q (MUX21X1)                                               0.3144    0.2630 @   1.5344 r
  io_cmd_o[10] (net)                            4      90.7712              0.0000     1.5344 r
  io_cmd_o[10] (out)                                              0.3175    0.0301 @   1.5645 r
  data arrival time                                                                    1.5645

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1798/S (MUX21X1)                                               0.6026    0.0714 @   1.2624 f
  U1798/Q (MUX21X1)                                               0.3151    0.2416 @   1.5040 f
  io_cmd_o[21] (net)                            4      94.5705              0.0000     1.5040 f
  io_cmd_o[21] (out)                                              0.3184    0.0598 @   1.5638 f
  data arrival time                                                                    1.5638

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3362


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1800/S (MUX21X1)                                               0.6027    0.0710 @   1.2620 f
  U1800/Q (MUX21X1)                                               0.3192    0.2445 @   1.5065 f
  io_cmd_o[22] (net)                            4      96.2645              0.0000     1.5065 f
  io_cmd_o[22] (out)                                              0.3223    0.0567 @   1.5633 f
  data arrival time                                                                    1.5633

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3367


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1881/IN1 (AND2X1)                                              0.2046    0.0008 @   1.0891 r
  U1881/Q (AND2X1)                                                0.4618    0.2619 @   1.3510 r
  io_cmd_o[69] (net)                            4     141.4048              0.0000     1.3510 r
  U1882/INP (NBUFFX2)                                             0.4705    0.0453 @   1.3963 r
  U1882/Z (NBUFFX2)                                               0.1237    0.1563 @   1.5526 r
  mem_cmd_o[69] (net)                           1      54.2163              0.0000     1.5526 r
  mem_cmd_o[69] (out)                                             0.1254    0.0105 @   1.5631 r
  data arrival time                                                                    1.5631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1776/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1776/Q (MUX21X1)                                               0.3144    0.2656 @   1.5328 r
  io_cmd_o[10] (net)                            4      90.7712              0.0000     1.5328 r
  io_cmd_o[10] (out)                                              0.3175    0.0301 @   1.5629 r
  data arrival time                                                                    1.5629

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3371


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1796/S (MUX21X1)                                               0.6032    0.0805 @   1.2715 f
  U1796/Q (MUX21X1)                                               0.3577    0.2571 @   1.5286 f
  io_cmd_o[20] (net)                            4     107.4788              0.0000     1.5286 f
  io_cmd_o[20] (out)                                              0.3638    0.0338 @   1.5624 f
  data arrival time                                                                    1.5624

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3376


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1824/S (MUX21X1)                                               0.6007    0.0593 @   1.2503 f
  U1824/Q (MUX21X1)                                               0.3186    0.2433 @   1.4936 f
  io_cmd_o[34] (net)                            4      95.8004              0.0000     1.4936 f
  io_cmd_o[34] (out)                                              0.3218    0.0685 @   1.5622 f
  data arrival time                                                                    1.5622

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3378


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1802/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1802/Q (MUX21X1)                                               0.3280    0.2469 @   1.5183 f
  io_cmd_o[23] (net)                            4      98.6765              0.0000     1.5183 f
  io_cmd_o[23] (out)                                              0.3319    0.0431 @   1.5614 f
  data arrival time                                                                    1.5614

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1798/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1798/Q (MUX21X1)                                               0.3151    0.2426 @   1.5009 f
  io_cmd_o[21] (net)                            4      94.5705              0.0000     1.5009 f
  io_cmd_o[21] (out)                                              0.3184    0.0598 @   1.5607 f
  data arrival time                                                                    1.5607

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3393


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1901/IN1 (AND2X2)                                              0.2050    0.0016 @   1.0898 r
  U1901/Q (AND2X2)                                                0.2565    0.1889 @   1.2787 r
  io_cmd_o[79] (net)                            4     139.9980              0.0000     1.2787 r
  U1902/INP (NBUFFX2)                                             0.2725    0.0734 @   1.3521 r
  U1902/Z (NBUFFX2)                                               0.1317    0.1390 @   1.4911 r
  mem_cmd_o[79] (net)                           1      66.8129              0.0000     1.4911 r
  mem_cmd_o[79] (out)                                             0.1337    0.0694 @   1.5605 r
  data arrival time                                                                    1.5605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3395


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1800/S (MUX21X1)                                               0.6283    0.0722 @   1.2579 r
  U1800/Q (MUX21X1)                                               0.3192    0.2455 @   1.5034 f
  io_cmd_o[22] (net)                            4      96.2645              0.0000     1.5034 f
  io_cmd_o[22] (out)                                              0.3223    0.0567 @   1.5601 f
  data arrival time                                                                    1.5601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1782/S (MUX21X1)                                               0.6010    0.0798 @   1.2708 f
  U1782/Q (MUX21X1)                                               0.3293    0.2470 @   1.5178 f
  io_cmd_o[13] (net)                            4      98.9724              0.0000     1.5178 f
  io_cmd_o[13] (out)                                              0.3334    0.0422 @   1.5600 f
  data arrival time                                                                    1.5600

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3400


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1820/S (MUX21X1)                                               0.6032    0.0806 @   1.2716 f
  U1820/Q (MUX21X1)                                               0.3238    0.2447 @   1.5162 f
  io_cmd_o[32] (net)                            4      97.1640              0.0000     1.5162 f
  io_cmd_o[32] (out)                                              0.3276    0.0435 @   1.5597 f
  data arrival time                                                                    1.5597

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3403


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1796/S (MUX21X1)                                               0.6288    0.0818 @   1.2675 r
  U1796/Q (MUX21X1)                                               0.3577    0.2581 @   1.5256 f
  io_cmd_o[20] (net)                            4     107.4788              0.0000     1.5256 f
  io_cmd_o[20] (out)                                              0.3638    0.0338 @   1.5594 f
  data arrival time                                                                    1.5594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3406


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1824/S (MUX21X1)                                               0.6264    0.0603 @   1.2460 r
  U1824/Q (MUX21X1)                                               0.3186    0.2443 @   1.4903 f
  io_cmd_o[34] (net)                            4      95.8004              0.0000     1.4903 f
  io_cmd_o[34] (out)                                              0.3218    0.0685 @   1.5589 f
  data arrival time                                                                    1.5589

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3411


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1850/S (MUX21X1)                                               0.6020    0.0664 @   1.2574 f
  U1850/Q (MUX21X1)                                               0.3131    0.2409 @   1.4982 f
  io_cmd_o[51] (net)                            4      93.9672              0.0000     1.4982 f
  io_cmd_o[51] (out)                                              0.3162    0.0605 @   1.5587 f
  data arrival time                                                                    1.5587

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3413


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1802/S (MUX21X1)                                               0.6288    0.0816 @   1.2672 r
  U1802/Q (MUX21X1)                                               0.3280    0.2479 @   1.5151 f
  io_cmd_o[23] (net)                            4      98.6765              0.0000     1.5151 f
  io_cmd_o[23] (out)                                              0.3319    0.0431 @   1.5582 f
  data arrival time                                                                    1.5582

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3418


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1881/IN1 (AND2X1)                                              0.1919    0.0008 @   1.0800 f
  U1881/Q (AND2X1)                                                0.4770    0.2888 @   1.3688 f
  io_cmd_o[69] (net)                            4     141.1800              0.0000     1.3688 f
  U1882/INP (NBUFFX2)                                             0.4853    0.0454 @   1.4141 f
  U1882/Z (NBUFFX2)                                               0.1153    0.1328 @   1.5469 f
  mem_cmd_o[69] (net)                           1      54.2163              0.0000     1.5469 f
  mem_cmd_o[69] (out)                                             0.1171    0.0105 @   1.5574 f
  data arrival time                                                                    1.5574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3426


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1782/S (MUX21X1)                                               0.6266    0.0811 @   1.2668 r
  U1782/Q (MUX21X1)                                               0.3293    0.2480 @   1.5148 f
  io_cmd_o[13] (net)                            4      98.9724              0.0000     1.5148 f
  io_cmd_o[13] (out)                                              0.3334    0.0422 @   1.5570 f
  data arrival time                                                                    1.5570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1820/S (MUX21X1)                                               0.6288    0.0819 @   1.2675 r
  U1820/Q (MUX21X1)                                               0.3238    0.2456 @   1.5132 f
  io_cmd_o[32] (net)                            4      97.1640              0.0000     1.5132 f
  io_cmd_o[32] (out)                                              0.3276    0.0435 @   1.5567 f
  data arrival time                                                                    1.5567

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3433


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1844/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1844/Q (MUX21X1)                                               0.3303    0.2481 @   1.5121 f
  io_cmd_o[44] (net)                            4      99.4924              0.0000     1.5121 f
  io_cmd_o[44] (out)                                              0.3343    0.0438 @   1.5559 f
  data arrival time                                                                    1.5559

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3441


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1850/S (MUX21X1)                                               0.6277    0.0675 @   1.2532 r
  U1850/Q (MUX21X1)                                               0.3131    0.2418 @   1.4950 f
  io_cmd_o[51] (net)                            4      93.9672              0.0000     1.4950 f
  io_cmd_o[51] (out)                                              0.3162    0.0605 @   1.5555 f
  data arrival time                                                                    1.5555

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3445


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1764/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1764/Q (MUX21X1)                                               0.3007    0.2581 @   1.5236 r
  io_cmd_o[4] (net)                             4      86.5601              0.0000     1.5236 r
  io_cmd_o[4] (out)                                               0.3031    0.0315 @   1.5552 r
  data arrival time                                                                    1.5552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1814/S (MUX21X1)                                               0.6026    0.0715 @   1.2624 f
  U1814/Q (MUX21X1)                                               0.3201    0.2432 @   1.5057 f
  io_cmd_o[29] (net)                            4      96.0329              0.0000     1.5057 f
  io_cmd_o[29] (out)                                              0.3238    0.0481 @   1.5537 f
  data arrival time                                                                    1.5537

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3463


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1764/S (MUX21X1)                                               0.6284    0.0758 @   1.2614 r
  U1764/Q (MUX21X1)                                               0.3007    0.2607 @   1.5222 r
  io_cmd_o[4] (net)                             4      86.5601              0.0000     1.5222 r
  io_cmd_o[4] (out)                                               0.3031    0.0315 @   1.5537 r
  data arrival time                                                                    1.5537

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3463


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1766/S (MUX21X1)                                               0.6020    0.0663 @   1.2573 f
  U1766/Q (MUX21X1)                                               0.3498    0.2552 @   1.5125 f
  io_cmd_o[5] (net)                             4     105.3942              0.0000     1.5125 f
  io_cmd_o[5] (out)                                               0.3553    0.0409 @   1.5533 f
  data arrival time                                                                    1.5533

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3467


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1844/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1844/Q (MUX21X1)                                               0.3303    0.2491 @   1.5090 f
  io_cmd_o[44] (net)                            4      99.4924              0.0000     1.5090 f
  io_cmd_o[44] (out)                                              0.3343    0.0438 @   1.5528 f
  data arrival time                                                                    1.5528

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3472


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1762/S (MUX21X1)                                               0.6026    0.0729 @   1.2639 f
  U1762/Q (MUX21X1)                                               0.2889    0.2300 @   1.4940 f
  io_cmd_o[2] (net)                             4      86.0174              0.0000     1.4940 f
  io_cmd_o[2] (out)                                               0.2913    0.0583 @   1.5523 f
  data arrival time                                                                    1.5523

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3477


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1772/S (MUX21X1)                                               0.6028    0.0746 @   1.2656 f
  U1772/Q (MUX21X1)                                               0.3008    0.2366 @   1.5021 f
  io_cmd_o[8] (net)                             4      90.3164              0.0000     1.5021 f
  io_cmd_o[8] (out)                                               0.3033    0.0488 @   1.5510 f
  data arrival time                                                                    1.5510

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3490


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1814/S (MUX21X1)                                               0.6283    0.0727 @   1.2583 r
  U1814/Q (MUX21X1)                                               0.3201    0.2442 @   1.5025 f
  io_cmd_o[29] (net)                            4      96.0329              0.0000     1.5025 f
  io_cmd_o[29] (out)                                              0.3238    0.0481 @   1.5506 f
  data arrival time                                                                    1.5506

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3494


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1766/S (MUX21X1)                                               0.6277    0.0674 @   1.2531 r
  U1766/Q (MUX21X1)                                               0.3498    0.2562 @   1.5093 f
  io_cmd_o[5] (net)                             4     105.3942              0.0000     1.5093 f
  io_cmd_o[5] (out)                                               0.3553    0.0409 @   1.5502 f
  data arrival time                                                                    1.5502

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3498


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1762/S (MUX21X1)                                               0.6282    0.0742 @   1.2598 r
  U1762/Q (MUX21X1)                                               0.2889    0.2310 @   1.4908 f
  io_cmd_o[2] (net)                             4      86.0174              0.0000     1.4908 f
  io_cmd_o[2] (out)                                               0.2913    0.0583 @   1.5492 f
  data arrival time                                                                    1.5492

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3508


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1772/S (MUX21X1)                                               0.6284    0.0758 @   1.2615 r
  U1772/Q (MUX21X1)                                               0.3008    0.2375 @   1.4990 f
  io_cmd_o[8] (net)                             4      90.3164              0.0000     1.4990 f
  io_cmd_o[8] (out)                                               0.3033    0.0488 @   1.5478 f
  data arrival time                                                                    1.5478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1778/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1778/Q (MUX21X1)                                               0.3325    0.2480 @   1.5194 f
  io_cmd_o[11] (net)                            4      99.8526              0.0000     1.5194 f
  io_cmd_o[11] (out)                                              0.3367    0.0273 @   1.5467 f
  data arrival time                                                                    1.5467

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3533


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1949/IN1 (AND2X1)                                              0.2048    0.0014 @   1.0897 r
  U1949/Q (AND2X1)                                                0.3527    0.2226 @   1.3122 r
  io_cmd_o[103] (net)                           4     107.7351              0.0000     1.3122 r
  U1950/INP (NBUFFX2)                                             0.3554    0.0873 @   1.3995 r
  U1950/Z (NBUFFX2)                                               0.0682    0.1213 @   1.5208 r
  mem_cmd_o[103] (net)                          1      23.9819              0.0000     1.5208 r
  mem_cmd_o[103] (out)                                            0.0683    0.0251 @   1.5459 r
  data arrival time                                                                    1.5459

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3541


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1810/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1810/Q (MUX21X1)                                               0.3440    0.2542 @   1.5167 f
  io_cmd_o[27] (net)                            5     103.9551              0.0000     1.5167 f
  io_cmd_o[27] (out)                                              0.3483    0.0280 @   1.5447 f
  data arrival time                                                                    1.5447

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3553


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1788/S (MUX21X1)                                               0.6028    0.0748 @   1.2657 f
  U1788/Q (MUX21X1)                                               0.3189    0.2433 @   1.5091 f
  io_cmd_o[16] (net)                            4      95.8287              0.0000     1.5091 f
  io_cmd_o[16] (out)                                              0.3223    0.0351 @   1.5442 f
  data arrival time                                                                    1.5442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1778/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1778/Q (MUX21X1)                                               0.3325    0.2490 @   1.5162 f
  io_cmd_o[11] (net)                            4      99.8526              0.0000     1.5162 f
  io_cmd_o[11] (out)                                              0.3367    0.0273 @   1.5435 f
  data arrival time                                                                    1.5435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1838/S (MUX21X1)                                               0.6026    0.0715 @   1.2625 f
  U1838/Q (MUX21X1)                                               0.3412    0.2515 @   1.5140 f
  io_cmd_o[41] (net)                            5     102.6263              0.0000     1.5140 f
  io_cmd_o[41] (out)                                              0.3463    0.0290 @   1.5430 f
  data arrival time                                                                    1.5430

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3570


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1810/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1810/Q (MUX21X1)                                               0.3440    0.2552 @   1.5136 f
  io_cmd_o[27] (net)                            5     103.9551              0.0000     1.5136 f
  io_cmd_o[27] (out)                                              0.3483    0.0280 @   1.5416 f
  data arrival time                                                                    1.5416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1788/S (MUX21X1)                                               0.6285    0.0760 @   1.2617 r
  U1788/Q (MUX21X1)                                               0.3189    0.2443 @   1.5060 f
  io_cmd_o[16] (net)                            4      95.8287              0.0000     1.5060 f
  io_cmd_o[16] (out)                                              0.3223    0.0351 @   1.5411 f
  data arrival time                                                                    1.5411

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3589


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1838/S (MUX21X1)                                               0.6283    0.0727 @   1.2584 r
  U1838/Q (MUX21X1)                                               0.3412    0.2525 @   1.5109 f
  io_cmd_o[41] (net)                            5     102.6263              0.0000     1.5109 f
  io_cmd_o[41] (out)                                              0.3463    0.0290 @   1.5399 f
  data arrival time                                                                    1.5399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1768/S (MUX21X1)                                               0.6021    0.0661 @   1.2571 f
  U1768/Q (MUX21X1)                                               0.2931    0.2322 @   1.4893 f
  io_cmd_o[6] (net)                             4      87.4728              0.0000     1.4893 f
  io_cmd_o[6] (out)                                               0.2955    0.0497 @   1.5390 f
  data arrival time                                                                    1.5390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1901/IN1 (AND2X2)                                              0.1922    0.0015 @   1.0807 f
  U1901/Q (AND2X2)                                                0.2590    0.1937 @   1.2744 f
  io_cmd_o[79] (net)                            4     139.7733              0.0000     1.2744 f
  U1902/INP (NBUFFX2)                                             0.2747    0.0739 @   1.3483 f
  U1902/Z (NBUFFX2)                                               0.1251    0.1274 @   1.4757 f
  mem_cmd_o[79] (net)                           1      66.8129              0.0000     1.4757 f
  mem_cmd_o[79] (out)                                             0.1271    0.0624 @   1.5382 f
  data arrival time                                                                    1.5382

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3618


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1949/IN1 (AND2X1)                                              0.1921    0.0014 @   1.0806 f
  U1949/Q (AND2X1)                                                0.3627    0.2406 @   1.3212 f
  io_cmd_o[103] (net)                           4     107.5103              0.0000     1.3212 f
  U1950/INP (NBUFFX2)                                             0.3653    0.0926 @   1.4138 f
  U1950/Z (NBUFFX2)                                               0.0626    0.1029 @   1.5166 f
  mem_cmd_o[103] (net)                          1      23.9819              0.0000     1.5166 f
  mem_cmd_o[103] (out)                                            0.0627    0.0205 @   1.5372 f
  data arrival time                                                                    1.5372

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3628


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1776/S (MUX21X1)                                               0.6032    0.0804 @   1.2714 f
  U1776/Q (MUX21X1)                                               0.3030    0.2360 @   1.5074 f
  io_cmd_o[10] (net)                            4      90.5465              0.0000     1.5074 f
  io_cmd_o[10] (out)                                              0.3061    0.0293 @   1.5367 f
  data arrival time                                                                    1.5367

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3633


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1768/S (MUX21X1)                                               0.6277    0.0673 @   1.2529 r
  U1768/Q (MUX21X1)                                               0.2931    0.2331 @   1.4860 f
  io_cmd_o[6] (net)                             4      87.4728              0.0000     1.4860 f
  io_cmd_o[6] (out)                                               0.2955    0.0497 @   1.5357 f
  data arrival time                                                                    1.5357

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3643


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1931/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0799 f
  U1931/Q (AND2X1)                                                0.0385    0.0775     1.1574 f
  n2644 (net)                                   1       3.9682              0.0000     1.1574 f
  icc_place1903/INP (NBUFFX2)                                     0.0385    0.0000 &   1.1574 f
  icc_place1903/Z (NBUFFX2)                                       0.3236    0.1553 @   1.3128 f
  mem_cmd_o[94] (net)                           4     190.7109              0.0000     1.3128 f
  icc_place1978/INP (NBUFFX2)                                     0.3717    0.1409 @   1.4537 f
  icc_place1978/Z (NBUFFX2)                                       0.0371    0.0806     1.5343 f
  io_cmd_o[94] (net)                            1       2.1829              0.0000     1.5343 f
  io_cmd_o[94] (out)                                              0.0371    0.0000 &   1.5343 f
  data arrival time                                                                    1.5343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1776/S (MUX21X1)                                               0.6288    0.0815 @   1.2672 r
  U1776/Q (MUX21X1)                                               0.3030    0.2370 @   1.5042 f
  io_cmd_o[10] (net)                            4      90.5465              0.0000     1.5042 f
  io_cmd_o[10] (out)                                              0.3061    0.0293 @   1.5335 f
  data arrival time                                                                    1.5335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1764/S (MUX21X1)                                               0.6028    0.0745 @   1.2655 f
  U1764/Q (MUX21X1)                                               0.2897    0.2306 @   1.4961 f
  io_cmd_o[4] (net)                             4      86.3353              0.0000     1.4961 f
  io_cmd_o[4] (out)                                               0.2921    0.0309 @   1.5270 f
  data arrival time                                                                    1.5270

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3730


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1977/IN1 (AND2X1)                                              0.2049    0.0015 @   1.0898 r
  U1977/Q (AND2X1)                                                0.1060    0.1230     1.2128 r
  n2643 (net)                                   1      27.2689              0.0000     1.2128 r
  icc_place1904/INP (NBUFFX2)                                     0.1060    0.0107 &   1.2234 r
  icc_place1904/Z (NBUFFX2)                                       0.2858    0.1543 @   1.3777 r
  mem_cmd_o[117] (net)                          4     163.0001              0.0000     1.3777 r
  mem_cmd_o[117] (out)                                            0.3181    0.1488 @   1.5265 r
  data arrival time                                                                    1.5265

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3735


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1764/S (MUX21X1)                                               0.6284    0.0758 @   1.2614 r
  U1764/Q (MUX21X1)                                               0.2897    0.2315 @   1.4930 f
  io_cmd_o[4] (net)                             4      86.3353              0.0000     1.4930 f
  io_cmd_o[4] (out)                                               0.2921    0.0309 @   1.5239 f
  data arrival time                                                                    1.5239

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3761


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1903/IN1 (AND2X2)                                              0.2050    0.0015 @   1.0898 r
  U1903/Q (AND2X2)                                                0.2528    0.1883 @   1.2781 r
  io_cmd_o[80] (net)                            4     138.3891              0.0000     1.2781 r
  U1904/INP (NBUFFX2)                                             0.2701    0.0495 @   1.3276 r
  U1904/Z (NBUFFX2)                                               0.1133    0.1331 @   1.4607 r
  mem_cmd_o[80] (net)                           1      55.2235              0.0000     1.4607 r
  mem_cmd_o[80] (out)                                             0.1142    0.0533 @   1.5140 r
  data arrival time                                                                    1.5140

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3860


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1977/IN1 (AND2X1)                                              0.1922    0.0015 @   1.0807 f
  U1977/Q (AND2X1)                                                0.1030    0.1192     1.1999 f
  n2643 (net)                                   1      27.2097              0.0000     1.1999 f
  icc_place1904/INP (NBUFFX2)                                     0.1030    0.0104 &   1.2102 f
  icc_place1904/Z (NBUFFX2)                                       0.2767    0.1579 @   1.3681 f
  mem_cmd_o[117] (net)                          4     162.7753              0.0000     1.3681 f
  mem_cmd_o[117] (out)                                            0.3089    0.1439 @   1.5120 f
  data arrival time                                                                    1.5120

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3880


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1890/INP (NBUFFX2)                                     0.3006    0.0079 @   0.8836 f
  icc_place1890/Z (NBUFFX2)                                       0.5717    0.3074 @   1.1910 f
  n2555 (net)                                  54     349.3519              0.0000     1.1910 f
  U1856/IN1 (AND2X1)                                              0.5720    0.0003 @   1.1913 f
  U1856/Q (AND2X1)                                                0.4111    0.2790 @   1.4703 f
  io_cmd_o[54] (net)                            4     118.2213              0.0000     1.4703 f
  io_cmd_o[54] (out)                                              0.4178    0.0384 @   1.5087 f
  data arrival time                                                                    1.5087

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3913


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1931/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0889 r
  U1931/Q (AND2X1)                                                0.0433    0.0859     1.1748 r
  n2644 (net)                                   1       4.0274              0.0000     1.1748 r
  icc_place1903/INP (NBUFFX2)                                     0.0433    0.0000 &   1.1749 r
  icc_place1903/Z (NBUFFX2)                                       0.3350    0.1490 @   1.3239 r
  mem_cmd_o[94] (net)                           4     190.9357              0.0000     1.3239 r
  mem_cmd_o[94] (out)                                             0.3848    0.1803 @   1.5042 r
  data arrival time                                                                    1.5042

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3958


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1875/IN1 (AND2X1)                                              0.2046    0.0012 @   1.0894 r
  U1875/Q (AND2X1)                                                0.3275    0.2133 @   1.3027 r
  io_cmd_o[66] (net)                            4      99.8125              0.0000     1.3027 r
  U1876/INP (NBUFFX2)                                             0.3298    0.0629 @   1.3656 r
  U1876/Z (NBUFFX2)                                               0.0645    0.1165 @   1.4821 r
  mem_cmd_o[66] (net)                           1      21.8695              0.0000     1.4821 r
  mem_cmd_o[66] (out)                                             0.0646    0.0213 @   1.5033 r
  data arrival time                                                                    1.5033

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3967


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1890/INP (NBUFFX2)                                     0.3544    0.0165 @   0.8767 r
  icc_place1890/Z (NBUFFX2)                                       0.5979    0.3089 @   1.1857 r
  n2555 (net)                                  54     353.7080              0.0000     1.1857 r
  U1856/IN1 (AND2X1)                                              0.5982    0.0003 @   1.1860 r
  U1856/Q (AND2X1)                                                0.4035    0.2784 @   1.4644 r
  io_cmd_o[54] (net)                            4     118.4461              0.0000     1.4644 r
  io_cmd_o[54] (out)                                              0.4103    0.0385 @   1.5029 r
  data arrival time                                                                    1.5029

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3971


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1927/IN1 (AND2X1)                                              0.2048    0.0007 @   1.0889 r
  U1927/Q (AND2X1)                                                0.3209    0.2122 @   1.3011 r
  io_cmd_o[92] (net)                            4      98.4581              0.0000     1.3011 r
  U1928/INP (NBUFFX2)                                             0.3235    0.0826 @   1.3837 r
  U1928/Z (NBUFFX2)                                               0.0504    0.1047     1.4884 r
  mem_cmd_o[92] (net)                           1      10.2569              0.0000     1.4884 r
  mem_cmd_o[92] (out)                                             0.0504    0.0043 &   1.4927 r
  data arrival time                                                                    1.4927

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4073


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1903/IN1 (AND2X2)                                              0.1922    0.0015 @   1.0807 f
  U1903/Q (AND2X2)                                                0.2551    0.1929 @   1.2736 f
  io_cmd_o[80] (net)                            4     138.1644              0.0000     1.2736 f
  U1904/INP (NBUFFX2)                                             0.2722    0.0495 @   1.3231 f
  U1904/Z (NBUFFX2)                                               0.1059    0.1201 @   1.4433 f
  mem_cmd_o[80] (net)                           1      55.2235              0.0000     1.4433 f
  mem_cmd_o[80] (out)                                             0.1069    0.0475 @   1.4908 f
  data arrival time                                                                    1.4908

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4092


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1875/IN1 (AND2X1)                                              0.1919    0.0012 @   1.0804 f
  U1875/Q (AND2X1)                                                0.3359    0.2291 @   1.3095 f
  io_cmd_o[66] (net)                            4      99.5877              0.0000     1.3095 f
  U1876/INP (NBUFFX2)                                             0.3382    0.0639 @   1.3734 f
  U1876/Z (NBUFFX2)                                               0.0591    0.0993 @   1.4728 f
  mem_cmd_o[66] (net)                           1      21.8695              0.0000     1.4728 f
  mem_cmd_o[66] (out)                                             0.0592    0.0169 @   1.4897 f
  data arrival time                                                                    1.4897

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4103


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1931/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0799 f
  U1931/Q (AND2X1)                                                0.0385    0.0775     1.1574 f
  n2644 (net)                                   1       3.9682              0.0000     1.1574 f
  icc_place1903/INP (NBUFFX2)                                     0.0385    0.0000 &   1.1574 f
  icc_place1903/Z (NBUFFX2)                                       0.3236    0.1553 @   1.3128 f
  mem_cmd_o[94] (net)                           4     190.7109              0.0000     1.3128 f
  mem_cmd_o[94] (out)                                             0.3750    0.1754 @   1.4881 f
  data arrival time                                                                    1.4881

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4119


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1947/IN1 (AND2X2)                                              0.2047    0.0013 @   1.0895 r
  U1947/Q (AND2X2)                                                0.2391    0.1834 @   1.2729 r
  io_cmd_o[102] (net)                           4     129.3067              0.0000     1.2729 r
  U1948/INP (NBUFFX2)                                             0.2525    0.0641 @   1.3370 r
  U1948/Z (NBUFFX2)                                               0.0861    0.1187 @   1.4557 r
  mem_cmd_o[102] (net)                          1      37.5955              0.0000     1.4557 r
  mem_cmd_o[102] (out)                                            0.0864    0.0321 @   1.4878 r
  data arrival time                                                                    1.4878

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4122


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1925/IN1 (AND2X2)                                              0.2049    0.0006 @   1.0888 r
  U1925/Q (AND2X2)                                                0.2567    0.1890 @   1.2778 r
  io_cmd_o[91] (net)                            4     140.1158              0.0000     1.2778 r
  U1926/INP (NBUFFX2)                                             0.2725    0.0831 @   1.3609 r
  U1926/Z (NBUFFX2)                                               0.0726    0.1136 @   1.4745 r
  mem_cmd_o[91] (net)                           1      27.0886              0.0000     1.4745 r
  mem_cmd_o[91] (out)                                             0.0728    0.0127 @   1.4872 r
  data arrival time                                                                    1.4872

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4128


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1927/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0798 f
  U1927/Q (AND2X1)                                                0.3296    0.2278 @   1.3076 f
  io_cmd_o[92] (net)                            4      98.2333              0.0000     1.3076 f
  U1928/INP (NBUFFX2)                                             0.3321    0.0849 @   1.3926 f
  U1928/Z (NBUFFX2)                                               0.0454    0.0877     1.4803 f
  mem_cmd_o[92] (net)                           1      10.2569              0.0000     1.4803 f
  mem_cmd_o[92] (out)                                             0.0454    0.0035 &   1.4838 f
  data arrival time                                                                    1.4838

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4162


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1905/IN1 (AND2X1)                                              0.2050    0.0015 @   1.0898 r
  U1905/Q (AND2X1)                                                0.2436    0.1815 @   1.2713 r
  io_cmd_o[81] (net)                            4      73.3801              0.0000     1.2713 r
  U1906/INP (NBUFFX2)                                             0.2449    0.1131 @   1.3844 r
  U1906/Z (NBUFFX2)                                               0.0418    0.0910     1.4754 r
  mem_cmd_o[81] (net)                           1       6.4772              0.0000     1.4754 r
  mem_cmd_o[81] (out)                                             0.0418    0.0033 &   1.4787 r
  data arrival time                                                                    1.4787

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4213


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1871/IN1 (AND2X1)                                              0.2049    0.0015 @   1.0897 r
  U1871/Q (AND2X1)                                                0.3804    0.2402 @   1.3299 r
  io_cmd_o[64] (net)                            4     119.0390              0.0000     1.3299 r
  U1872/INP (NBUFFX2)                                             0.3824    0.0268 @   1.3567 r
  U1872/Z (NBUFFX2)                                               0.0486    0.1071     1.4639 r
  mem_cmd_o[64] (net)                           1       6.5320              0.0000     1.4639 r
  mem_cmd_o[64] (out)                                             0.0486    0.0073 &   1.4712 r
  data arrival time                                                                    1.4712

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4288


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1905/IN1 (AND2X1)                                              0.1922    0.0015 @   1.0807 f
  U1905/Q (AND2X1)                                                0.2514    0.1924 @   1.2731 f
  io_cmd_o[81] (net)                            4      73.1553              0.0000     1.2731 f
  U1906/INP (NBUFFX2)                                             0.2527    0.1167 @   1.3898 f
  U1906/Z (NBUFFX2)                                               0.0374    0.0787     1.4685 f
  mem_cmd_o[81] (net)                           1       6.4772              0.0000     1.4685 f
  mem_cmd_o[81] (out)                                             0.0374    0.0025 &   1.4711 f
  data arrival time                                                                    1.4711

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1925/IN1 (AND2X2)                                              0.1921    0.0006 @   1.0798 f
  U1925/Q (AND2X2)                                                0.2592    0.1938 @   1.2736 f
  io_cmd_o[91] (net)                            4     139.8910              0.0000     1.2736 f
  U1926/INP (NBUFFX2)                                             0.2748    0.0836 @   1.3572 f
  U1926/Z (NBUFFX2)                                               0.0672    0.0995 @   1.4567 f
  mem_cmd_o[91] (net)                           1      27.0886              0.0000     1.4567 f
  mem_cmd_o[91] (out)                                             0.0674    0.0107 @   1.4674 f
  data arrival time                                                                    1.4674

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4326


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1947/IN1 (AND2X2)                                              0.1920    0.0012 @   1.0804 f
  U1947/Q (AND2X2)                                                0.2404    0.1869 @   1.2674 f
  io_cmd_o[102] (net)                           4     129.0819              0.0000     1.2674 f
  U1948/INP (NBUFFX2)                                             0.2537    0.0639 @   1.3312 f
  U1948/Z (NBUFFX2)                                               0.0806    0.1065 @   1.4377 f
  mem_cmd_o[102] (net)                          1      37.5955              0.0000     1.4377 f
  mem_cmd_o[102] (out)                                            0.0810    0.0275 @   1.4653 f
  data arrival time                                                                    1.4653

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4347


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1899/IN1 (AND2X1)                                              0.2050    0.0016 @   1.0898 r
  U1899/Q (AND2X1)                                                0.2861    0.1976 @   1.2874 r
  io_cmd_o[78] (net)                            4      86.2968              0.0000     1.2874 r
  U1900/INP (NBUFFX2)                                             0.2871    0.0668 @   1.3543 r
  U1900/Z (NBUFFX2)                                               0.0496    0.1013     1.4556 r
  mem_cmd_o[78] (net)                           1      10.9700              0.0000     1.4556 r
  mem_cmd_o[78] (out)                                             0.0496    0.0075 &   1.4630 r
  data arrival time                                                                    1.4630

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4370


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1871/IN1 (AND2X1)                                              0.1922    0.0015 @   1.0807 f
  U1871/Q (AND2X1)                                                0.3923    0.2619 @   1.3425 f
  io_cmd_o[64] (net)                            4     118.8142              0.0000     1.3425 f
  U1872/INP (NBUFFX2)                                             0.3942    0.0271 @   1.3696 f
  U1872/Z (NBUFFX2)                                               0.0434    0.0870     1.4566 f
  mem_cmd_o[64] (net)                           1       6.5320              0.0000     1.4566 f
  mem_cmd_o[64] (out)                                             0.0434    0.0056 &   1.4621 f
  data arrival time                                                                    1.4621

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4379


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1983/IN1 (AND2X1)                                              0.2047    0.0013 @   1.0895 r
  U1983/Q (AND2X1)                                                0.2007    0.1644 @   1.2539 r
  io_cmd_o[120] (net)                           4      58.7819              0.0000     1.2539 r
  U1984/INP (NBUFFX2)                                             0.2010    0.0197 @   1.2736 r
  U1984/Z (NBUFFX2)                                               0.1670    0.1387 @   1.4123 r
  mem_cmd_o[120] (net)                          1      89.1014              0.0000     1.4123 r
  mem_cmd_o[120] (out)                                            0.1742    0.0457 @   1.4580 r
  data arrival time                                                                    1.4580

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4420


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1923/IN1 (AND2X1)                                              0.2045    0.0010 @   1.0893 r
  U1923/Q (AND2X1)                                                0.3642    0.2310 @   1.3203 r
  io_cmd_o[90] (net)                            4     112.9836              0.0000     1.3203 r
  U1924/INP (NBUFFX2)                                             0.3672    0.0289 @   1.3492 r
  U1924/Z (NBUFFX2)                                               0.0487    0.1062     1.4554 r
  mem_cmd_o[90] (net)                           1       7.2322              0.0000     1.4554 r
  mem_cmd_o[90] (out)                                             0.0487    0.0002 &   1.4556 r
  data arrival time                                                                    1.4556

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4444


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1885/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0890 r
  U1885/Q (AND2X1)                                                0.3421    0.2210 @   1.3100 r
  io_cmd_o[71] (net)                            4     105.4988              0.0000     1.3100 r
  U1886/INP (NBUFFX2)                                             0.3456    0.0335 @   1.3435 r
  U1886/Z (NBUFFX2)                                               0.0538    0.1094     1.4529 r
  mem_cmd_o[71] (net)                           1      12.1496              0.0000     1.4529 r
  mem_cmd_o[71] (out)                                             0.0538    0.0013 &   1.4542 r
  data arrival time                                                                    1.4542

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4458


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1909/IN1 (AND2X1)                                              0.2049    0.0014 @   1.0897 r
  U1909/Q (AND2X1)                                                0.2791    0.1937 @   1.2834 r
  io_cmd_o[83] (net)                            4      83.6507              0.0000     1.2834 r
  U1910/INP (NBUFFX2)                                             0.2802    0.0585 @   1.3419 r
  U1910/Z (NBUFFX2)                                               0.0500    0.1011     1.4430 r
  mem_cmd_o[83] (net)                           1      11.5382              0.0000     1.4430 r
  mem_cmd_o[83] (out)                                             0.0500    0.0109 &   1.4539 r
  data arrival time                                                                    1.4539

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4461


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1965/IN1 (AND2X1)                                              0.2049    0.0005 @   1.0888 r
  U1965/Q (AND2X1)                                                0.2889    0.1992 @   1.2879 r
  io_cmd_o[111] (net)                           4      87.8764              0.0000     1.2879 r
  U1966/INP (NBUFFX2)                                             0.2910    0.0485 @   1.3364 r
  U1966/Z (NBUFFX2)                                               0.0530    0.1047     1.4411 r
  mem_cmd_o[111] (net)                          1      13.5485              0.0000     1.4411 r
  mem_cmd_o[111] (out)                                            0.0530    0.0127 &   1.4538 r
  data arrival time                                                                    1.4538

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4462


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1899/IN1 (AND2X1)                                              0.1923    0.0016 @   1.0807 f
  U1899/Q (AND2X1)                                                0.2906    0.2135 @   1.2942 f
  io_cmd_o[78] (net)                            4      86.0720              0.0000     1.2942 f
  U1900/INP (NBUFFX2)                                             0.2916    0.0673 @   1.3616 f
  U1900/Z (NBUFFX2)                                               0.0446    0.0861     1.4477 f
  mem_cmd_o[78] (net)                           1      10.9700              0.0000     1.4477 f
  mem_cmd_o[78] (out)                                             0.0446    0.0058 &   1.4535 f
  data arrival time                                                                    1.4535

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4465


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1959/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0890 r
  U1959/Q (AND2X1)                                                0.3067    0.2040 @   1.2930 r
  io_cmd_o[108] (net)                           4      92.7101              0.0000     1.2930 r
  U1960/INP (NBUFFX2)                                             0.3089    0.0508 @   1.3438 r
  U1960/Z (NBUFFX2)                                               0.0543    0.1071     1.4509 r
  mem_cmd_o[108] (net)                          1      13.8570              0.0000     1.4509 r
  mem_cmd_o[108] (out)                                            0.0543    0.0017 &   1.4526 r
  data arrival time                                                                    1.4526

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4474


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1979/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0889 r
  U1979/Q (AND2X1)                                                0.2903    0.1989 @   1.2878 r
  io_cmd_o[118] (net)                           4      88.0647              0.0000     1.2878 r
  U1980/INP (NBUFFX2)                                             0.2929    0.0599 @   1.3477 r
  U1980/Z (NBUFFX2)                                               0.0474    0.0998     1.4474 r
  mem_cmd_o[118] (net)                          1       9.0008              0.0000     1.4474 r
  mem_cmd_o[118] (out)                                            0.0474    0.0027 &   1.4501 r
  data arrival time                                                                    1.4501

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4499


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1861/IN1 (AND2X1)                                              0.2048    0.0014 @   1.0896 r
  U1861/Q (AND2X1)                                                0.2760    0.1944 @   1.2841 r
  io_cmd_o[59] (net)                            4      83.9163              0.0000     1.2841 r
  U1862/INP (NBUFFX2)                                             0.2778    0.0590 @   1.3431 r
  U1862/Z (NBUFFX2)                                               0.0452    0.0967     1.4398 r
  mem_cmd_o[59] (net)                           1       7.8259              0.0000     1.4398 r
  mem_cmd_o[59] (out)                                             0.0452    0.0077 &   1.4475 r
  data arrival time                                                                    1.4475

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4525


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1923/IN1 (AND2X1)                                              0.1917    0.0010 @   1.0802 f
  U1923/Q (AND2X1)                                                0.3752    0.2508 @   1.3310 f
  io_cmd_o[90] (net)                            4     112.7588              0.0000     1.3310 f
  U1924/INP (NBUFFX2)                                             0.3780    0.0291 @   1.3601 f
  U1924/Z (NBUFFX2)                                               0.0436    0.0868     1.4470 f
  mem_cmd_o[90] (net)                           1       7.2322              0.0000     1.4470 f
  mem_cmd_o[90] (out)                                             0.0436    0.0002 &   1.4471 f
  data arrival time                                                                    1.4471

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4529


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1983/IN1 (AND2X1)                                              0.1920    0.0013 @   1.0805 f
  U1983/Q (AND2X1)                                                0.2007    0.1696 @   1.2501 f
  io_cmd_o[120] (net)                           4      58.5571              0.0000     1.2501 f
  U1984/INP (NBUFFX2)                                             0.2010    0.0194 @   1.2695 f
  U1984/Z (NBUFFX2)                                               0.1596    0.1332 @   1.4027 f
  mem_cmd_o[120] (net)                          1      89.1014              0.0000     1.4027 f
  mem_cmd_o[120] (out)                                            0.1672    0.0439 @   1.4466 f
  data arrival time                                                                    1.4466

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4534


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1885/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0799 f
  U1885/Q (AND2X1)                                                0.3519    0.2386 @   1.3185 f
  io_cmd_o[71] (net)                            4     105.2741              0.0000     1.3185 f
  U1886/INP (NBUFFX2)                                             0.3553    0.0340 @   1.3525 f
  U1886/Z (NBUFFX2)                                               0.0487    0.0912     1.4437 f
  mem_cmd_o[71] (net)                           1      12.1496              0.0000     1.4437 f
  mem_cmd_o[71] (out)                                             0.0487    0.0012 &   1.4449 f
  data arrival time                                                                    1.4449

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1981/IN1 (AND2X1)                                              0.2046    0.0008 @   1.0890 r
  U1981/Q (AND2X1)                                                0.2791    0.1932 @   1.2823 r
  io_cmd_o[119] (net)                           4      83.8539              0.0000     1.2823 r
  U1982/INP (NBUFFX2)                                             0.2808    0.0509 @   1.3331 r
  U1982/Z (NBUFFX2)                                               0.0510    0.1021     1.4352 r
  mem_cmd_o[119] (net)                          1      12.2809              0.0000     1.4352 r
  mem_cmd_o[119] (out)                                            0.0510    0.0093 &   1.4445 r
  data arrival time                                                                    1.4445

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4555


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1971/IN1 (AND2X1)                                              0.2048    0.0013 @   1.0896 r
  U1971/Q (AND2X1)                                                0.2780    0.1939 @   1.2835 r
  io_cmd_o[114] (net)                           4      84.0363              0.0000     1.2835 r
  U1972/INP (NBUFFX2)                                             0.2803    0.0484 @   1.3319 r
  U1972/Z (NBUFFX2)                                               0.0497    0.1009     1.4328 r
  mem_cmd_o[114] (net)                          1      11.2872              0.0000     1.4328 r
  mem_cmd_o[114] (out)                                            0.0497    0.0107 &   1.4435 r
  data arrival time                                                                    1.4435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1909/IN1 (AND2X1)                                              0.1921    0.0014 @   1.0806 f
  U1909/Q (AND2X1)                                                0.2831    0.2091 @   1.2896 f
  io_cmd_o[83] (net)                            4      83.4260              0.0000     1.2896 f
  U1910/INP (NBUFFX2)                                             0.2843    0.0588 @   1.3485 f
  U1910/Z (NBUFFX2)                                               0.0450    0.0864     1.4348 f
  mem_cmd_o[83] (net)                           1      11.5382              0.0000     1.4348 f
  mem_cmd_o[83] (out)                                             0.0450    0.0084 &   1.4433 f
  data arrival time                                                                    1.4433

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4567


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1953/IN1 (AND2X1)                                              0.2045    0.0011 @   1.0894 r
  U1953/Q (AND2X1)                                                0.3268    0.2151 @   1.3045 r
  io_cmd_o[105] (net)                           4     100.5694              0.0000     1.3045 r
  U1954/INP (NBUFFX2)                                             0.3295    0.0427 @   1.3471 r
  U1954/Z (NBUFFX2)                                               0.0399    0.0955     1.4427 r
  mem_cmd_o[105] (net)                          1       1.6549              0.0000     1.4427 r
  mem_cmd_o[105] (out)                                            0.0399    0.0000 &   1.4427 r
  data arrival time                                                                    1.4427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1959/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0799 f
  U1959/Q (AND2X1)                                                0.3140    0.2178 @   1.2977 f
  io_cmd_o[108] (net)                           4      92.4853              0.0000     1.2977 f
  U1960/INP (NBUFFX2)                                             0.3161    0.0516 @   1.3493 f
  U1960/Z (NBUFFX2)                                               0.0492    0.0909     1.4402 f
  mem_cmd_o[108] (net)                          1      13.8570              0.0000     1.4402 f
  mem_cmd_o[108] (out)                                            0.0492    0.0015 &   1.4416 f
  data arrival time                                                                    1.4416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1965/IN1 (AND2X1)                                              0.1922    0.0005 @   1.0797 f
  U1965/Q (AND2X1)                                                0.2954    0.2118 @   1.2915 f
  io_cmd_o[111] (net)                           4      87.6517              0.0000     1.2915 f
  U1966/INP (NBUFFX2)                                             0.2974    0.0495 @   1.3410 f
  U1966/Z (NBUFFX2)                                               0.0480    0.0894     1.4304 f
  mem_cmd_o[111] (net)                          1      13.5485              0.0000     1.4304 f
  mem_cmd_o[111] (out)                                            0.0480    0.0102 &   1.4406 f
  data arrival time                                                                    1.4406

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4406
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4594


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4839     0.4839
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.2410    0.0000     0.4839 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.2250    0.2829 @   0.7668 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      68.0964              0.0000     0.7668 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7668 r
  fifo_1__mem_fifo/data_o[24] (net)                    68.0964              0.0000     0.7668 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.7668 r
  fifo_lo[71] (net)                                    68.0964              0.0000     0.7668 r
  U1804/IN2 (MUX21X1)                                             0.2256    0.0559 @   0.8227 r
  U1804/Q (MUX21X1)                                               0.5037    0.2998 @   1.1224 r
  io_cmd_o[24] (net)                            5     149.6653              0.0000     1.1224 r
  U1805/INP (NBUFFX2)                                             0.5153    0.1654 @   1.2879 r
  U1805/Z (NBUFFX2)                                               0.0832    0.1432 @   1.4310 r
  mem_cmd_o[24] (net)                           1      27.2764              0.0000     1.4310 r
  mem_cmd_o[24] (out)                                             0.0834    0.0095 @   1.4405 r
  data arrival time                                                                    1.4405

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4595


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1887/IN1 (AND2X2)                                              0.2048    0.0007 @   1.0889 r
  U1887/Q (AND2X2)                                                0.2202    0.1785 @   1.2674 r
  io_cmd_o[72] (net)                            4     118.6918              0.0000     1.2674 r
  U1888/INP (NBUFFX2)                                             0.2314    0.0434 @   1.3108 r
  U1888/Z (NBUFFX2)                                               0.0663    0.1080 @   1.4188 r
  mem_cmd_o[72] (net)                           1      27.2455              0.0000     1.4188 r
  mem_cmd_o[72] (out)                                             0.0664    0.0214 @   1.4402 r
  data arrival time                                                                    1.4402

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4598


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1861/IN1 (AND2X1)                                              0.1921    0.0014 @   1.0806 f
  U1861/Q (AND2X1)                                                0.2823    0.2060 @   1.2866 f
  io_cmd_o[59] (net)                            4      83.6916              0.0000     1.2866 f
  U1862/INP (NBUFFX2)                                             0.2840    0.0605 @   1.3470 f
  U1862/Z (NBUFFX2)                                               0.0404    0.0821     1.4292 f
  mem_cmd_o[59] (net)                           1       7.8259              0.0000     1.4292 f
  mem_cmd_o[59] (out)                                             0.0404    0.0059 &   1.4351 f
  data arrival time                                                                    1.4351

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4649


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1979/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0799 f
  U1979/Q (AND2X1)                                                0.2969    0.2115 @   1.2913 f
  io_cmd_o[118] (net)                           4      87.8400              0.0000     1.2913 f
  U1980/INP (NBUFFX2)                                             0.2994    0.0570 @   1.3483 f
  U1980/Z (NBUFFX2)                                               0.0425    0.0844     1.4327 f
  mem_cmd_o[118] (net)                          1       9.0008              0.0000     1.4327 f
  mem_cmd_o[118] (out)                                            0.0425    0.0021 &   1.4348 f
  data arrival time                                                                    1.4348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1953/IN1 (AND2X1)                                              0.1918    0.0010 @   1.0802 f
  U1953/Q (AND2X1)                                                0.3358    0.2314 @   1.3116 f
  io_cmd_o[105] (net)                           4     100.3446              0.0000     1.3116 f
  U1954/INP (NBUFFX2)                                             0.3384    0.0433 @   1.3550 f
  U1954/Z (NBUFFX2)                                               0.0351    0.0782     1.4331 f
  mem_cmd_o[105] (net)                          1       1.6549              0.0000     1.4331 f
  mem_cmd_o[105] (out)                                            0.0351    0.0000 &   1.4331 f
  data arrival time                                                                    1.4331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1921/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0890 r
  U1921/Q (AND2X1)                                                0.3078    0.2079 @   1.2969 r
  io_cmd_o[89] (net)                            4      94.5585              0.0000     1.2969 r
  U1922/INP (NBUFFX2)                                             0.3103    0.0277 @   1.3246 r
  U1922/Z (NBUFFX2)                                               0.0482    0.1017     1.4263 r
  mem_cmd_o[89] (net)                           1       8.9431              0.0000     1.4263 r
  mem_cmd_o[89] (out)                                             0.0482    0.0057 &   1.4320 r
  data arrival time                                                                    1.4320

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4680


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1981/IN1 (AND2X1)                                              0.1919    0.0008 @   1.0800 f
  U1981/Q (AND2X1)                                                0.2840    0.2046 @   1.2846 f
  io_cmd_o[119] (net)                           4      83.6292              0.0000     1.2846 f
  U1982/INP (NBUFFX2)                                             0.2866    0.0519 @   1.3364 f
  U1982/Z (NBUFFX2)                                               0.0460    0.0873     1.4238 f
  mem_cmd_o[119] (net)                          1      12.2809              0.0000     1.4238 f
  mem_cmd_o[119] (out)                                            0.0460    0.0073 &   1.4311 f
  data arrival time                                                                    1.4311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1971/IN1 (AND2X1)                                              0.1920    0.0013 @   1.0805 f
  U1971/Q (AND2X1)                                                0.2839    0.2054 @   1.2859 f
  io_cmd_o[114] (net)                           4      83.8115              0.0000     1.2859 f
  U1972/INP (NBUFFX2)                                             0.2861    0.0493 @   1.3351 f
  U1972/Z (NBUFFX2)                                               0.0448    0.0862     1.4213 f
  mem_cmd_o[114] (net)                          1      11.2872              0.0000     1.4213 f
  mem_cmd_o[114] (out)                                            0.0448    0.0084 &   1.4297 f
  data arrival time                                                                    1.4297

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4703


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1917/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0889 r
  U1917/Q (AND2X1)                                                0.2581    0.1871 @   1.2760 r
  io_cmd_o[87] (net)                            4      78.0253              0.0000     1.2760 r
  U1918/INP (NBUFFX2)                                             0.2598    0.0625 @   1.3385 r
  U1918/Z (NBUFFX2)                                               0.0359    0.0872     1.4257 r
  mem_cmd_o[87] (net)                           1       1.1676              0.0000     1.4257 r
  mem_cmd_o[87] (out)                                             0.0359    0.0000 &   1.4257 r
  data arrival time                                                                    1.4257

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4743


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1879/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0890 r
  U1879/Q (AND2X1)                                                0.3028    0.2081 @   1.2970 r
  io_cmd_o[68] (net)                            4      92.2279              0.0000     1.2970 r
  U1880/INP (NBUFFX2)                                             0.3033    0.0326 @   1.3296 r
  U1880/Z (NBUFFX2)                                               0.0391    0.0930     1.4226 r
  mem_cmd_o[68] (net)                           1       2.0112              0.0000     1.4226 r
  mem_cmd_o[68] (out)                                             0.0391    0.0027 &   1.4253 r
  data arrival time                                                                    1.4253

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4747


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1889/IN1 (AND2X1)                                              0.2048    0.0007 @   1.0889 r
  U1889/Q (AND2X1)                                                0.2780    0.1992 @   1.2881 r
  io_cmd_o[73] (net)                            4      84.9550              0.0000     1.2881 r
  U1890/INP (NBUFFX2)                                             0.2783    0.0444 @   1.3326 r
  U1890/Z (NBUFFX2)                                               0.0379    0.0902     1.4228 r
  mem_cmd_o[73] (net)                           1       2.0134              0.0000     1.4228 r
  mem_cmd_o[73] (out)                                             0.0379    0.0010 &   1.4238 r
  data arrival time                                                                    1.4238

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4762


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1973/IN1 (AND2X1)                                              0.2045    0.0011 @   1.0894 r
  U1973/Q (AND2X1)                                                0.2601    0.1866 @   1.2760 r
  io_cmd_o[115] (net)                           4      78.1890              0.0000     1.2760 r
  U1974/INP (NBUFFX2)                                             0.2621    0.0356 @   1.3116 r
  U1974/Z (NBUFFX2)                                               0.0514    0.1010     1.4126 r
  mem_cmd_o[115] (net)                          1      13.3059              0.0000     1.4126 r
  mem_cmd_o[115] (out)                                            0.0514    0.0096 &   1.4222 r
  data arrival time                                                                    1.4222

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4778


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1877/IN1 (AND2X1)                                              0.2046    0.0013 @   1.0896 r
  U1877/Q (AND2X1)                                                0.2658    0.1911 @   1.2807 r
  io_cmd_o[67] (net)                            4      80.8618              0.0000     1.2807 r
  U1878/INP (NBUFFX2)                                             0.2671    0.0361 @   1.3168 r
  U1878/Z (NBUFFX2)                                               0.0469    0.0975     1.4142 r
  mem_cmd_o[67] (net)                           1       9.6048              0.0000     1.4142 r
  mem_cmd_o[67] (out)                                             0.0469    0.0076 &   1.4218 r
  data arrival time                                                                    1.4218

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4782


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1921/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0799 f
  U1921/Q (AND2X1)                                                0.3158    0.2225 @   1.3024 f
  io_cmd_o[89] (net)                            4      94.3337              0.0000     1.3024 f
  U1922/INP (NBUFFX2)                                             0.3183    0.0280 @   1.3304 f
  U1922/Z (NBUFFX2)                                               0.0432    0.0854     1.4158 f
  mem_cmd_o[89] (net)                           1       8.9431              0.0000     1.4158 f
  mem_cmd_o[89] (out)                                             0.0432    0.0045 &   1.4203 f
  data arrival time                                                                    1.4203

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4797


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1957/IN1 (AND2X1)                                              0.2046    0.0012 @   1.0894 r
  U1957/Q (AND2X1)                                                0.2763    0.1931 @   1.2825 r
  io_cmd_o[107] (net)                           4      83.4412              0.0000     1.2825 r
  U1958/INP (NBUFFX2)                                             0.2786    0.0275 @   1.3100 r
  U1958/Z (NBUFFX2)                                               0.0474    0.0987     1.4087 r
  mem_cmd_o[107] (net)                          1       9.5581              0.0000     1.4087 r
  mem_cmd_o[107] (out)                                            0.0474    0.0107 &   1.4194 r
  data arrival time                                                                    1.4194

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4806


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1887/IN1 (AND2X2)                                              0.1920    0.0006 @   1.0798 f
  U1887/Q (AND2X2)                                                0.2206    0.1809 @   1.2607 f
  io_cmd_o[72] (net)                            4     118.4670              0.0000     1.2607 f
  U1888/INP (NBUFFX2)                                             0.2318    0.0432 @   1.3039 f
  U1888/Z (NBUFFX2)                                               0.0610    0.0964 @   1.4003 f
  mem_cmd_o[72] (net)                           1      27.2455              0.0000     1.4003 f
  mem_cmd_o[72] (out)                                             0.0612    0.0171 @   1.4174 f
  data arrival time                                                                    1.4174

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4826


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1873/IN1 (AND2X1)                                              0.2046    0.0012 @   1.0895 r
  U1873/Q (AND2X1)                                                0.2343    0.1766 @   1.2660 r
  io_cmd_o[65] (net)                            4      69.8782              0.0000     1.2660 r
  U1874/INP (NBUFFX2)                                             0.2357    0.0652 @   1.3312 r
  U1874/Z (NBUFFX2)                                               0.0361    0.0853     1.4165 r
  mem_cmd_o[65] (net)                           1       2.4927              0.0000     1.4165 r
  mem_cmd_o[65] (out)                                             0.0361    0.0000 &   1.4165 r
  data arrival time                                                                    1.4165

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4835


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1917/IN1 (AND2X1)                                              0.1920    0.0007 @   1.0799 f
  U1917/Q (AND2X1)                                                0.2633    0.1970 @   1.2769 f
  io_cmd_o[87] (net)                            4      77.8006              0.0000     1.2769 f
  U1918/INP (NBUFFX2)                                             0.2650    0.0643 @   1.3412 f
  U1918/Z (NBUFFX2)                                               0.0314    0.0736     1.4147 f
  mem_cmd_o[87] (net)                           1       1.1676              0.0000     1.4147 f
  mem_cmd_o[87] (out)                                             0.0314    0.0000 &   1.4147 f
  data arrival time                                                                    1.4147

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4853


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1961/IN1 (AND2X1)                                              0.2046    0.0008 @   1.0891 r
  U1961/Q (AND2X1)                                                0.2585    0.1867 @   1.2758 r
  io_cmd_o[109] (net)                           4      77.9213              0.0000     1.2758 r
  U1962/INP (NBUFFX2)                                             0.2603    0.0475 @   1.3233 r
  U1962/Z (NBUFFX2)                                               0.0370    0.0882     1.4115 r
  mem_cmd_o[109] (net)                          1       2.0106              0.0000     1.4115 r
  mem_cmd_o[109] (out)                                            0.0370    0.0030 &   1.4145 r
  data arrival time                                                                    1.4145

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4855


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3542    0.3340 @   0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (net)                          109.1319              0.0000     0.8602 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8602 r
  n2386 (net)                                         109.1319              0.0000     0.8602 r
  icc_place1889/INP (NBUFFX2)                                     0.3583    0.0378 @   0.8980 r
  icc_place1889/Z (NBUFFX2)                                       0.2044    0.1902 @   1.0882 r
  n2554 (net)                                  49     122.1314              0.0000     1.0882 r
  U1955/IN1 (AND2X1)                                              0.2047    0.0007 @   1.0890 r
  U1955/Q (AND2X1)                                                0.3100    0.2074 @   1.2964 r
  io_cmd_o[106] (net)                           4      94.6844              0.0000     1.2964 r
  U1956/INP (NBUFFX2)                                             0.3128    0.0237 @   1.3200 r
  U1956/Z (NBUFFX2)                                               0.0395    0.0941     1.4141 r
  mem_cmd_o[106] (net)                          1       1.9853              0.0000     1.4141 r
  mem_cmd_o[106] (out)                                            0.0395    0.0000 &   1.4141 r
  data arrival time                                                                    1.4141

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4859


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5262     0.5262
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3319    0.0000     0.5262 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3004    0.3495 @   0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (net)                          108.7135              0.0000     0.8757 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8757 f
  n2386 (net)                                         108.7135              0.0000     0.8757 f
  icc_place1889/INP (NBUFFX2)                                     0.3053    0.0287 @   0.9045 f
  icc_place1889/Z (NBUFFX2)                                       0.1917    0.1747 @   1.0792 f
  n2554 (net)                                  49     121.2231              0.0000     1.0792 f
  U1949/IN1 (AND2X1)                                              0.1921    0.0014 @   1.0806 f
  U1949/Q (AND2X1)                                                0.3627    0.2406 @   1.3212 f
  io_cmd_o[103] (net)                           4     107.5103              0.0000     1.3212 f
  io_cmd_o[103] (out)                                             0.3656    0.0922 @   1.4134 f
  data arrival time                                                                    1.4134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4866


1
