// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness___024root.h"

extern const VlWide<10>/*319:0*/ Vtestharness__ConstPool__CONST_h3c9e891d_0;
extern const VlWide<10>/*319:0*/ Vtestharness__ConstPool__CONST_h7c08bc10_0;
extern const VlWide<20>/*639:0*/ Vtestharness__ConstPool__CONST_h3422a097_0;
extern const VlWide<20>/*639:0*/ Vtestharness__ConstPool__CONST_h953262f2_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h00a543f7_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h3dcda146_0;
extern const VlWide<8>/*255:0*/ Vtestharness__ConstPool__CONST_h5bf79007_0;
extern const VlWide<8>/*255:0*/ Vtestharness__ConstPool__CONST_h5b9d2cef_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h4c64ca19_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_haec5479e_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h00a543f5_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h61b15e54_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h881bc0c4_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_ha0131312_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h00a54009_0;
extern const VlWide<19>/*607:0*/ Vtestharness__ConstPool__CONST_h7b110ce3_0;
extern const VlWide<52>/*1663:0*/ Vtestharness__ConstPool__CONST_h81a35695_0;

VL_ATTR_COLD void Vtestharness___024root___stl_sequent__TOP__0(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___stl_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0 = 0;
    VlWide<4>/*127:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0;
    VL_ZERO_W(128, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0);
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0 = 0;
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0 = 0;
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0 = 0;
    VlWide<4>/*127:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0;
    VL_ZERO_W(128, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0);
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0 = 0;
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0 = 0;
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 = 0;
    QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0 = 0;
    QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0 = 0;
    CData/*3:0*/ __Vfunc_is_amo__6__amo;
    __Vfunc_is_amo__6__amo = 0;
    CData/*5:0*/ __Vfunc_to_axi_amo__7__Vfuncout;
    __Vfunc_to_axi_amo__7__Vfuncout = 0;
    CData/*3:0*/ __Vfunc_to_axi_amo__7__amo;
    __Vfunc_to_axi_amo__7__amo = 0;
    CData/*5:0*/ __Vfunc_to_axi_amo__7__result;
    __Vfunc_to_axi_amo__7__result = 0;
    CData/*0:0*/ __Vfunc_is_inside_cacheable_regions__20__Vfuncout;
    __Vfunc_is_inside_cacheable_regions__20__Vfuncout = 0;
    VlWide<52>/*1663:0*/ __Vfunc_is_inside_cacheable_regions__20__cfg;
    VL_ZERO_W(1664, __Vfunc_is_inside_cacheable_regions__20__cfg);
    QData/*47:0*/ __Vfunc_is_inside_cacheable_regions__20__address;
    __Vfunc_is_inside_cacheable_regions__20__address = 0;
    IData/*31:0*/ __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k;
    __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k = 0;
    CData/*3:0*/ __Vfunc_is_inside_cacheable_regions__20__pass;
    __Vfunc_is_inside_cacheable_regions__20__pass = 0;
    VlWide<52>/*1663:0*/ __Vfunc_is_inside_cacheable_regions__23__cfg;
    VL_ZERO_W(1664, __Vfunc_is_inside_cacheable_regions__23__cfg);
    QData/*47:0*/ __Vfunc_is_inside_cacheable_regions__23__address;
    __Vfunc_is_inside_cacheable_regions__23__address = 0;
    IData/*31:0*/ __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k;
    __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k = 0;
    VlWide<3>/*95:0*/ __Vtemp_43;
    VlWide<3>/*95:0*/ __Vtemp_98;
    VlWide<3>/*95:0*/ __Vtemp_101;
    VlWide<4>/*127:0*/ __Vtemp_105;
    VlWide<5>/*159:0*/ __Vtemp_109;
    VlWide<6>/*191:0*/ __Vtemp_113;
    VlWide<7>/*223:0*/ __Vtemp_117;
    VlWide<8>/*255:0*/ __Vtemp_121;
    VlWide<9>/*287:0*/ __Vtemp_125;
    VlWide<10>/*319:0*/ __Vtemp_129;
    VlWide<11>/*351:0*/ __Vtemp_133;
    VlWide<12>/*383:0*/ __Vtemp_137;
    VlWide<13>/*415:0*/ __Vtemp_141;
    VlWide<14>/*447:0*/ __Vtemp_145;
    VlWide<15>/*479:0*/ __Vtemp_149;
    VlWide<3>/*95:0*/ __Vtemp_177;
    VlWide<3>/*95:0*/ __Vtemp_183;
    VlWide<16>/*511:0*/ __Vtemp_251;
    VlWide<16>/*511:0*/ __Vtemp_254;
    VlWide<16>/*511:0*/ __Vtemp_257;
    VlWide<16>/*511:0*/ __Vtemp_260;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_req__popcount_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__flat_acc));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_req__popcount_o 
        = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_req__popcount_o) 
                 + (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__flat_acc) 
                          >> 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_con__popcount_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__flat_con));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_con__popcount_o 
        = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_con__popcount_o) 
                 + (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__flat_con) 
                          >> 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d 
        = ((0x3e0U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d)) 
           | (0x1fU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d 
        = ((0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d)) 
           | (0x300U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d 
        = ((0x3e0U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d)) 
           | (0x1fU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d 
        = ((0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d)) 
           | (0x300U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT___loop_counters_next_0_T 
        = ((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_0);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT___loop_counters_next_0_T 
        = ((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_0);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_q))));
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits)) 
           | ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q))) 
              && ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i))) 
                  || ((1U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                             >> 2U)) == (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i))))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits)) 
           | (((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q))) 
               && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i) 
                             >> 1U))) || ((1U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                                 >> 3U)) 
                                          == (1U & 
                                              ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i) 
                                               >> 1U))))) 
              << 1U));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits)) 
           | ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                        >> 4U))) && ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i))) 
                                     || ((1U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                                >> 6U)) 
                                         == (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i))))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits)) 
           | (((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                         >> 4U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i) 
                                                >> 1U))) 
                                      || ((1U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                                 >> 7U)) 
                                          == (1U & 
                                              ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i) 
                                               >> 1U))))) 
              << 1U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits)) 
           | ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q))) 
              && ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i))) 
                  || ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                             >> 2U)) == (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i))))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits)) 
           | (((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q))) 
               && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i) 
                             >> 1U))) || ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                                 >> 3U)) 
                                          == (1U & 
                                              ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i) 
                                               >> 1U))))) 
              << 1U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits)) 
           | ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                        >> 4U))) && ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i))) 
                                     || ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                                >> 6U)) 
                                         == (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i))))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits)) 
           | (((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                         >> 4U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i) 
                                                >> 1U))) 
                                      || ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                                 >> 7U)) 
                                          == (1U & 
                                              ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i) 
                                               >> 1U))))) 
              << 1U));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_last_0 
        = (((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_0) 
           == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loopBounds_0);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_last_0 
        = (((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_0) 
           == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loopBounds_0);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_ready_out = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                  >> 6U)) | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                  >> 5U)) | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__axi_dma_busy_o 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id 
           != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id);
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                  >> 6U)) | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                  >> 6U)) | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                  >> 5U)) | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                  >> 5U)) | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q)));
    if ((0x8bU >= (0xffU & ((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[0U] 
            = (((0U == (0x1fU & ((IData)(0x46U) * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x46U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                  (7U & (((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                         >> 5U))] >> (0x1fU & ((IData)(0x46U) 
                                               * (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[1U] 
            = (((0U == (0x1fU & ((IData)(0x46U) * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x46U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x46U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[2U] 
            = (0x3fU & (((0U == (0x1fU & ((IData)(0x46U) 
                                          * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                          ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                  ((IData)(3U) + (7U 
                                                  & (((IData)(0x46U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                     >> 5U)))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                        | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                           ((IData)(2U) + (7U & (((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                 >> 5U)))] 
                           >> (0x1fU & ((IData)(0x46U) 
                                        * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[2U] = 0U;
    }
    if ((0x8bU >= (0xffU & ((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[0U] 
            = (((0U == (0x1fU & ((IData)(0x46U) * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x46U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                  (7U & (((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                         >> 5U))] >> (0x1fU & ((IData)(0x46U) 
                                               * (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[1U] 
            = (((0U == (0x1fU & ((IData)(0x46U) * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x46U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x46U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[2U] 
            = (0x3fU & (((0U == (0x1fU & ((IData)(0x46U) 
                                          * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                          ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                  ((IData)(3U) + (7U 
                                                  & (((IData)(0x46U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                     >> 5U)))] 
                                  << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                        | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[
                           ((IData)(2U) + (7U & (((IData)(0x46U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                 >> 5U)))] 
                           >> (0x1fU & ((IData)(0x46U) 
                                        * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out 
        = ((0xaU >= (0xfU & ((IData)(0xbU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q))))
            ? (0x7ffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q) 
                         >> (0xfU & ((IData)(0xbU) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out 
        = ((0xaU >= (0xfU & ((IData)(0xbU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q))))
            ? (0x7ffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q) 
                         >> (0xfU & ((IData)(0xbU) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pready_spill 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out 
        = ((0x5fU >= (0x7fU & ((IData)(0x30U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
            ? (0xffffffffffffULL & (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                     (((IData)(0x2fU) 
                                                       + 
                                                       (0x7fU 
                                                        & ((IData)(0x30U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(0x30U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(0x30U) 
                                                * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(0x30U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                                   (((IData)(0x1fU) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & ((IData)(0x30U) 
                                                                         * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x30U) 
                                                        * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                          (3U 
                                                           & (((IData)(0x30U) 
                                                               * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)) 
                                                              >> 5U))])) 
                                          >> (0x1fU 
                                              & ((IData)(0x30U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))))
            : 0ULL);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out 
        = ((0x5fU >= (0x7fU & ((IData)(0x30U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
            ? (0xffffffffffffULL & (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                     (((IData)(0x2fU) 
                                                       + 
                                                       (0x7fU 
                                                        & ((IData)(0x30U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(0x30U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(0x30U) 
                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(0x30U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                                   (((IData)(0x1fU) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & ((IData)(0x30U) 
                                                                         * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x30U) 
                                                        * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                          (3U 
                                                           & (((IData)(0x30U) 
                                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)) 
                                                              >> 5U))])) 
                                          >> (0x1fU 
                                              & ((IData)(0x30U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))))
            : 0ULL);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snitch_events 
        = ((0x70U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snitch_events)) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_instr_q) 
               << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_load_q) 
                          << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_i_q) 
                                     << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_acc_q)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snitch_events 
        = ((0x70U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snitch_events)) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_instr_q) 
               << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_load_q) 
                          << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_i_q) 
                                     << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_acc_q)))));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x41U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                  (7U & (((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                         >> 5U))] >> (0x1fU & ((IData)(0x41U) 
                                               * (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[1U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x41U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x41U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[2U] 
            = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                       * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                       ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x41U) 
                                             * (1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                        ((IData)(2U) + (7U & (((IData)(0x41U) 
                                               * (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                              >> 5U)))] 
                        >> (0x1fU & ((IData)(0x41U) 
                                     * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[0U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(1U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     (0x1fU & (((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x130U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[1U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[1U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(2U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(1U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[1U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[2U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[2U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(3U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(2U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[3U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[3U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(4U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(3U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[4U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[4U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(5U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(4U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[5U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(6U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(5U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[6U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(7U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(6U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[7U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[7U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(8U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(7U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[8U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[8U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(9U) + (0x1fU & 
                                            (((IData)(0x130U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(8U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[8U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[9U] 
        = (Vtestharness__ConstPool__CONST_h3c9e891d_0[9U] 
           & ((0x38fU >= (0x3ffU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x130U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                            ((IData)(0xaU) + (0x1fU 
                                              & (((IData)(0x130U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x130U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[
                     ((IData)(9U) + (0x1fU & (((IData)(0x130U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x130U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h7c08bc10_0[9U]));
    if ((0xefU >= (0xffU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x78U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                  (7U & (((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x78U) 
                                               * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x78U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x78U) 
                                         * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                         ((IData)(3U) + (7U & (((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x78U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                  ((IData)(2U) + (7U & (((IData)(0x78U) 
                                         * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U] 
            = (0xffffffU & (((0U == (0x1fU & ((IData)(0x78U) 
                                              * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                              ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                                      ((IData)(4U) 
                                       + (7U & (((IData)(0x78U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                            | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x78U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                               >> (0x1fU & ((IData)(0x78U) 
                                            * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U] = 0U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     (0x3fU & (((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x270U) 
                                             * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[1U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(1U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[1U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[2U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(2U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[2U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[3U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(3U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[3U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[4U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[4U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(4U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[4U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[5U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[5U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(5U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[5U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[6U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[6U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(6U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[6U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[7U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[7U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(7U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[7U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[8U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[8U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x270U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(8U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[8U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[9U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[9U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(9U) + (0x3fU & (((IData)(0x270U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[9U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0xaU] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0xaU] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x270U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0xaU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0xbU] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0xbU] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x270U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0xbU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0xcU] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0xcU] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x270U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0xcU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0xdU] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0xdU] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x270U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0xdU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0xeU] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0xeU] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x270U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0xeU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0xfU] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0xfU] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x270U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x270U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0xfU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0x10U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0x10U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0x11U) + (0x3fU 
                                               & (((IData)(0x270U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0x10U) + (0x3fU & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0x10U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0x11U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0x11U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0x12U) + (0x3fU 
                                               & (((IData)(0x270U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0x11U) + (0x3fU & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0x11U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0x12U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0x12U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0x13U) + (0x3fU 
                                               & (((IData)(0x270U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0x12U) + (0x3fU & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0x12U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0x13U] 
        = (Vtestharness__ConstPool__CONST_h3422a097_0[0x13U] 
           & ((0x4dfU >= (0x7ffU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x270U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                            ((IData)(0x14U) + (0x3fU 
                                               & (((IData)(0x270U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x270U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                     ((IData)(0x13U) + (0x3fU & (((IData)(0x270U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x270U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h953262f2_0[0x13U]));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
           | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
           | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q));
    if ((0xc8U >= (0xffU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U] 
            = (((0U == (0x1fU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x43U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x43U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[
                  (7U & (((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x43U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[1U] 
            = (((0U == (0x1fU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x43U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x43U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x43U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U] 
            = (7U & (((0U == (0x1fU & ((IData)(0x43U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x43U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x43U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[
                        ((IData)(2U) + (7U & (((IData)(0x43U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                        >> (0x1fU & ((IData)(0x43U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U] = 0U;
    }
    if ((0xc8U >= (0xffU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[0U] 
            = (((0U == (0x1fU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x43U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x43U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[
                  (7U & (((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x43U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[1U] 
            = (((0U == (0x1fU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x43U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x43U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x43U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U] 
            = (7U & (((0U == (0x1fU & ((IData)(0x43U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x43U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x43U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[
                        ((IData)(2U) + (7U & (((IData)(0x43U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                        >> (0x1fU & ((IData)(0x43U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U] = 0U;
    }
    if ((0x1dfU >= (0x1ffU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[0U] 
            = (((0U == (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                         ((IData)(1U) + (0xfU & (((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                  (0xfU & (((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                           >> 5U))] >> (0x1fU & ((IData)(0xa0U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[1U] 
            = (((0U == (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                         ((IData)(2U) + (0xfU & (((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                  ((IData)(1U) + (0xfU & (((IData)(0xa0U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[2U] 
            = (((0U == (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                         ((IData)(3U) + (0xfU & (((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                  ((IData)(2U) + (0xfU & (((IData)(0xa0U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[3U] 
            = (((0U == (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                         ((IData)(4U) + (0xfU & (((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                  ((IData)(3U) + (0xfU & (((IData)(0xa0U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[4U] 
            = (((0U == (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                         ((IData)(5U) + (0xfU & (((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0xa0U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[
                  ((IData)(4U) + (0xfU & (((IData)(0xa0U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q)))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[3U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req[4U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo_mux 
        = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__mem_q) 
                 >> (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__read_pointer_q), 1U))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup 
        = ((0xdU >= (0xfU & ((IData)(7U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q))))
            ? (0x7fU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q) 
                        >> (0xfU & ((IData)(7U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup 
        = ((0xbU >= (0xfU & ((IData)(6U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q))))
            ? (0x3fU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q) 
                        >> (0xfU & ((IData)(6U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_req_ready 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)) 
           & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)));
    if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_page_offset 
            = (0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[5U] 
                        >> 7U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_page_offset 
            = (0x3fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[2U] 
                         << 1U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[1U] 
                                   >> 0x1fU)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_num_bytes_to_pb 
            = (0x7fU & ((IData)(0x40U) - (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_page_offset)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_num_bytes_to_pb 
            = (0x7fU & ((IData)(0x40U) - (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_page_offset)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_page_offset 
            = (0xfffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[5U] 
                         >> 7U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_page_offset 
            = (0xfffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[2U] 
                          << 1U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[1U] 
                                    >> 0x1fU)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_num_bytes_to_pb 
            = (0x1fffU & ((IData)(0x1000U) - (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_page_offset)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_num_bytes_to_pb 
            = (0x1fffU & ((IData)(0x1000U) - (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_page_offset)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__c_num_bytes_to_pb 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_num_bytes_to_pb) 
            > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_num_bytes_to_pb))
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_num_bytes_to_pb)
            : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_num_bytes_to_pb));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_ready)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_ready)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid = 0U;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q) 
                  >> 1U)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q))) {
            if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid) 
                 & ((0xfU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o) 
                             >> 4U)) == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q)))) {
                if ((0U == (3U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o)))) {
                    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q)))) {
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d = 1U;
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d = 1U;
                    } else {
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d = 0U;
                    }
                    if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q) {
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid = 1U;
                    }
                } else {
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid = 0U;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q) 
                  >> 1U)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q))) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid) 
                 & ((7U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o) 
                           >> 4U)) == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q)))) {
                if ((0U == (3U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o)))) {
                    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q)))) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d = 1U;
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d = 1U;
                    } else {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d = 0U;
                    }
                    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid = 1U;
                    }
                } else {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__mem_out 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__mem_out 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q)));
    if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[1U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U];
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[1U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U];
    }
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xcU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xdU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xeU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xfU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xfU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0x10U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0x10U];
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xcU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xdU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xeU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xfU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xfU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0x10U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0x10U];
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_ready)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_ready)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext 
        = (((QData)((IData)(((0x80U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                              ? 0xffU : 0U))) << 0x38U) 
           | (((QData)((IData)(((0x40U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                 ? 0xffU : 0U))) << 0x30U) 
              | (((QData)((IData)(((0x20U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                    ? 0xffU : 0U))) 
                  << 0x28U) | (((QData)((IData)(((0x10U 
                                                  & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                                  ? 0xffU
                                                  : 0U))) 
                                << 0x20U) | (QData)((IData)(
                                                            ((((8U 
                                                                & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                                                ? 0xffU
                                                                : 0U) 
                                                              << 0x18U) 
                                                             | ((((4U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                                                   ? 0xffU
                                                                   : 0U) 
                                                                 << 0x10U) 
                                                                | ((((2U 
                                                                      & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                                                      ? 0xffU
                                                                      : 0U) 
                                                                    << 8U) 
                                                                   | ((1U 
                                                                       & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                                                       ? 0xffU
                                                                       : 0U))))))))));
    __Vtemp_43[0U] = (IData)((((QData)((IData)(((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                            >> 7U)))
                                                 ? 0xffU
                                                 : 0U))) 
                               << 0x38U) | (((QData)((IData)(
                                                             ((1U 
                                                               & (IData)(
                                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                          >> 6U)))
                                                               ? 0xffU
                                                               : 0U))) 
                                             << 0x30U) 
                                            | (((QData)((IData)(
                                                                ((1U 
                                                                  & (IData)(
                                                                            (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                             >> 5U)))
                                                                  ? 0xffU
                                                                  : 0U))) 
                                                << 0x28U) 
                                               | (((QData)((IData)(
                                                                   ((1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 4U)))
                                                                     ? 0xffU
                                                                     : 0U))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    ((((1U 
                                                                        & (IData)(
                                                                                (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 3U)))
                                                                        ? 0xffU
                                                                        : 0U) 
                                                                      << 0x18U) 
                                                                     | ((((1U 
                                                                           & (IData)(
                                                                                (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 2U)))
                                                                           ? 0xffU
                                                                           : 0U) 
                                                                         << 0x10U) 
                                                                        | ((((1U 
                                                                              & (IData)(
                                                                                (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 1U)))
                                                                              ? 0xffU
                                                                              : 0U) 
                                                                            << 8U) 
                                                                           | ((1U 
                                                                               & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                                                               ? 0xffU
                                                                               : 0U)))))))))));
    __Vtemp_43[1U] = (IData)(((((QData)((IData)(((1U 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                             >> 7U)))
                                                  ? 0xffU
                                                  : 0U))) 
                                << 0x38U) | (((QData)((IData)(
                                                              ((1U 
                                                                & (IData)(
                                                                          (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                           >> 6U)))
                                                                ? 0xffU
                                                                : 0U))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 ((1U 
                                                                   & (IData)(
                                                                             (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                              >> 5U)))
                                                                   ? 0xffU
                                                                   : 0U))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    ((1U 
                                                                      & (IData)(
                                                                                (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 4U)))
                                                                      ? 0xffU
                                                                      : 0U))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & (IData)(
                                                                                (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 3U)))
                                                                         ? 0xffU
                                                                         : 0U) 
                                                                       << 0x18U) 
                                                                      | ((((1U 
                                                                            & (IData)(
                                                                                (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 2U)))
                                                                            ? 0xffU
                                                                            : 0U) 
                                                                          << 0x10U) 
                                                                         | ((((1U 
                                                                               & (IData)(
                                                                                (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                                                                >> 1U)))
                                                                               ? 0xffU
                                                                               : 0U) 
                                                                             << 8U) 
                                                                            | ((1U 
                                                                                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q))
                                                                                ? 0xffU
                                                                                : 0U)))))))))) 
                              >> 0x20U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0U] 
        = __Vtemp_43[0U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[1U] 
        = __Vtemp_43[1U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[2U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0xbU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0xaU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 9U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 8U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[3U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0xfU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0xeU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0xdU)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0xcU)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[4U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x13U))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x12U)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x11U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x10U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[5U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x17U))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x16U)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x15U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x14U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[6U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x1bU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x1aU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x19U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x18U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[7U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x1fU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x1eU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x1dU)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x1cU)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[8U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x23U))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x22U)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x21U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x20U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[9U] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x27U))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x26U)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x25U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x24U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xaU] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x2bU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x2aU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x29U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x28U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xbU] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x2fU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x2eU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x2dU)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x2cU)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xcU] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x33U))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x32U)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x31U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x30U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xdU] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x37U))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x36U)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x35U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x34U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xeU] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x3bU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x3aU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x39U)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x38U)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xfU] 
        = ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                            >> 0x3fU))) ? 0xffU : 0U) 
            << 0x18U) | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                          >> 0x3eU)))
                            ? 0xffU : 0U) << 0x10U) 
                         | ((((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                             >> 0x3dU)))
                               ? 0xffU : 0U) << 8U) 
                            | ((1U & (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
                                              >> 0x3cU)))
                                ? 0xffU : 0U))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_ready)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_ready)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT____Vcellout__i_fifo_id_queue__data_o 
        = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_q) 
                 >> (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_q), 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid));
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q) 
                  >> 1U)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q))) {
            if ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__status_cnt_q))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid 
                    = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid));
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q) 
                  >> 3U)))) {
        if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q))) {
            if ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__status_cnt_q))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid 
                    = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid));
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches)) 
           | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                       [0U] >> 0x34U)) & ((0xffffffffffffULL 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                                              [0U] 
                                              >> 4U)) 
                                          == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__addr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches)) 
           | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                        [1U] >> 0x34U)) & ((0xffffffffffffULL 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                                               [1U] 
                                               >> 4U)) 
                                           == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__addr_q)) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q) 
                  >> 2U)) | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q) 
                  >> 2U)) | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup 
        = ((0xbU >= (0xfU & ((IData)(6U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q))))
            ? (0x3fU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q) 
                        >> (0xfU & ((IData)(6U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup 
        = ((9U >= (0xfU & ((IData)(5U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q))))
            ? (0x1fU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q) 
                        >> (0xfU & ((IData)(5U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries)) 
           | (1U & (~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                               [0U] >> 0x34U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries)) 
           | (2U & ((~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                                [1U] >> 0x34U))) << 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_empty 
        = (((QData)((IData)((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
            << 0x3fU) | (((QData)((IData)((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                          << 0x3eU) | (((QData)((IData)(
                                                        (0U 
                                                         == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                        << 0x3dU) | 
                                       (((QData)((IData)(
                                                         (0U 
                                                          == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                         << 0x3cU) 
                                        | (((QData)((IData)(
                                                            (0U 
                                                             == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                            << 0x3bU) 
                                           | (((QData)((IData)(
                                                               (0U 
                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                               << 0x3aU) 
                                              | (((QData)((IData)(
                                                                  (0U 
                                                                   == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                  << 0x39U) 
                                                 | (((QData)((IData)(
                                                                     (0U 
                                                                      == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                     << 0x38U) 
                                                    | (((QData)((IData)(
                                                                        (0U 
                                                                         == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                        << 0x37U) 
                                                       | (((QData)((IData)(
                                                                           (0U 
                                                                            == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                           << 0x36U) 
                                                          | (((QData)((IData)(
                                                                              (0U 
                                                                               == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                              << 0x35U) 
                                                             | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                 << 0x34U) 
                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                    << 0x33U) 
                                                                   | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                       << 0x32U) 
                                                                      | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                          << 0x31U) 
                                                                         | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                             << 0x30U) 
                                                                            | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2fU) 
                                                                               | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2eU) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2dU) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2cU) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2bU) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2aU) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x29U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x27U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x26U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x25U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x24U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x23U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x21U) 
                                                                                | (((QData)((IData)(
                                                                                (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(
                                                                                (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1fU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1eU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1dU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1cU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1bU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1aU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x19U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x18U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x17U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x16U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x15U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x14U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x13U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x12U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x11U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x10U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xfU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xeU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xdU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xcU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xbU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xaU) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 9U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 8U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 7U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 6U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 5U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 4U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 3U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 2U) 
                                                                                | (((0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 1U) 
                                                                                | (0U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
    __Vtemp_98[0U] = (IData)((((QData)((IData)(((0x17U 
                                                 >= 
                                                 (0x1fU 
                                                  & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                    >> 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                 : 0U))) 
                               << 0x38U) | (((QData)((IData)(
                                                             ((0x17U 
                                                               >= 
                                                               (0x1fU 
                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                               ? 
                                                              (0xffU 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                  >> 
                                                                  (0x1fU 
                                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                               : 0U))) 
                                             << 0x30U) 
                                            | (((QData)((IData)(
                                                                ((0x17U 
                                                                  >= 
                                                                  (0x1fU 
                                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                  ? 
                                                                 (0xffU 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                     >> 
                                                                     (0x1fU 
                                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                  : 0U))) 
                                                << 0x28U) 
                                               | (((QData)((IData)(
                                                                   ((0x17U 
                                                                     >= 
                                                                     (0x1fU 
                                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                     ? 
                                                                    (0xffU 
                                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                        >> 
                                                                        (0x1fU 
                                                                         & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                     : 0U))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    ((((0x17U 
                                                                        >= 
                                                                        (0x1fU 
                                                                         & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                        ? 
                                                                       (0xffU 
                                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                           >> 
                                                                           (0x1fU 
                                                                            & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                        : 0U) 
                                                                      << 0x18U) 
                                                                     | ((((0x17U 
                                                                           >= 
                                                                           (0x1fU 
                                                                            & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                           ? 
                                                                          (0xffU 
                                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                              >> 
                                                                              (0x1fU 
                                                                               & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                           : 0U) 
                                                                         << 0x10U) 
                                                                        | ((((0x17U 
                                                                              >= 
                                                                              (0x1fU 
                                                                               & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                              ? 
                                                                             (0xffU 
                                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                              : 0U) 
                                                                            << 8U) 
                                                                           | ((0x17U 
                                                                               >= 
                                                                               (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                               ? 
                                                                              (0xffU 
                                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                               : 0U)))))))))));
    __Vtemp_98[1U] = (IData)(((((QData)((IData)(((0x17U 
                                                  >= 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                  ? 
                                                 (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                     >> 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                  : 0U))) 
                                << 0x38U) | (((QData)((IData)(
                                                              ((0x17U 
                                                                >= 
                                                                (0x1fU 
                                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                ? 
                                                               (0xffU 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                : 0U))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 ((0x17U 
                                                                   >= 
                                                                   (0x1fU 
                                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                   ? 
                                                                  (0xffU 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                      >> 
                                                                      (0x1fU 
                                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                   : 0U))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    ((0x17U 
                                                                      >= 
                                                                      (0x1fU 
                                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                      ? 
                                                                     (0xffU 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                         >> 
                                                                         (0x1fU 
                                                                          & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                      : 0U))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((0x17U 
                                                                         >= 
                                                                         (0x1fU 
                                                                          & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                         ? 
                                                                        (0xffU 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                            >> 
                                                                            (0x1fU 
                                                                             & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                         : 0U) 
                                                                       << 0x18U) 
                                                                      | ((((0x17U 
                                                                            >= 
                                                                            (0x1fU 
                                                                             & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                            ? 
                                                                           (0xffU 
                                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                               >> 
                                                                               (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                            : 0U) 
                                                                          << 0x10U) 
                                                                         | ((((0x17U 
                                                                               >= 
                                                                               (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                               ? 
                                                                              (0xffU 
                                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                               : 0U) 
                                                                             << 8U) 
                                                                            | ((0x17U 
                                                                                >= 
                                                                                (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                                                ? 
                                                                               (0xffU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                                                : 0U)))))))))) 
                              >> 0x20U));
    __Vtemp_101[2U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_105[3U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_109[4U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_113[5U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_117[6U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_121[7U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_125[8U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_129[9U] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                          ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                      >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                          : 0U) << 0x18U) | ((((0x17U 
                                                >= 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                ? (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                : 0U) 
                                              << 0x10U) 
                                             | ((((0x17U 
                                                   >= 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                   ? 
                                                  (0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                   : 0U) 
                                                 << 8U) 
                                                | ((0x17U 
                                                    >= 
                                                    (0x1fU 
                                                     & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                    : 0U))));
    __Vtemp_133[0xaU] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                            ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                        >> (0x1fU & 
                                            VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                            : 0U) << 0x18U) | ((((0x17U 
                                                  >= 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                  ? 
                                                 (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                     >> 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                  : 0U) 
                                                << 0x10U) 
                                               | ((((0x17U 
                                                     >= 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                     ? 
                                                    (0xffU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                        >> 
                                                        (0x1fU 
                                                         & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                     : 0U) 
                                                   << 8U) 
                                                  | ((0x17U 
                                                      >= 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                      ? 
                                                     (0xffU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                         >> 
                                                         (0x1fU 
                                                          & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                      : 0U))));
    __Vtemp_137[0xbU] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                            ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                        >> (0x1fU & 
                                            VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                            : 0U) << 0x18U) | ((((0x17U 
                                                  >= 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                  ? 
                                                 (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                     >> 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                  : 0U) 
                                                << 0x10U) 
                                               | ((((0x17U 
                                                     >= 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                     ? 
                                                    (0xffU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                        >> 
                                                        (0x1fU 
                                                         & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                     : 0U) 
                                                   << 8U) 
                                                  | ((0x17U 
                                                      >= 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                      ? 
                                                     (0xffU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                         >> 
                                                         (0x1fU 
                                                          & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                      : 0U))));
    __Vtemp_141[0xcU] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                            ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                        >> (0x1fU & 
                                            VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                            : 0U) << 0x18U) | ((((0x17U 
                                                  >= 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                  ? 
                                                 (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                     >> 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                  : 0U) 
                                                << 0x10U) 
                                               | ((((0x17U 
                                                     >= 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                     ? 
                                                    (0xffU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                        >> 
                                                        (0x1fU 
                                                         & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                     : 0U) 
                                                   << 8U) 
                                                  | ((0x17U 
                                                      >= 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                      ? 
                                                     (0xffU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                         >> 
                                                         (0x1fU 
                                                          & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                      : 0U))));
    __Vtemp_145[0xdU] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                            ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                        >> (0x1fU & 
                                            VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                            : 0U) << 0x18U) | ((((0x17U 
                                                  >= 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                  ? 
                                                 (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                     >> 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                  : 0U) 
                                                << 0x10U) 
                                               | ((((0x17U 
                                                     >= 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                     ? 
                                                    (0xffU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                        >> 
                                                        (0x1fU 
                                                         & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                     : 0U) 
                                                   << 8U) 
                                                  | ((0x17U 
                                                      >= 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                      ? 
                                                     (0xffU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                         >> 
                                                         (0x1fU 
                                                          & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                      : 0U))));
    __Vtemp_149[0xeU] = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                            ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                        >> (0x1fU & 
                                            VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                            : 0U) << 0x18U) | ((((0x17U 
                                                  >= 
                                                  (0x1fU 
                                                   & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                  ? 
                                                 (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                     >> 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                  : 0U) 
                                                << 0x10U) 
                                               | ((((0x17U 
                                                     >= 
                                                     (0x1fU 
                                                      & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                     ? 
                                                    (0xffU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                        >> 
                                                        (0x1fU 
                                                         & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                     : 0U) 
                                                   << 8U) 
                                                  | ((0x17U 
                                                      >= 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                                      ? 
                                                     (0xffU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                         >> 
                                                         (0x1fU 
                                                          & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                                      : 0U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0U] 
        = __Vtemp_98[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[1U] 
        = __Vtemp_98[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[2U] 
        = __Vtemp_101[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[3U] 
        = __Vtemp_105[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[4U] 
        = __Vtemp_109[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[5U] 
        = __Vtemp_113[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[6U] 
        = __Vtemp_117[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[7U] 
        = __Vtemp_121[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[8U] 
        = __Vtemp_125[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[9U] 
        = __Vtemp_129[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xaU] 
        = __Vtemp_133[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xbU] 
        = __Vtemp_137[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xcU] 
        = __Vtemp_141[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xdU] 
        = __Vtemp_145[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xeU] 
        = __Vtemp_149[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xfU] 
        = ((((0x17U >= (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
              ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__mem_q 
                          >> (0x1fU & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
              : 0U) << 0x18U) | ((((0x17U >= (0x1fU 
                                              & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                    ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                >> 
                                                (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                    : 0U) << 0x10U) 
                                 | ((((0x17U >= (0x1fU 
                                                 & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                       ? (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                                   >> 
                                                   (0x1fU 
                                                    & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                       : 0U) << 8U) 
                                    | ((0x17U >= (0x1fU 
                                                  & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U)))
                                        ? (0xffU & 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__mem_q 
                                            >> (0x1fU 
                                                & VL_SHIFTL_III(5,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_q), 3U))))
                                        : 0U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__meip 
        = (IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_meip__DOT__reg_q) 
                    >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mtip 
        = (IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_mtip__DOT__reg_q) 
                    >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__msip 
        = (IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_msip__DOT__reg_q) 
                    >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mcip 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__meip 
        = (IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_meip__DOT__reg_q) 
                    >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mtip 
        = (IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_mtip__DOT__reg_q) 
                    >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__msip 
        = (IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_msip__DOT__reg_q) 
                    >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mcip 
        = (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q 
                  >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0x3fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xc000U & (((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                          << 0xfU) | ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                      << 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0x3fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xc000U & (((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                          << 0xfU) | ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                      << 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0x3fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xc000U & (((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                          << 0xfU) | ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                      << 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = (0xf07fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xe1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xfe00U & (0x600U | (0x800U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                              >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)) 
                                             << 0xbU)))));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x1000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = (0xf07fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xe1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xfe00U & (0x600U | (0x800U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                              >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)) 
                                             << 0xbU)))));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x1000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = (0xf07fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xe1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xfe00U & (0x600U | (0x800U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                              >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)) 
                                             << 0xbU)))));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x1000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_data 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_data 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_data 
        = ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x1ffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(9U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_full 
        = (((QData)((IData)((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
            << 0x3fU) | (((QData)((IData)((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                          << 0x3eU) | (((QData)((IData)(
                                                        (3U 
                                                         == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                        << 0x3dU) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                         << 0x3cU) 
                                        | (((QData)((IData)(
                                                            (3U 
                                                             == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                            << 0x3bU) 
                                           | (((QData)((IData)(
                                                               (3U 
                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                               << 0x3aU) 
                                              | (((QData)((IData)(
                                                                  (3U 
                                                                   == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                  << 0x39U) 
                                                 | (((QData)((IData)(
                                                                     (3U 
                                                                      == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                     << 0x38U) 
                                                    | (((QData)((IData)(
                                                                        (3U 
                                                                         == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                        << 0x37U) 
                                                       | (((QData)((IData)(
                                                                           (3U 
                                                                            == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                           << 0x36U) 
                                                          | (((QData)((IData)(
                                                                              (3U 
                                                                               == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                              << 0x35U) 
                                                             | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                 << 0x34U) 
                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                    << 0x33U) 
                                                                   | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                       << 0x32U) 
                                                                      | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                          << 0x31U) 
                                                                         | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                             << 0x30U) 
                                                                            | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2fU) 
                                                                               | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2eU) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2dU) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2cU) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2bU) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x2aU) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x29U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x27U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x26U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x25U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x24U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x23U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x21U) 
                                                                                | (((QData)((IData)(
                                                                                (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(
                                                                                (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1fU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1eU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1dU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1cU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1bU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x1aU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x19U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x18U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x17U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x16U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x15U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x14U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x13U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x12U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x11U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0x10U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xfU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xeU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xdU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xcU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xbU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 0xaU) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 9U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 8U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 7U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 6U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 5U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 4U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 3U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 2U) 
                                                                                | (((3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)) 
                                                                                << 1U) 
                                                                                | (3U 
                                                                                == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req 
        = ((0x3eU >= (0x3fU & ((IData)(0x15U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_q))))
            ? (0x1fffffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__mem_q 
                                    >> (0x3fU & ((IData)(0x15U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_q))))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__irq 
        = ((0x10U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_debug__DOT__reg_q) 
                     << 3U)) | ((8U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_meip__DOT__reg_q) 
                                       << 2U)) | ((4U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_mtip__DOT__reg_q) 
                                                      << 1U)) 
                                                  | ((2U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_msip__DOT__reg_q)) 
                                                     | (1U 
                                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__irq 
        = ((0x10U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_debug__DOT__reg_q) 
                     << 3U)) | ((8U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_meip__DOT__reg_q) 
                                       << 2U)) | ((4U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_mtip__DOT__reg_q) 
                                                      << 1U)) 
                                                  | ((2U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_msip__DOT__reg_q)) 
                                                     | (1U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q 
                                                           >> 1U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[0U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(1U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              (7U & (VL_SHIFTL_III(8,8,32, (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                     >> 5U))] >> (0x1fU & VL_SHIFTL_III(8,8,32, 
                                                        (1U 
                                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[1U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(2U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(1U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(3U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(2U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(4U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(3U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__zero_mem_valid_req_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out 
        = ((0x5fU >= (0x7fU & ((IData)(0x30U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
            ? (0xffffffffffffULL & (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                     (((IData)(0x2fU) 
                                                       + 
                                                       (0x7fU 
                                                        & ((IData)(0x30U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(0x30U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(0x30U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(0x30U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                                   (((IData)(0x1fU) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & ((IData)(0x30U) 
                                                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x30U) 
                                                        * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[
                                                          (3U 
                                                           & (((IData)(0x30U) 
                                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)) 
                                                              >> 5U))])) 
                                          >> (0x1fU 
                                              & ((IData)(0x30U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)))))))
            : 0ULL);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_r_req 
        = ((0x35U >= (0x3fU & ((IData)(0x12U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__read_pointer_q))))
            ? (0x3ffffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__mem_q 
                                   >> (0x3fU & ((IData)(0x12U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__read_pointer_q))))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
        = ((0x3ffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U]) 
           | (0xc0000U & (((1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                           << 0x13U) | ((1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                        << 0x12U))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
        = (0xf01ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
        = ((0xe07ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U]) 
           | (0xff800U & (0x1000U | (((5U >= (7U & 
                                              ((IData)(3U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q))))
                                       ? (7U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                                >> 
                                                (7U 
                                                 & ((IData)(3U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)))))
                                       : 0U) << 0xdU))));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
            = (0x10000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_data 
        = ((0xaU >= (0xfU & ((IData)(0xbU) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0x7ffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_q) 
                         >> (0xfU & ((IData)(0xbU) 
                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)))))
            : 0U);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o 
        = testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o 
        = testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4a814f2b__0;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]) 
           | (0x300000U & (((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                            << 0x15U) | ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                         << 0x14U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = (0x3c03ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = ((0x380fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]) 
           | (0x3ff000U & (0x2000U | (0x3c000U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                                   >> 
                                                   (7U 
                                                    & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q), 2U))) 
                                                  << 0xeU)))));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
            = (0x40000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_data 
        = ((0xbU >= (0xfU & ((IData)(0xcU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0xfffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_q) 
                         >> (0xfU & ((IData)(0xcU) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = ((0xfffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]) 
           | (0x300000U & (((1U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                            << 0x15U) | ((1U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                         << 0x14U))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = (0x3c03ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = ((0x380fffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]) 
           | (0x3ff000U & (0x2000U | (0x3c000U & (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                                                   >> 
                                                   (7U 
                                                    & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q), 2U))) 
                                                  << 0xeU)))));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
            = (0x40000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0xbU >= (0xfU & ((IData)(0xcU) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0xfffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_q) 
                         >> (0xfU & ((IData)(0xcU) 
                                     * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)))))
            : 0U);
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_aw__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_ar__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_w__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_aw__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_ar__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_w__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_rsp 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__mem_q) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__read_pointer_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__cnt_full 
        = (((IData)((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                      >> 7U) | (0x7fU == (0x7fU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
            << 7U) | (((IData)((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                 >> 7U) | (0x7fU == 
                                           (0x7fU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                       << 6U) | (((IData)((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                            >> 7U) 
                                           | (0x7fU 
                                              == (0x7fU 
                                                  & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                  << 5U) | (((IData)(
                                                     (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                       >> 7U) 
                                                      | (0x7fU 
                                                         == 
                                                         (0x7fU 
                                                          & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                             << 4U) 
                                            | (((IData)(
                                                        (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                          >> 7U) 
                                                         | (0x7fU 
                                                            == 
                                                            (0x7fU 
                                                             & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                                << 3U) 
                                               | (((IData)(
                                                           (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                             >> 7U) 
                                                            | (0x7fU 
                                                               == 
                                                               (0x7fU 
                                                                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                                   << 2U) 
                                                  | (((IData)(
                                                              (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                                >> 7U) 
                                                               | (0x7fU 
                                                                  == 
                                                                  (0x7fU 
                                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                                      << 1U) 
                                                     | (IData)(
                                                               (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                                 >> 7U) 
                                                                | (0x7fU 
                                                                   == 
                                                                   (0x7fU 
                                                                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q))))))))))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__cnt_full 
        = (((IData)((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                      >> 7U) | (0x7fU == (0x7fU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
            << 7U) | (((IData)((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                 >> 7U) | (0x7fU == 
                                           (0x7fU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                       << 6U) | (((IData)((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                            >> 7U) 
                                           | (0x7fU 
                                              == (0x7fU 
                                                  & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                  << 5U) | (((IData)(
                                                     (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                       >> 7U) 
                                                      | (0x7fU 
                                                         == 
                                                         (0x7fU 
                                                          & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                             << 4U) 
                                            | (((IData)(
                                                        (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                          >> 7U) 
                                                         | (0x7fU 
                                                            == 
                                                            (0x7fU 
                                                             & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                                << 3U) 
                                               | (((IData)(
                                                           (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                             >> 7U) 
                                                            | (0x7fU 
                                                               == 
                                                               (0x7fU 
                                                                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                                   << 2U) 
                                                  | (((IData)(
                                                              (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                                >> 7U) 
                                                               | (0x7fU 
                                                                  == 
                                                                  (0x7fU 
                                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q))))) 
                                                      << 1U) 
                                                     | (IData)(
                                                               (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                                                                 >> 7U) 
                                                                | (0x7fU 
                                                                   == 
                                                                   (0x7fU 
                                                                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready));
    if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready 
                = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready));
    if ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q))) {
        if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready 
                = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__cnt_alloc_gnt 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q) 
           & (0U == (0x1ffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x41U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                  (7U & (((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x41U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x41U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x41U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[2U] 
            = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x41U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x41U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                        ((IData)(2U) + (7U & (((IData)(0x41U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                        >> (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_9 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)) 
           & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_8 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)) 
           & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_out 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_q) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_reflect_id 
        = (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q) 
                   >> (3U & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q), 2U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_reflect_id 
        = (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q) 
                   >> (3U & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q), 2U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_gnt 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q) 
           & (0U == (0x1ffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream 
        = (IData)((0x1ffU == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
               >> 8U)) & (0U < (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_ar_chan__ax_ready_i 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT____Vcellout__i_multiplier__result_o 
        = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__result_q);
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__select_upper_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT____Vcellout__i_multiplier__result_o 
            = (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__result_q 
                       >> 0x20U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__out_mux 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__rem_sel_q)
            ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_a_q
            : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__res_q);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream 
        = (IData)((0x1ffU == (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
               >> 8U)) & (0U < (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_reflect_id 
        = ((0x17fU >= (0x1ffU & ((IData)(3U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q))))
            ? (7U & (((0U == (0x1fU & ((IData)(3U) 
                                       * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q[
                               (((IData)(2U) + (0x1ffU 
                                                & ((IData)(3U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q)))) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(3U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q[
                        (0xfU & (((IData)(3U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(3U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_reflect_id 
        = ((0x17fU >= (0x1ffU & ((IData)(3U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q))))
            ? (7U & (((0U == (0x1fU & ((IData)(3U) 
                                       * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q[
                               (((IData)(2U) + (0x1ffU 
                                                & ((IData)(3U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q)))) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(3U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q[
                        (0xfU & (((IData)(3U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q)) 
                                 >> 5U))] >> (0x1fU 
                                              & ((IData)(3U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free 
        = ((2U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                  >> 0x10U)) | (1U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U]));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                  >> 3U)) | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free 
        = ((2U & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                  >> 0x10U)) | (1U & vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U]));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                  >> 3U)) | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__ab_comp 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_a_q 
             == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_q) 
            | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_a_q 
                > vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_q) 
               ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__comp_inv_q))) 
           & ((0U != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_a_q) 
              | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_zero_q)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_ready)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_reflect_id 
        = (0xfU & (((0U == (0x1fU & VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q), 2U)))
                     ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q[
                             (((IData)(3U) + (0x1ffU 
                                              & VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q), 2U))) 
                              >> 5U)] << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q), 2U))))) 
                   | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q[
                      (0xfU & (VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q), 2U) 
                               >> 5U))] >> (0x1fU & 
                                            VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q), 2U)))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_ready)));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_reflect_id 
        = (0xfU & (((0U == (0x1fU & VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q), 2U)))
                     ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q[
                             (((IData)(3U) + (0x1ffU 
                                              & VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q), 2U))) 
                              >> 5U)] << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q), 2U))))) 
                   | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q[
                      (0xfU & (VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q), 2U) 
                               >> 5U))] >> (0x1fU & 
                                            VL_SHIFTL_III(9,32,32, (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q), 2U)))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     (0x3fU & (((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x201U) 
                                             * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[1U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[1U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(1U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[1U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[2U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[2U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(2U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[2U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[3U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[3U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(3U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[3U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[4U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[4U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(4U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[4U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[5U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[5U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(5U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[5U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[6U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[6U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(6U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[6U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[7U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[7U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(7U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[7U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[8U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[8U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x201U) 
                                              * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(8U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[8U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[9U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[9U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x201U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(9U) + (0x3fU & (((IData)(0x201U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[9U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0xaU] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0xaU] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x201U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(0xaU) + (0x3fU & (((IData)(0x201U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0xaU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0xbU] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0xbU] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0xcU) + (0x3fU 
                                              & (((IData)(0x201U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(0xbU) + (0x3fU & (((IData)(0x201U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0xbU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0xcU] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0xcU] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0xdU) + (0x3fU 
                                              & (((IData)(0x201U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(0xcU) + (0x3fU & (((IData)(0x201U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0xcU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0xdU] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0xdU] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0xeU) + (0x3fU 
                                              & (((IData)(0x201U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(0xdU) + (0x3fU & (((IData)(0x201U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0xdU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0xeU] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0xeU] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0xfU) + (0x3fU 
                                              & (((IData)(0x201U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(0xeU) + (0x3fU & (((IData)(0x201U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0xeU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0xfU] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0xfU] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0x10U) + (0x3fU 
                                               & (((IData)(0x201U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(0xfU) + (0x3fU & (((IData)(0x201U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0xfU]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out[0x10U] 
        = (Vtestharness__ConstPool__CONST_h00a543f7_0[0x10U] 
           & ((0x401U >= (0x7ffU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x201U) 
                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                            ((IData)(0x11U) + (0x3fU 
                                               & (((IData)(0x201U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x201U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                     ((IData)(0x10U) + (0x3fU & (((IData)(0x201U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x201U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h3dcda146_0[0x10U]));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_ready)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_ready)));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT____Vcellout__i_fifo_read_resp__data_o[0U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x41U) 
                                                * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                  (7U & (((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x41U) 
                                               * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT____Vcellout__i_fifo_read_resp__data_o[1U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x41U) 
                                                * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x41U) 
                                         * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT____Vcellout__i_fifo_read_resp__data_o[2U] 
            = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                       * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x41U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x41U) 
                                             * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[
                        ((IData)(2U) + (7U & (((IData)(0x41U) 
                                               * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                        >> (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT____Vcellout__i_fifo_read_resp__data_o[0U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT____Vcellout__i_fifo_read_resp__data_o[1U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT____Vcellout__i_fifo_read_resp__data_o[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream 
        = (IData)((7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
               >> 2U)) & (0U < (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_dtlb__DOT__i_snitch_l0_tlb_data__valid_o 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__miss_q) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__refill_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_itlb__DOT__i_snitch_l0_tlb_inst__valid_o 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__miss_q) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__refill_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_dtlb__DOT__i_snitch_l0_tlb_data__valid_o 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__miss_q) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__refill_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_itlb__DOT__i_snitch_l0_tlb_inst__valid_o 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__miss_q) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__refill_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__wfi_q)) 
                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_stall_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__wfi_q)) 
                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_stall_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready 
        = ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)) 
           & ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)) 
              & ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q)) 
                 & ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q)) 
                    & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready 
        = ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)) 
           & ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)) 
              & ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q)) 
                 & ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q)) 
                    & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_q 
            >> 0x16U) & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_q)) 
                         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_q 
            >> 0x16U) & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_q)) 
                         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[0U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[0U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(1U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     (0xfU & (((IData)(0xf5U) * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(0xf5U) 
                                            * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[1U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(2U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(1U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[1U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[2U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(3U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(2U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[3U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(4U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(3U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[4U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(5U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(4U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[5U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(6U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(5U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[6U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(7U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(6U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[7U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[7U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(8U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(7U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[0U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[0U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(1U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     (0xfU & (((IData)(0xf5U) * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(0xf5U) 
                                            * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[1U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(2U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(1U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[1U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[2U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(3U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(2U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[3U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(4U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(3U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[4U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(5U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(4U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[5U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(6U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(5U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[6U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(7U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(6U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[7U] 
        = (Vtestharness__ConstPool__CONST_h5bf79007_0[7U] 
           & ((0x1e9U >= (0x1ffU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
               ? (((0U == (0x1fU & ((IData)(0xf5U) 
                                    * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                            ((IData)(8U) + (0xfU & 
                                            (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0xf5U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(7U) + (0xfU & (((IData)(0xf5U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                     >> (0x1fU & ((IData)(0xf5U) * 
                                  (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
               : Vtestharness__ConstPool__CONST_h5b9d2cef_0[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_valid_q) 
           & (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                >> 0x16U) == (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
                                        >> 0xbU))) 
              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
                 | ((0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                               >> 0xcU)) == (0x3ffU 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
                                                >> 1U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_valid_q) 
           & (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                >> 0x16U) == (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
                                        >> 0xbU))) 
              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
                 | ((0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                               >> 0xcU)) == (0x3ffU 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
                                                >> 1U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0 
        = (0x1ffffU & (((0x1ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_0) 
                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__strides_0) 
                       + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__ptr));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0 
        = (0x1ffffU & (((0x1ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_0) 
                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__strides_0) 
                       + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__ptr));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd 
        = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_q) 
                 >> (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q), 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd 
        = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_q) 
                 >> (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q), 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q) 
           ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[0U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(1U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              (7U & (VL_SHIFTL_III(8,8,32, (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                     >> 5U))] >> (0x1fU & VL_SHIFTL_III(8,8,32, 
                                                        (1U 
                                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[1U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(2U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(1U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(3U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(2U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(4U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(3U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[0U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(1U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              (7U & (VL_SHIFTL_III(8,8,32, (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                     >> 5U))] >> (0x1fU & VL_SHIFTL_III(8,8,32, 
                                                        (1U 
                                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[1U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(2U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(1U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(3U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(2U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U] 
        = (((0U == (0x1fU & VL_SHIFTL_III(8,8,32, (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U)))
             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
                     ((IData)(4U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                           >> 5U)))] 
                     << ((IData)(0x20U) - (0x1fU & 
                                           VL_SHIFTL_III(8,8,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))))) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q[
              ((IData)(3U) + (7U & (VL_SHIFTL_III(8,8,32, 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U) 
                                    >> 5U)))] >> (0x1fU 
                                                  & VL_SHIFTL_III(8,8,32, 
                                                                  (1U 
                                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)), 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_zeroLoopBoundCase 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__cstate) 
           & (0U == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loopBounds_0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_zeroLoopBoundCase 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__cstate) 
           & (0U == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loopBounds_0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__ptr_match 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__deq_ptr_value) 
           == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ptr_match 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value) 
           == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__arb_outcome_head 
        = ((2U >= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_q)) 
           && (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__mem_q) 
                     >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q)) 
                 | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_q)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free))));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))) {
        __Vtemp_177[1U] = (((0U == (0x1fU & ((IData)(0x41U) 
                                             * (1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                     ((IData)(2U) + 
                                      (7U & (((IData)(0x41U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x41U) 
                                             * (1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                              ((IData)(1U) + (7U & 
                                              (((IData)(0x41U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                              >> (0x1fU & ((IData)(0x41U) 
                                           * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        __Vtemp_177[2U] = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                                   ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                           ((IData)(3U) 
                                            + (7U & 
                                               (((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                    ((IData)(2U) + 
                                     (7U & (((IData)(0x41U) 
                                             * (1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                            >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))));
    } else {
        __Vtemp_177[1U] = 0U;
        __Vtemp_177[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
        = ((((QData)((IData)(__Vtemp_177[2U])) << 0x3fU) 
            | (((QData)((IData)(__Vtemp_177[1U])) << 0x1fU) 
               | ((QData)((IData)(((0x81U >= (0xffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                                    ? (((0U == (0x1fU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                                         ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                                 ((IData)(1U) 
                                                  + 
                                                  (7U 
                                                   & (((IData)(0x41U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                      >> 5U)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                                       | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                          (7U & (((IData)(0x41U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                 >> 5U))] 
                                          >> (0x1fU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
                                    : 0U))) >> 1U))) 
           >> (0x38U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                        << 1U)));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))) {
        __Vtemp_183[1U] = (((0U == (0x1fU & ((IData)(0x41U) 
                                             * (1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                             ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                     ((IData)(2U) + 
                                      (7U & (((IData)(0x41U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                             >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x41U) 
                                             * (1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                              ((IData)(1U) + (7U & 
                                              (((IData)(0x41U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                               >> 5U)))] 
                              >> (0x1fU & ((IData)(0x41U) 
                                           * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))));
        __Vtemp_183[2U] = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                                   ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                           ((IData)(3U) 
                                            + (7U & 
                                               (((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                >> 5U)))] 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                    ((IData)(2U) + 
                                     (7U & (((IData)(0x41U) 
                                             * (1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                            >> 5U)))] 
                                    >> (0x1fU & ((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))));
    } else {
        __Vtemp_183[1U] = 0U;
        __Vtemp_183[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
        = ((((QData)((IData)(__Vtemp_183[2U])) << 0x3fU) 
            | (((QData)((IData)(__Vtemp_183[1U])) << 0x1fU) 
               | ((QData)((IData)(((0x81U >= (0xffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                                    ? (((0U == (0x1fU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)))))
                                         ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                                 ((IData)(1U) 
                                                  + 
                                                  (7U 
                                                   & (((IData)(0x41U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                      >> 5U)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))) 
                                       | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[
                                          (7U & (((IData)(0x41U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))) 
                                                 >> 5U))] 
                                          >> (0x1fU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q))))))
                                    : 0U))) >> 1U))) 
           >> (0x38U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                        << 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_heff16bf3__0 
        = (1U & ((~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U] 
                     >> 1U)) | (IData)((8U == (0xcU 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U])))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_he731917c__0 
        = (IData)((0U != (0x14U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[0U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[2U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[3U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[4U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_pop = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_last = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req_valid = 0U;
    if ((1U & ((~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U]) 
               | (1ULL == (0xffffffffffffULL & (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[1U])) 
                                                 << 0x19U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U])) 
                                                   >> 7U))))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[0U]) 
               | (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U] 
                    << 0x10U) | (0xff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[4U] 
                                            >> 0x10U))) 
                  | (0x7eU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U])));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[1U] 
            = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U] 
                      >> 0x10U)) | ((0x7eU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U] 
                                              >> 0x10U)) 
                                    | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U] 
                                        << 0x10U) | 
                                       (0xff80U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U] 
                                                   >> 0x10U)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[2U] 
            = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U] 
                      >> 0x10U)) | ((0x7eU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U] 
                                              >> 0x10U)) 
                                    | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[7U] 
                                        << 0x10U) | 
                                       (0xff80U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U] 
                                                   >> 0x10U)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[3U] 
            = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[7U] 
                      >> 0x10U)) | ((0x7eU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[7U] 
                                              >> 0x10U)) 
                                    | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[8U] 
                                        << 0x10U) | 
                                       (0xff80U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[7U] 
                                                   >> 0x10U)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[4U] 
            = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[8U] 
                      >> 0x10U)) | ((0x7eU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[8U] 
                                              >> 0x10U)) 
                                    | (0xffffff80U 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[9U] 
                                           << 0x10U) 
                                          | (0xff80U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[8U] 
                                                >> 0x10U))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_pop 
            = ((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q)) 
               & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_last = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req_valid 
            = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[4U] 
            = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[4U]) 
               | (0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[9U] 
                                 << 0x10U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[0U]) 
               | ((IData)(((0x3fffffffffffffc0ULL & 
                            (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U])) 
                              << 0x2fU) | (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U])) 
                                            << 0xfU) 
                                           | (0x7fffffffffc0ULL 
                                              & ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[4U])) 
                                                 >> 0x11U))))) 
                           | (QData)((IData)((0x3fU 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U] 
                                                 >> 1U)))))) 
                  << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[1U] 
            = ((0x80000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[1U]) 
               | (((IData)(((0x3fffffffffffffc0ULL 
                             & (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U])) 
                                 << 0x2fU) | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U])) 
                                               << 0xfU) 
                                              | (0x7fffffffffc0ULL 
                                                 & ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[4U])) 
                                                    >> 0x11U))))) 
                            | (QData)((IData)((0x3fU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U] 
                                                  >> 1U)))))) 
                   >> 0x1fU) | ((IData)((((0x3fffffffffffffc0ULL 
                                           & (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U])) 
                                               << 0x2fU) 
                                              | (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[5U])) 
                                                  << 0xfU) 
                                                 | (0x7fffffffffc0ULL 
                                                    & ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[4U])) 
                                                       >> 0x11U))))) 
                                          | (QData)((IData)(
                                                            (0x3fU 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U] 
                                                                >> 1U))))) 
                                         >> 0x20U)) 
                                << 1U)));
        if ((((0ULL == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_q) 
              & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q))) 
             & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q)))) {
            if ((0ULL != (0xffffffffffffULL & (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[1U])) 
                                                << 0x19U) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U])) 
                                                  >> 7U))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d 
                    = (0xffffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[9U])) 
                                             << 0x21U) 
                                            | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[8U])) 
                                                << 1U) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[7U])) 
                                                  >> 0x1fU))));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d 
                    = (0xffffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[7U])) 
                                             << 0x11U) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[6U])) 
                                               >> 0xfU)));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_d 
                    = (0xffffffffffffULL & ((((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[1U])) 
                                              << 0x39U) 
                                             | (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[1U])) 
                                                 << 0x19U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[0U])) 
                                                   >> 7U))) 
                                            - 1ULL));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req_valid = 1U;
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_pop = 1U;
            }
        } else if ((((0ULL != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_q) 
                     & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q))) 
                    & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d 
                = (0xffffffffffffULL & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_q 
                                        + (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[4U])) 
                                            << 0x39U) 
                                           | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[4U])) 
                                               << 0x19U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[3U])) 
                                                 >> 7U)))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d 
                = (0xffffffffffffULL & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_q 
                                        + (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[3U])) 
                                            << 0x29U) 
                                           | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[2U])) 
                                               << 9U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current[1U])) 
                                                 >> 0x17U)))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_d 
                = (0xffffffffffffULL & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_q 
                                        - 1ULL));
            if ((0ULL == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_d)) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_pop = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_last = 1U;
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req_valid = 1U;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[1U] 
            = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[1U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d) 
                  << 0x1fU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[2U] 
            = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d) 
                >> 1U) | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d 
                                   >> 0x20U)) << 0x1fU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[3U] 
            = (((0x7fff8000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d) 
                                << 0xfU)) | ((IData)(
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d 
                                                      >> 0x20U)) 
                                             >> 1U)) 
               | (0x80000000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d) 
                                 << 0xfU)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[4U] 
            = ((0x80000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[4U]) 
               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d) 
                   >> 0x11U) | (0x7fff8000U & ((IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d 
                                                        >> 0x20U)) 
                                               << 0xfU))));
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid) 
                << 1U) | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid) 
                << 1U) | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q) 
                  >> 1U)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))) {
            if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid) 
                 & ((0xfU & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
                             >> 5U)) == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q)))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d 
                    = (3U & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
                             >> 1U));
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d 
                    = (3U & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
                             >> 3U));
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d 
                    = (((QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U])) 
                        << 0x3bU) | (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[1U])) 
                                      << 0x1bU) | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U])) 
                                                   >> 5U)));
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[1U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[1U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[2U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[2U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[3U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[3U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[4U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[4U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[5U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[5U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[6U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[6U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[7U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[7U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[8U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[8U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[9U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[9U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xaU] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xaU];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xbU] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xbU];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xcU] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xcU];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xdU] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xdU];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xeU] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xeU];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xfU] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xfU];
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q) 
                  >> 1U)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid) 
                 & ((7U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0x10U] 
                           >> 5U)) == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d 
                    = (3U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
                             >> 1U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d 
                    = (3U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
                             >> 3U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[1U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[1U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[1U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[2U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[3U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[3U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[4U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[3U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[4U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[5U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[4U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[5U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[6U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[5U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[6U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[7U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[6U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[7U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[8U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[7U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[8U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[9U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[8U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[9U] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xaU] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[9U] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xaU] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xbU] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xaU] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xbU] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xcU] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xbU] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xcU] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xdU] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xcU] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xdU] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xeU] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xdU] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xeU] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xfU] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xeU] 
                                     >> 5U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xfU] 
                    = ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0x10U] 
                        << 0x1bU) | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0xfU] 
                                     >> 5U));
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a 
        = (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q 
           & vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext);
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b 
        = (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q 
           & vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[1U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[1U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[2U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[2U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[3U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[3U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[4U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[4U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[5U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[5U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[6U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[6U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[7U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[7U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[8U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[8U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[9U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[9U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xaU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xaU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xbU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xbU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xcU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xcU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xdU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xdU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xeU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xeU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xfU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xfU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[1U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[1U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[2U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[2U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[3U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[3U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[4U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[4U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[5U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[5U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[6U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[6U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[7U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[7U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[8U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[8U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[9U] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[9U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xaU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xaU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xbU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xbU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xcU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xcU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xdU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xdU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xeU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xeU]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xfU] 
           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xfU]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_pending__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_pending__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_pending__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_pending__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_free__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_free__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_free__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_free__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__any_interrupt_pending 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__meip) 
           | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mtip) 
              | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__msip) 
                 | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mcip) 
                    | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip) 
                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip) 
                          | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip) 
                             | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__any_interrupt_pending 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__meip) 
           | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mtip) 
              | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__msip) 
                 | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mcip) 
                    | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip) 
                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip) 
                          | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip) 
                             | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[3U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[4U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[5U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[6U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[7U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[8U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[9U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xaU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xbU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xcU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xdU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xeU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xfU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xffc0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xffffU & Vtestharness__ConstPool__CONST_h4c64ca19_0[0x10U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = ((7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
           | (Vtestharness__ConstPool__CONST_haec5479e_0[0U] 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[1U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[1U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[2U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[3U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[2U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[3U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[4U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[3U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[4U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[5U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[4U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[5U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[6U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[5U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[6U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[7U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[6U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[7U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[8U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[7U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[8U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[9U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[8U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[9U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xaU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[9U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xaU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xbU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xaU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xbU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xcU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xbU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xcU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xdU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xcU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xdU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xeU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xdU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xeU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0xfU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xeU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xfU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xff80U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xffffU & ((Vtestharness__ConstPool__CONST_haec5479e_0[0xfU] 
                          >> 0x1dU) | ((0x20U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_data) 
                                                 >> 3U)) 
                                       | (Vtestharness__ConstPool__CONST_haec5479e_0[0x10U] 
                                          << 3U)))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x40U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
               | ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                  << 2U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[3U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[4U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[5U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[6U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[7U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[8U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[9U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xaU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xbU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xcU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xdU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xeU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xfU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xffc0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xffffU & Vtestharness__ConstPool__CONST_h4c64ca19_0[0x10U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = ((7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
           | (Vtestharness__ConstPool__CONST_haec5479e_0[0U] 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[1U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[1U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[2U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[3U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[2U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[3U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[4U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[3U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[4U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[5U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[4U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[5U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[6U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[5U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[6U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[7U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[6U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[7U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[8U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[7U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[8U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[9U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[8U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[9U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xaU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[9U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xaU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xbU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xaU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xbU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xcU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xbU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xcU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xdU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xcU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xdU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xeU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xdU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xeU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0xfU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xeU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xfU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xff80U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xffffU & ((Vtestharness__ConstPool__CONST_haec5479e_0[0xfU] 
                          >> 0x1dU) | ((0x20U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_data) 
                                                 >> 3U)) 
                                       | (Vtestharness__ConstPool__CONST_haec5479e_0[0x10U] 
                                          << 3U)))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x40U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
               | ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                  << 2U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[3U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[4U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[5U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[6U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[7U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[8U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[9U] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xaU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xbU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xcU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xdU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xeU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xfU] 
        = Vtestharness__ConstPool__CONST_h4c64ca19_0[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xffc0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xffffU & Vtestharness__ConstPool__CONST_h4c64ca19_0[0x10U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = ((7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
           | (Vtestharness__ConstPool__CONST_haec5479e_0[0U] 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[1U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[1U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[2U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[3U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[2U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[3U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[4U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[3U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[4U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[5U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[4U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[5U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[6U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[5U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[6U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[7U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[6U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[7U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[8U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[7U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[8U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[9U] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[8U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[9U] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xaU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[9U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xaU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xbU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xaU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xbU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xcU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xbU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xcU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xdU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xcU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xdU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xeU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xdU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xeU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0xfU] 
        = ((Vtestharness__ConstPool__CONST_haec5479e_0[0xeU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_haec5479e_0[0xfU] 
                         << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = ((0xff80U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]) 
           | (0xffffU & ((Vtestharness__ConstPool__CONST_haec5479e_0[0xfU] 
                          >> 0x1dU) | ((0x20U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_data) 
                                                 >> 3U)) 
                                       | (Vtestharness__ConstPool__CONST_haec5479e_0[0x10U] 
                                          << 3U)))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x40U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
               | ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                  << 2U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_rsp[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U] 
            << 2U) | (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)) 
                       << 1U) | (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_rsp[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U] 
            >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[1U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_rsp[2U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[1U] 
            >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[2U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[5U] 
        = (0x2200000U | ((0x1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[5U]) 
                         | ((0x38000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[0U] 
                                            << 0x1bU)) 
                            | ((0xbU == (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
                                                 >> 0xbU))) 
                               << 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[6U] 
        = (((0x1c0U & ((IData)((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                  << 0x10U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                               >> 0x10U)))) 
                       << 6U)) | (0x1ffU & ((0xbU == 
                                             (0xfU 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
                                                 >> 0xbU))) 
                                            >> 8U))) 
           | (0xfffffe00U & ((IData)((0xffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                          << 0x10U) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                            >> 0x10U)))) 
                             << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[7U] 
        = (0xffffffU & ((((IData)((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                       << 0x10U) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                       >> 0x10U)))) 
                          >> 0x1aU) | (0x1c0U & ((IData)(
                                                         ((0xffffffffffffULL 
                                                           & (((QData)((IData)(
                                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                                               << 0x10U) 
                                                              | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                                                 >> 0x10U))) 
                                                          >> 0x20U)) 
                                                 << 6U))) 
                        | (0xfffffe00U & ((IData)((
                                                   (0xffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                                        << 0x10U) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                                          >> 0x10U))) 
                                                   >> 0x20U)) 
                                          << 6U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[0U] 
            << 2U) | (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)) 
                       << 1U) | (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[0U] 
            >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[1U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[2U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[1U] 
            >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[3U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
            >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[4U] 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U] 
           >> 0x1eU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(1U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     (0x1fU & (((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x202U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[1U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[1U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(2U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(1U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[1U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[2U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[2U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(3U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(2U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[3U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[3U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(4U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(3U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[4U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[4U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(5U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(4U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[5U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[5U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(6U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(5U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[6U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[6U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(7U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(6U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[7U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[7U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(8U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(7U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[8U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[8U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(9U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(8U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[8U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[9U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[9U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xaU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(9U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[9U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xaU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xaU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xbU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xaU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xaU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xbU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xbU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xcU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xbU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xbU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xcU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xcU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xdU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xcU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xcU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xdU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xdU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xeU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xdU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xdU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xeU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xeU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xfU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xeU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xeU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xfU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xfU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0x10U) + (0x1fU 
                                               & (((IData)(0x202U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xfU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xfU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0x10U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0x10U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                  ((IData)(0x10U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                  >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0x10U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[0U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[1U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[2U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[3U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[3U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[4U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[4U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[5U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[5U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[6U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[6U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[7U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[7U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[8U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[8U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[9U] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[9U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xaU] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xaU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xbU] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xbU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xcU] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xcU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xdU] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xdU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xeU] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xeU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xfU] 
        = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xfU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
        = ((0xfff00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U]) 
           | (0xfffffU & Vtestharness__ConstPool__CONST_h881bc0c4_0[0x10U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
        = ((7U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U]) 
           | (Vtestharness__ConstPool__CONST_ha0131312_0[0U] 
              << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[0U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[1U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[1U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[2U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[3U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[2U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[3U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[4U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[3U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[4U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[5U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[4U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[5U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[6U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[5U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[6U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[7U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[6U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[7U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[8U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[7U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[8U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[9U] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[8U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[9U] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xaU] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[9U] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[0xaU] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xbU] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[0xaU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[0xbU] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xcU] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[0xbU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[0xcU] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xdU] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[0xcU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[0xdU] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xeU] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[0xdU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[0xeU] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xfU] 
        = ((Vtestharness__ConstPool__CONST_ha0131312_0[0xeU] 
            >> 0x1dU) | (Vtestharness__ConstPool__CONST_ha0131312_0[0xfU] 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
        = ((0xffe00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U]) 
           | (0xfffffU & ((Vtestharness__ConstPool__CONST_ha0131312_0[0xfU] 
                           >> 0x1dU) | ((0xe0U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_data) 
                                                  >> 3U)) 
                                        | (Vtestharness__ConstPool__CONST_ha0131312_0[0x10U] 
                                           << 3U)))));
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
            = (0x100U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U]);
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffbU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U]) 
               | ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                  << 2U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[0U] 
        = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[1U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o) 
            << 7U) | (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o 
                              >> 0x20U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[2U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o) 
            >> 0x19U) | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o 
                                  >> 0x20U)) << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = (0x3ffe00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
        = (0x5b9563d0U | (7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] = 0x423563d7U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = ((0x3ffc00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]) 
           | (0x3fffffU & (0x19U | (0x1e0U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_data) 
                                              >> 3U)))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
            = (0x200U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U]) 
               | ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                  << 2U));
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = (0x3ffe00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
        = (0x5b9563d0U | (7U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] = 0x423563d7U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
        = ((0x3ffc00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]) 
           | (0x3fffffU & (0x19U | (0x1e0U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                              >> 3U)))));
    if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
            = (0x200U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U]);
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffbU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U]) 
               | ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                  << 2U));
    }
    if (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) {
        vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[0U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U];
        vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[1U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U];
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[0U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U];
        vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[1U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U];
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U] 
        = (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_aw__ready_o) 
            << 0x15U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_ar__ready_o) 
                          << 0x14U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_w__ready_o) 
                                        << 0x13U) | 
                                       ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                                          | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                                         << 0x12U) 
                                        | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                              ? (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q)
                                              : (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q)) 
                                            << 0xaU) 
                                           | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                                                | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                                               << 9U) 
                                              | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                                  ? 
                                                 vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                                                  : 
                                                 vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U])))))));
    if (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) {
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[3U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[4U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[5U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[6U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[7U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[8U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[9U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xcU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xdU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xeU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xfU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xfU];
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[3U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[4U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[5U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[6U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[7U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[8U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[9U];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xcU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xdU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xeU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xfU] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xfU];
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
        = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_aw__ready_o) 
            << 0x13U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_ar__ready_o) 
                          << 0x12U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_w__ready_o) 
                                        << 0x11U) | 
                                       ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                                          | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                                         << 0x10U) 
                                        | ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                              ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q)
                                              : (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q)) 
                                            << 9U) 
                                           | ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                                                | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                                               << 8U) 
                                              | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                                  ? 
                                                 vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0x10U]
                                                  : 
                                                 vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0x10U])))))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            << 2U) | ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                        | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                       << 1U) | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o)));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[1U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            >> 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                           ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                           : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                         << 2U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[2U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            << 0x16U) | ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                           | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                          << 0x15U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o) 
                                        << 0x14U) | 
                                       ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                           ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                                           : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                                         >> 0x1eU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                             ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                                             : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                                           << 2U)))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[3U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[4U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[5U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[3U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[3U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[6U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[3U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[3U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[4U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[4U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[7U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[4U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[4U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[5U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[5U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[8U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[5U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[5U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[6U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[6U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[9U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[6U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[6U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[7U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[7U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xaU] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[7U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[7U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[8U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[8U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xbU] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[8U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[8U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[9U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[9U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xcU] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[9U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[9U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xaU]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xaU]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xdU] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xaU]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xaU]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xbU]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xbU]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xeU] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xbU]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xbU]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xcU]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xcU]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xfU] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xcU]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xcU]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xdU]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xdU]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x10U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xdU]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xdU]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xeU]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xeU]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x11U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xeU]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xeU]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xfU]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xfU]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x12U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0xfU]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0xfU]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0x10U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0x10U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x13U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0x10U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0x10U]) 
            >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0x11U]
                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0x11U]) 
                        << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x14U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            << 0x1aU) | ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                           | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                          << 0x19U) | ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0x11U]
                                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0x11U]) 
                                        >> 0xaU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                          ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0x12U]
                                          : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0x12U]) 
                                        << 0x16U))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x15U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            >> 6U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                        ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                        : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                      << 0x1aU));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x16U] 
        = ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
              : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
            >> 6U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                        ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                        : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                      << 0x1aU));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x17U] 
        = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
             ? vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
             : vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
           >> 6U);
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[0U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            << 2U) | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                        | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                       << 1U) | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o)));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[1U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            >> 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                           ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                           : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                         << 2U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[2U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            << 0x17U) | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                           | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                          << 0x16U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o) 
                                        << 0x15U) | 
                                       ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                           ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                                           : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                                         >> 0x1eU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                             ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                                             : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                                           << 2U)))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[3U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            >> 9U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                        ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                        : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                      << 0x17U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[4U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
            >> 9U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                        ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                        : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                      << 0x17U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[5U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            << 3U) | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q) 
                        | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)) 
                       << 2U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                                   ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                                   : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                                 >> 9U)));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[6U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[0U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
            >> 0x1dU) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                           ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
                           : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                         << 3U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[7U] 
        = ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
              ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[1U]
              : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
            >> 0x1dU) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q)
                           ? vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q[2U]
                           : vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                         << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q;
    if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 0U;
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))) {
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid) 
             & ((7U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[0x10U] 
                       >> 5U)) == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q)))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 1U;
        }
    } else {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 0U;
        }
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 0U;
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q;
    if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))) {
        if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 0U;
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q))) {
        if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid) 
             & ((0xfU & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o[2U] 
                         >> 5U)) == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q)))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 1U;
        }
    } else {
        if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 0U;
        }
        if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d = 0U;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o = 0U;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0));
    if ((5U >= (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                      >> 0x15U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o 
            = (((~ ((IData)(1U) << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                          >> 0x15U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o)) 
               | (0x3fU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0) 
                           << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                     >> 0x15U)))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_data 
        = (((QData)((IData)(((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                              << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                           >> 0x10U)))) 
            << 0x20U) | (QData)((IData)(((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                          << 0x10U) 
                                         | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                            >> 0x10U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_addr 
        = (((QData)((IData)((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U] 
                               << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                            >> 0x10U)) 
                             - (IData)(0x3c0U)))) << 0x20U) 
           | (QData)((IData)((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U] 
                                << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                             >> 0x10U)) 
                              - (IData)(0x3c0U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o = 0U;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0));
    if ((5U >= (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                      >> 0x15U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o 
            = (((~ ((IData)(1U) << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                          >> 0x15U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o)) 
               | (0x3fU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_demux_offload__DOT____Vlvbound_hd0c0ac91__0) 
                           << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                     >> 0x15U)))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte_q 
           & (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte_q 
           & (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[0U] 
        = (IData)((((QData)((IData)((0x1ffffU & (VL_SHIFTL_III(17,17,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0, 1U) 
                                                 + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0)))) 
                    << 0x22U) | (((QData)((IData)((0x1ffffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0 
                                                      + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0)))) 
                                  << 0x11U) | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[1U] 
        = (((((IData)(3U) * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0) 
             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
            << 0x13U) | (IData)(((((QData)((IData)(
                                                   (0x1ffffU 
                                                    & (VL_SHIFTL_III(17,17,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0, 1U) 
                                                       + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0)))) 
                                   << 0x22U) | (((QData)((IData)(
                                                                 (0x1ffffU 
                                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0 
                                                                     + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0)))) 
                                                 << 0x11U) 
                                                | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0)))) 
                                 >> 0x20U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[2U] 
        = (((((IData)(5U) * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0) 
             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
            << 0x15U) | ((0x1ffff0U & ((VL_SHIFTL_III(17,17,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0, 2U) 
                                        + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                       << 4U)) | (0xfU 
                                                  & ((((IData)(3U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0) 
                                                      + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                                     >> 0xdU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[3U] 
        = (((((IData)(7U) * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0) 
             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
            << 0x17U) | ((0x7fffc0U & ((((IData)(6U) 
                                         * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0) 
                                        + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                       << 6U)) | (0x3fU 
                                                  & ((((IData)(5U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0) 
                                                      + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                                     >> 0xbU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[4U] 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0 
             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
            << 0x19U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0 
                          << 8U) | (0xffU & ((((IData)(7U) 
                                               * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0) 
                                              + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                             >> 9U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[5U] 
        = (((((IData)(3U) * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
            << 0x1bU) | ((0x7fffc00U & ((VL_SHIFTL_III(17,17,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0, 1U) 
                                         + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                        << 0xaU)) | 
                         (0x3ffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0 
                                     + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
                                    >> 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[6U] 
        = (((((IData)(5U) * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
            << 0x1dU) | ((0x1ffff000U & ((VL_SHIFTL_III(17,17,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0, 2U) 
                                          + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                         << 0xcU)) 
                         | (0xfffU & ((((IData)(3U) 
                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
                                       + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                      >> 5U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[7U] 
        = (((((IData)(7U) * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
            << 0x1fU) | ((0x7fffc000U & ((((IData)(6U) 
                                           * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
                                          + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                         << 0xeU)) 
                         | (0x3fffU & ((((IData)(5U) 
                                         * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
                                        + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                                       >> 3U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[8U] 
        = (0xffffU & ((((IData)(7U) * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0) 
                       + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0) 
                      >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)) 
           & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)) 
           & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_pvalid 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__mem_out)) 
           & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_pvalid 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__mem_out)) 
           & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_error_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select = 0U;
    if ((0x10000000ULL == (0xfffffffe0000ULL & (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U])) 
                                                 << 0x10U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U])) 
                                                   >> 0x10U))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__i_addr_decode_dync__DOT__matched_rules = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_valid_o = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_error_o = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select = 1U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_valid_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_error_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select = 0U;
    if ((0x10000000ULL == (0xfffffffe0000ULL & (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U])) 
                                                 << 0x10U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U])) 
                                                   >> 0x10U))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__i_addr_decode_dync__DOT__matched_rules = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_valid_o = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_error_o = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select = 1U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_zeroLoopBoundCase)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__cstate));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_zeroLoopBoundCase)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__cstate));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__maybe_full)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__ptr_match));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__full 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__ptr_match) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__maybe_full));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__maybe_full)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ptr_match));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__ld_result 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out))
            ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out))
                ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data
                : (((QData)((IData)((- (IData)((1U 
                                                & ((IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
                                                            >> 0x1fU)) 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                                                      >> 5U))))))) 
                    << 0x20U) | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data))))
            : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out))
                ? (((- (QData)((IData)((1U & ((IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
                                                       >> 0xfU)) 
                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                                                 >> 5U)))))) 
                    << 0x10U) | (QData)((IData)((0xffffU 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data)))))
                : (((- (QData)((IData)((1U & ((IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
                                                       >> 7U)) 
                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                                                 >> 5U)))))) 
                    << 8U) | (QData)((IData)((0xffU 
                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data)))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__ld_result 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out))
            ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out))
                ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data
                : (((QData)((IData)((- (IData)((1U 
                                                & ((IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
                                                            >> 0x1fU)) 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                                                      >> 5U))))))) 
                    << 0x20U) | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data))))
            : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out))
                ? (((- (QData)((IData)((1U & ((IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
                                                       >> 0xfU)) 
                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                                                 >> 5U)))))) 
                    << 0x10U) | (QData)((IData)((0xffffU 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data)))))
                : (((- (QData)((IData)((1U & ((IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data 
                                                       >> 7U)) 
                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out) 
                                                 >> 5U)))))) 
                    << 8U) | (QData)((IData)((0xffU 
                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data)))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT____Vcellinp__i_fifo_v3_last_twod_buffer__push_i 
        = ((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req_valid));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext 
        = (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a 
           | ((- (QData)((IData)((0U != ((~ VL_SHIFTR_QQI(64,64,32, vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext, 1U)) 
                                         & vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a))))) 
              & (~ vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext 
        = (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b 
           | ((- (QData)((IData)((0U != ((~ VL_SHIFTR_QQI(64,64,32, vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext, 1U)) 
                                         & vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b))))) 
              & (~ vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext)));
    if (((4U == (7U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) 
         | (5U == (7U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a 
            = (IData)((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext 
                       >> (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                 (1U 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                             >> 2U))), 5U))));
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b 
            = (IData)((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext 
                       >> (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                 (1U 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                             >> 2U))), 5U))));
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a 
            = (IData)((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a 
                       >> (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                 (1U 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                             >> 2U))), 5U))));
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b 
            = (IData)((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b 
                       >> (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                 (1U 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                             >> 2U))), 5U))));
    }
    VL_SHIFTR_WWI(512,512,32, __Vtemp_251, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext, 1U);
    __Vtemp_254[0U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[1U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[2U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[3U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[4U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[5U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[6U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[7U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[8U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[9U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_251[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                       | ((~ 
                                                           __Vtemp_251[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                      | ((~ 
                                                          __Vtemp_251[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                     | ((~ 
                                                         __Vtemp_251[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                    | ((~ 
                                                        __Vtemp_251[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                   | ((~ 
                                                       __Vtemp_251[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                  | ((~ 
                                                      __Vtemp_251[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                 | ((~ 
                                                     __Vtemp_251[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                | ((~ 
                                                    __Vtemp_251[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                               | ((~ 
                                                   __Vtemp_251[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                              | ((~ 
                                                  __Vtemp_251[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                            | ((~ __Vtemp_251[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                           | ((~ __Vtemp_251[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                          | ((~ __Vtemp_251[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                         | ((~ __Vtemp_251[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[0xaU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_251[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                         | ((~ 
                                                             __Vtemp_251[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                        | ((~ 
                                                            __Vtemp_251[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                       | ((~ 
                                                           __Vtemp_251[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                      | ((~ 
                                                          __Vtemp_251[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                     | ((~ 
                                                         __Vtemp_251[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                    | ((~ 
                                                        __Vtemp_251[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                   | ((~ 
                                                       __Vtemp_251[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                  | ((~ 
                                                      __Vtemp_251[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                                 | ((~ 
                                                     __Vtemp_251[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                                | ((~ 
                                                    __Vtemp_251[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_251[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_251[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                            | ((~ __Vtemp_251[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                           | ((~ __Vtemp_251[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[0xbU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_251[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                         | ((~ 
                                                             __Vtemp_251[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                        | ((~ 
                                                            __Vtemp_251[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                       | ((~ 
                                                           __Vtemp_251[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                      | ((~ 
                                                          __Vtemp_251[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                     | ((~ 
                                                         __Vtemp_251[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                    | ((~ 
                                                        __Vtemp_251[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                   | ((~ 
                                                       __Vtemp_251[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                  | ((~ 
                                                      __Vtemp_251[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                                 | ((~ 
                                                     __Vtemp_251[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                                | ((~ 
                                                    __Vtemp_251[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_251[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_251[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                            | ((~ __Vtemp_251[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                           | ((~ __Vtemp_251[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[0xcU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_251[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                         | ((~ 
                                                             __Vtemp_251[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                        | ((~ 
                                                            __Vtemp_251[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                       | ((~ 
                                                           __Vtemp_251[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                      | ((~ 
                                                          __Vtemp_251[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                     | ((~ 
                                                         __Vtemp_251[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                    | ((~ 
                                                        __Vtemp_251[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                   | ((~ 
                                                       __Vtemp_251[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                  | ((~ 
                                                      __Vtemp_251[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                                 | ((~ 
                                                     __Vtemp_251[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                                | ((~ 
                                                    __Vtemp_251[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_251[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_251[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                            | ((~ __Vtemp_251[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                           | ((~ __Vtemp_251[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[0xdU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_251[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                         | ((~ 
                                                             __Vtemp_251[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                        | ((~ 
                                                            __Vtemp_251[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                       | ((~ 
                                                           __Vtemp_251[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                      | ((~ 
                                                          __Vtemp_251[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                     | ((~ 
                                                         __Vtemp_251[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                    | ((~ 
                                                        __Vtemp_251[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                   | ((~ 
                                                       __Vtemp_251[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                  | ((~ 
                                                      __Vtemp_251[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                                 | ((~ 
                                                     __Vtemp_251[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                                | ((~ 
                                                    __Vtemp_251[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_251[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_251[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                            | ((~ __Vtemp_251[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                           | ((~ __Vtemp_251[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[0xeU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_251[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                         | ((~ 
                                                             __Vtemp_251[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                        | ((~ 
                                                            __Vtemp_251[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                       | ((~ 
                                                           __Vtemp_251[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                      | ((~ 
                                                          __Vtemp_251[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                     | ((~ 
                                                         __Vtemp_251[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                    | ((~ 
                                                        __Vtemp_251[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                   | ((~ 
                                                       __Vtemp_251[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                  | ((~ 
                                                      __Vtemp_251[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                                 | ((~ 
                                                     __Vtemp_251[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                                | ((~ 
                                                    __Vtemp_251[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_251[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_251[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                            | ((~ __Vtemp_251[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                           | ((~ __Vtemp_251[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    __Vtemp_254[0xfU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_251[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U]) 
                                                         | ((~ 
                                                             __Vtemp_251[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U])) 
                                                        | ((~ 
                                                            __Vtemp_251[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U])) 
                                                       | ((~ 
                                                           __Vtemp_251[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U])) 
                                                      | ((~ 
                                                          __Vtemp_251[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U])) 
                                                     | ((~ 
                                                         __Vtemp_251[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U])) 
                                                    | ((~ 
                                                        __Vtemp_251[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U])) 
                                                   | ((~ 
                                                       __Vtemp_251[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U])) 
                                                  | ((~ 
                                                      __Vtemp_251[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U])) 
                                                 | ((~ 
                                                     __Vtemp_251[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U])) 
                                                | ((~ 
                                                    __Vtemp_251[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_251[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_251[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_251[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU])) 
                                            | ((~ __Vtemp_251[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU])) 
                                           | ((~ __Vtemp_251[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU])))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[0U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0U] 
           | (__Vtemp_254[0U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[1U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[1U] 
           | (__Vtemp_254[1U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[1U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[2U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[2U] 
           | (__Vtemp_254[2U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[2U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[3U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[3U] 
           | (__Vtemp_254[3U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[3U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[4U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[4U] 
           | (__Vtemp_254[4U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[4U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[5U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[5U] 
           | (__Vtemp_254[5U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[5U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[6U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[6U] 
           | (__Vtemp_254[6U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[6U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[7U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[7U] 
           | (__Vtemp_254[7U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[7U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[8U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[8U] 
           | (__Vtemp_254[8U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[8U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[9U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[9U] 
           | (__Vtemp_254[9U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[9U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[0xaU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xaU] 
           | (__Vtemp_254[0xaU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xaU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[0xbU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xbU] 
           | (__Vtemp_254[0xbU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xbU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[0xcU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xcU] 
           | (__Vtemp_254[0xcU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xcU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[0xdU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xdU] 
           | (__Vtemp_254[0xdU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xdU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[0xeU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xeU] 
           | (__Vtemp_254[0xeU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xeU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[0xfU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[0xfU] 
           | (__Vtemp_254[0xfU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xfU])));
    VL_SHIFTR_WWI(512,512,32, __Vtemp_257, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext, 1U);
    __Vtemp_260[0U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[1U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[2U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[3U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[4U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[5U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[6U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[7U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[8U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[9U] = (- (IData)((0U != (((((((((((
                                                   ((((((~ 
                                                         __Vtemp_257[0U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                       | ((~ 
                                                           __Vtemp_257[1U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                      | ((~ 
                                                          __Vtemp_257[2U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                     | ((~ 
                                                         __Vtemp_257[3U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                    | ((~ 
                                                        __Vtemp_257[4U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                   | ((~ 
                                                       __Vtemp_257[5U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                  | ((~ 
                                                      __Vtemp_257[6U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                 | ((~ 
                                                     __Vtemp_257[7U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                | ((~ 
                                                    __Vtemp_257[8U]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                               | ((~ 
                                                   __Vtemp_257[9U]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                              | ((~ 
                                                  __Vtemp_257[0xaU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xbU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                            | ((~ __Vtemp_257[0xcU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                           | ((~ __Vtemp_257[0xdU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                          | ((~ __Vtemp_257[0xeU]) 
                                             & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                         | ((~ __Vtemp_257[0xfU]) 
                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[0xaU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_257[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                         | ((~ 
                                                             __Vtemp_257[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                        | ((~ 
                                                            __Vtemp_257[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                       | ((~ 
                                                           __Vtemp_257[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                      | ((~ 
                                                          __Vtemp_257[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                     | ((~ 
                                                         __Vtemp_257[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                    | ((~ 
                                                        __Vtemp_257[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                   | ((~ 
                                                       __Vtemp_257[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                  | ((~ 
                                                      __Vtemp_257[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                                 | ((~ 
                                                     __Vtemp_257[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                                | ((~ 
                                                    __Vtemp_257[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_257[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_257[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                            | ((~ __Vtemp_257[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                           | ((~ __Vtemp_257[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[0xbU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_257[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                         | ((~ 
                                                             __Vtemp_257[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                        | ((~ 
                                                            __Vtemp_257[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                       | ((~ 
                                                           __Vtemp_257[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                      | ((~ 
                                                          __Vtemp_257[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                     | ((~ 
                                                         __Vtemp_257[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                    | ((~ 
                                                        __Vtemp_257[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                   | ((~ 
                                                       __Vtemp_257[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                  | ((~ 
                                                      __Vtemp_257[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                                 | ((~ 
                                                     __Vtemp_257[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                                | ((~ 
                                                    __Vtemp_257[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_257[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_257[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                            | ((~ __Vtemp_257[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                           | ((~ __Vtemp_257[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[0xcU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_257[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                         | ((~ 
                                                             __Vtemp_257[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                        | ((~ 
                                                            __Vtemp_257[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                       | ((~ 
                                                           __Vtemp_257[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                      | ((~ 
                                                          __Vtemp_257[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                     | ((~ 
                                                         __Vtemp_257[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                    | ((~ 
                                                        __Vtemp_257[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                   | ((~ 
                                                       __Vtemp_257[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                  | ((~ 
                                                      __Vtemp_257[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                                 | ((~ 
                                                     __Vtemp_257[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                                | ((~ 
                                                    __Vtemp_257[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_257[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_257[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                            | ((~ __Vtemp_257[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                           | ((~ __Vtemp_257[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[0xdU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_257[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                         | ((~ 
                                                             __Vtemp_257[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                        | ((~ 
                                                            __Vtemp_257[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                       | ((~ 
                                                           __Vtemp_257[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                      | ((~ 
                                                          __Vtemp_257[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                     | ((~ 
                                                         __Vtemp_257[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                    | ((~ 
                                                        __Vtemp_257[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                   | ((~ 
                                                       __Vtemp_257[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                  | ((~ 
                                                      __Vtemp_257[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                                 | ((~ 
                                                     __Vtemp_257[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                                | ((~ 
                                                    __Vtemp_257[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_257[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_257[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                            | ((~ __Vtemp_257[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                           | ((~ __Vtemp_257[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[0xeU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_257[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                         | ((~ 
                                                             __Vtemp_257[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                        | ((~ 
                                                            __Vtemp_257[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                       | ((~ 
                                                           __Vtemp_257[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                      | ((~ 
                                                          __Vtemp_257[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                     | ((~ 
                                                         __Vtemp_257[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                    | ((~ 
                                                        __Vtemp_257[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                   | ((~ 
                                                       __Vtemp_257[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                  | ((~ 
                                                      __Vtemp_257[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                                 | ((~ 
                                                     __Vtemp_257[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                                | ((~ 
                                                    __Vtemp_257[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_257[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_257[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                            | ((~ __Vtemp_257[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                           | ((~ __Vtemp_257[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    __Vtemp_260[0xfU] = (- (IData)((0U != (((((((((
                                                   ((((((((~ 
                                                           __Vtemp_257[0U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U]) 
                                                         | ((~ 
                                                             __Vtemp_257[1U]) 
                                                            & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U])) 
                                                        | ((~ 
                                                            __Vtemp_257[2U]) 
                                                           & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U])) 
                                                       | ((~ 
                                                           __Vtemp_257[3U]) 
                                                          & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U])) 
                                                      | ((~ 
                                                          __Vtemp_257[4U]) 
                                                         & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U])) 
                                                     | ((~ 
                                                         __Vtemp_257[5U]) 
                                                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U])) 
                                                    | ((~ 
                                                        __Vtemp_257[6U]) 
                                                       & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U])) 
                                                   | ((~ 
                                                       __Vtemp_257[7U]) 
                                                      & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U])) 
                                                  | ((~ 
                                                      __Vtemp_257[8U]) 
                                                     & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U])) 
                                                 | ((~ 
                                                     __Vtemp_257[9U]) 
                                                    & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U])) 
                                                | ((~ 
                                                    __Vtemp_257[0xaU]) 
                                                   & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU])) 
                                               | ((~ 
                                                   __Vtemp_257[0xbU]) 
                                                  & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU])) 
                                              | ((~ 
                                                  __Vtemp_257[0xcU]) 
                                                 & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU])) 
                                             | ((~ 
                                                 __Vtemp_257[0xdU]) 
                                                & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU])) 
                                            | ((~ __Vtemp_257[0xeU]) 
                                               & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU])) 
                                           | ((~ __Vtemp_257[0xfU]) 
                                              & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU])))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[0U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0U] 
           | (__Vtemp_260[0U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[1U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[1U] 
           | (__Vtemp_260[1U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[1U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[2U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[2U] 
           | (__Vtemp_260[2U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[2U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[3U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[3U] 
           | (__Vtemp_260[3U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[3U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[4U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[4U] 
           | (__Vtemp_260[4U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[4U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[5U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[5U] 
           | (__Vtemp_260[5U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[5U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[6U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[6U] 
           | (__Vtemp_260[6U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[6U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[7U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[7U] 
           | (__Vtemp_260[7U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[7U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[8U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[8U] 
           | (__Vtemp_260[8U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[8U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[9U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[9U] 
           | (__Vtemp_260[9U] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[9U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[0xaU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xaU] 
           | (__Vtemp_260[0xaU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xaU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[0xbU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xbU] 
           | (__Vtemp_260[0xbU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xbU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[0xcU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xcU] 
           | (__Vtemp_260[0xcU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xcU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[0xdU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xdU] 
           | (__Vtemp_260[0xdU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xdU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[0xeU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xeU] 
           | (__Vtemp_260[0xeU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xeU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[0xfU] 
        = (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[0xfU] 
           | (__Vtemp_260[0xfU] & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext[0xfU])));
    if (((4U == (7U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) 
         | (5U == (7U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a 
            = (((0U == (0x1fU & VL_SHIFTL_III(9,32,32, 
                                              (0xfU 
                                               & (IData)(
                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                          >> 2U))), 5U)))
                 ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[
                         (((IData)(0x1fU) + (0x1ffU 
                                             & VL_SHIFTL_III(9,32,32, 
                                                             (0xfU 
                                                              & (IData)(
                                                                        (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                         >> 2U))), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                               (0xfU 
                                                                & (IData)(
                                                                          (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                           >> 2U))), 5U))))) 
               | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext[
                  (0xfU & (VL_SHIFTL_III(9,32,32, (0xfU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                              >> 2U))), 5U) 
                           >> 5U))] >> (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                              (0xfU 
                                                               & (IData)(
                                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                          >> 2U))), 5U))));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b 
            = (((0U == (0x1fU & VL_SHIFTL_III(9,32,32, 
                                              (0xfU 
                                               & (IData)(
                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                          >> 2U))), 5U)))
                 ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[
                         (((IData)(0x1fU) + (0x1ffU 
                                             & VL_SHIFTL_III(9,32,32, 
                                                             (0xfU 
                                                              & (IData)(
                                                                        (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                         >> 2U))), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                               (0xfU 
                                                                & (IData)(
                                                                          (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                           >> 2U))), 5U))))) 
               | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext[
                  (0xfU & (VL_SHIFTL_III(9,32,32, (0xfU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                              >> 2U))), 5U) 
                           >> 5U))] >> (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                              (0xfU 
                                                               & (IData)(
                                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                          >> 2U))), 5U))));
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a 
            = (((0U == (0x1fU & VL_SHIFTL_III(9,32,32, 
                                              (0xfU 
                                               & (IData)(
                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                          >> 2U))), 5U)))
                 ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[
                         (((IData)(0x1fU) + (0x1ffU 
                                             & VL_SHIFTL_III(9,32,32, 
                                                             (0xfU 
                                                              & (IData)(
                                                                        (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                         >> 2U))), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                               (0xfU 
                                                                & (IData)(
                                                                          (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                           >> 2U))), 5U))))) 
               | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a[
                  (0xfU & (VL_SHIFTL_III(9,32,32, (0xfU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                              >> 2U))), 5U) 
                           >> 5U))] >> (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                              (0xfU 
                                                               & (IData)(
                                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                          >> 2U))), 5U))));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b 
            = (((0U == (0x1fU & VL_SHIFTL_III(9,32,32, 
                                              (0xfU 
                                               & (IData)(
                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                          >> 2U))), 5U)))
                 ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[
                         (((IData)(0x1fU) + (0x1ffU 
                                             & VL_SHIFTL_III(9,32,32, 
                                                             (0xfU 
                                                              & (IData)(
                                                                        (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                         >> 2U))), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                               (0xfU 
                                                                & (IData)(
                                                                          (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                           >> 2U))), 5U))))) 
               | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b[
                  (0xfU & (VL_SHIFTL_III(9,32,32, (0xfU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                              >> 2U))), 5U) 
                           >> 5U))] >> (0x1fU & VL_SHIFTL_III(9,32,32, 
                                                              (0xfU 
                                                               & (IData)(
                                                                         (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q 
                                                                          >> 2U))), 5U))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_req_valid 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__interrupt 
        = ((((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q)) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q)) 
            | (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__any_interrupt_pending));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__interrupt 
        = ((((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q)) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q)) 
            | (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__any_interrupt_pending));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__is_4mega_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__is_4mega_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d 
        = ((0x3ffffffffc0ULL & (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[1U])) 
                                 << 0x1bU) | (0x7ffffffffffffc0ULL 
                                              & ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U])) 
                                                 >> 5U)))) 
           | (QData)((IData)(((0x30U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U] 
                                        >> 3U)) | (0xfU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o[0U] 
                                                      >> 2U))))));
    if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_ready_out = 1U;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__is_4mega_d = 0U;
            if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_rsp[0U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_d 
                    = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_d)));
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_heff16bf3__0)))) {
                    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_he731917c__0) {
                        if ((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_q))) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__is_4mega_d = 1U;
                        }
                    }
                }
                if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_heff16bf3__0) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d 
                        = (0x3ffffffffefULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d);
                } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_he731917c__0) {
                    if ((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_q))) {
                        if ((0U != (0x3ffU & (IData)(
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d 
                                                      >> 6U))))) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d 
                                = (0x3ffffffffefULL 
                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d);
                        }
                    }
                }
                if ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_rsp[0U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d 
                        = (0x3ffffffffefULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d);
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_d = 0U;
        }
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q))) {
            if ((2U <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_q))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d 
                    = (0x3ffffffffefULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d);
            }
        }
    }
    __Vfunc_to_axi_amo__7__amo = (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[2U] 
                                          >> 0xdU));
    __Vfunc_to_axi_amo__7__result = ((8U & (IData)(__Vfunc_to_axi_amo__7__amo))
                                      ? ((4U & (IData)(__Vfunc_to_axi_amo__7__amo))
                                          ? 0U : ((2U 
                                                   & (IData)(__Vfunc_to_axi_amo__7__amo))
                                                   ? 0U
                                                   : 
                                                  ((1U 
                                                    & (IData)(__Vfunc_to_axi_amo__7__amo))
                                                    ? 0x27U
                                                    : 0x25U)))
                                      : ((4U & (IData)(__Vfunc_to_axi_amo__7__amo))
                                          ? ((2U & (IData)(__Vfunc_to_axi_amo__7__amo))
                                              ? ((1U 
                                                  & (IData)(__Vfunc_to_axi_amo__7__amo))
                                                  ? 0x26U
                                                  : 0x24U)
                                              : ((1U 
                                                  & (IData)(__Vfunc_to_axi_amo__7__amo))
                                                  ? 0x22U
                                                  : 0x23U))
                                          : ((2U & (IData)(__Vfunc_to_axi_amo__7__amo))
                                              ? ((1U 
                                                  & (IData)(__Vfunc_to_axi_amo__7__amo))
                                                  ? 0x21U
                                                  : 0x20U)
                                              : ((1U 
                                                  & (IData)(__Vfunc_to_axi_amo__7__amo))
                                                  ? 0x30U
                                                  : 0U))));
    __Vfunc_to_axi_amo__7__Vfuncout = __Vfunc_to_axi_amo__7__result;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[5U] 
        = ((0xfffffe07U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[5U]) 
           | ((IData)(__Vfunc_to_axi_amo__7__Vfuncout) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_data 
        = (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[2U])) 
            << 0x33U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[1U])) 
                          << 0x13U) | ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[0U])) 
                                       >> 0xdU)));
    if ((3U == (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[2U] 
                        >> 0xdU)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_data 
            = (~ (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[2U])) 
                   << 0x33U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[1U])) 
                                 << 0x13U) | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[0U])) 
                                              >> 0xdU))));
    }
    __Vfunc_is_amo__6__amo = (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[2U] 
                                      >> 0xdU));
    {
        if ((((((((((1U == (IData)(__Vfunc_is_amo__6__amo)) 
                    | (2U == (IData)(__Vfunc_is_amo__6__amo))) 
                   | (3U == (IData)(__Vfunc_is_amo__6__amo))) 
                  | (4U == (IData)(__Vfunc_is_amo__6__amo))) 
                 | (5U == (IData)(__Vfunc_is_amo__6__amo))) 
                | (6U == (IData)(__Vfunc_is_amo__6__amo))) 
               | (7U == (IData)(__Vfunc_is_amo__6__amo))) 
              | (8U == (IData)(__Vfunc_is_amo__6__amo))) 
             | (9U == (IData)(__Vfunc_is_amo__6__amo)))) {
            vlSelf->__Vfunc_is_amo__6__Vfuncout = 1U;
            goto __Vlabel8;
        } else {
            vlSelf->__Vfunc_is_amo__6__Vfuncout = 0U;
            goto __Vlabel8;
        }
        __Vlabel8: ;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__req_is_amo 
        = vlSelf->__Vfunc_is_amo__6__Vfuncout;
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[1U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[2U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[3U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[4U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[5U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[6U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[7U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[8U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[9U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xaU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xbU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xcU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xdU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xeU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xfU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0x10U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0x10U];
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0U] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0U]) 
           | ((2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0U] 
                     << 1U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0U] 
                                      >> 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[1U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[1U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[1U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[2U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[2U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[3U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[3U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[4U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[4U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[5U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[5U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[6U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[6U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[7U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[7U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[8U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[8U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[8U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[9U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[9U]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[9U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xaU] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xaU]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xaU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xbU] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xbU]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xbU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xcU] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xcU]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xcU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xdU] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xdU]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xdU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xeU] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xeU]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xeU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xfU] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xfU]) 
           | (0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0xfU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0x10U] 
        = (3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[1U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[2U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[3U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[4U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[5U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[6U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[7U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[8U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[9U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0xaU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0xbU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0xcU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0xdU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0xeU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0xfU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0[0x10U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0x10U];
        if ((0x201U >= (0x3ffU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(514,514,(0x3ffU & ((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)));
    }
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push) 
          & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__empty))) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push))) {
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__required_tag 
        = (0x1fffffffffULL & VL_SHIFTR_QQI(48,48,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__addr_q, 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)) 
           | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[1U] 
               >> 6U) & ((0x1fffffffffULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[1U])) 
                                              << 0x20U) 
                                             | (QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[0U])))) 
                         == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__required_tag)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk1__DOT__errors 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk1__DOT__errors)) 
           | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[1U] 
                     >> 5U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)) 
           | (0xffffeU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[2U] 
                           >> 0xcU) & (((0x1fffffffffULL 
                                         & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[2U])) 
                                             << 0x19U) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[1U])) 
                                               >> 7U))) 
                                        == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__required_tag) 
                                       << 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk1__DOT__errors 
        = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk1__DOT__errors)) 
           | ((IData)(((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag[2U] 
                        >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                                    >> 1U))) << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[8U] 
        = ((5U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[8U]) 
           | (7U & (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)) 
                     & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write_q))) 
                    << 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk1__DOT__errors)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U] 
        = ((0xfffffff8U & vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U]) 
           | ((6U & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[0U] 
                     << 1U)) | (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[0U] 
                                      >> 2U))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U] 
        = ((0x1fU & vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U]) 
           | (0xffffffe0U & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[0U]));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[1U] 
        = ((0x1fU & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[1U]) 
           | (0xffffffe0U & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[1U]));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[2U] 
        = (0x1ffU & ((0x1fU & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U]) 
                     | (0x1e0U & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U])));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_pop = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_id = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req = 0U;
    if (((vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U] 
          >> 9U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_pop 
            = (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[0U] 
                     >> 2U));
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_id 
            = (0xfU & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U] 
                       >> 5U));
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req = 1U;
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
        = (2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if ((0x40000U & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U])) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
                = (1U | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if ((0x40000U & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U])) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
                = (2U | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U] 
        = ((0xfffffff8U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U]) 
           | ((6U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U] 
                     << 1U)) | (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U] 
                                      >> 2U))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U] 
        = ((0x1fU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U]) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[1U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[0U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[1U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[1U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[1U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[2U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[1U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[2U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[2U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[2U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[3U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[2U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[3U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[3U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[3U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[4U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[3U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[4U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[4U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[4U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[5U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[4U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[5U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[5U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[5U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[6U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[5U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[6U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[6U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[6U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[7U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[6U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[7U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[7U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[7U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[8U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[7U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[8U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[8U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[8U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[9U] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[8U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[9U])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[9U] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[9U])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0xaU] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[9U] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xaU])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xaU] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xaU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0xbU] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xaU] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xbU])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xbU] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xbU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0xcU] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xbU] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xcU])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xcU] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xcU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0xdU] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xcU] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xdU])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xdU] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xdU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0xeU] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xdU] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xeU])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xeU] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xeU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0xfU] 
        = ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xeU] 
                      >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xfU])) 
           | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xfU] 
                              << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0xfU])));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0x10U] 
        = (0xffU & ((0x1fU & ((Vtestharness__ConstPool__CONST_h00a54009_0[0xfU] 
                               >> 0x1bU) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) 
                    | (0xffffffe0U & ((Vtestharness__ConstPool__CONST_h00a54009_0[0x10U] 
                                       << 5U) & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U]))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_pop = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_id = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req = 0U;
    if (((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
          >> 8U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_pop 
            = (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U] 
                     >> 2U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_id 
            = (7U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                     >> 5U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req = 1U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
        = (2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
                = (1U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o 
                = (2U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[1U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[1U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[2U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[3U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[3U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[4U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[5U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[6U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[6U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[7U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[7U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[8U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[8U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[9U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[9U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xaU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xaU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xbU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xbU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xcU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xcU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xdU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xdU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xeU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xeU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xfU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0xfU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x10U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x10U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x11U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x11U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x12U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x12U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x13U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x13U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x14U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x15U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x16U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x16U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x17U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req[0x17U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[0U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[1U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[1U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[2U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[3U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[3U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[4U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[5U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[6U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[6U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[7U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgRegularize_h1d3ec990_0_3 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_valid) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgRegularize_h02df225c_0_3 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_valid) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_data 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_data;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_addr;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[0U] = 0x616c6964U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[1U] = 0x496e76U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[2U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pvalid_spill = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[0U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[2U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[2U] 
        = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U] 
        = (0x28U | (0xffffff87U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U] 
        = (0x11000000U | (0x807fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_valid = 0U;
    if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o))) {
        if ((0x2bU == (0xfe007fffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                       << 0x10U) | 
                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                       >> 0x10U))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[0U] = 0x4d535243U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[1U] = 0x44U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[2U] = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[7U] 
                = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[7U]) 
                   | ((IData)((((QData)((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                                 >> 0x10U))) 
                                << 0x20U) | (QData)((IData)(
                                                            ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                                              << 0x10U) 
                                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                                                >> 0x10U)))))) 
                      << 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[8U] 
                = (((IData)((((QData)((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                               >> 0x10U))) 
                              << 0x20U) | (QData)((IData)(
                                                          ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                                            << 0x10U) 
                                                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                                              >> 0x10U)))))) 
                    >> 1U) | ((IData)(((((QData)((IData)(
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                                          >> 0x10U))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                                            << 0x10U) 
                                                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                                              >> 0x10U))))) 
                                       >> 0x20U)) << 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[9U] 
                = ((0x8000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[9U]) 
                   | (0xffffU & ((IData)(((((QData)((IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                                             >> 0x10U))) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                                               << 0x10U) 
                                                              | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                                                 >> 0x10U))))) 
                                          >> 0x20U)) 
                                 >> 1U)));
        } else if ((0x200002bU == (0xfe007fffU & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                   << 0x10U) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                     >> 0x10U))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[0U] = 0x4d445354U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[1U] = 0x44U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[2U] = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[6U] 
                = ((0x7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[6U]) 
                   | ((IData)((((QData)((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                                 >> 0x10U))) 
                                << 0x20U) | (QData)((IData)(
                                                            ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                                              << 0x10U) 
                                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                                                >> 0x10U)))))) 
                      << 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[7U] 
                = ((0x80000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[7U]) 
                   | (((IData)((((QData)((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                                  >> 0x10U))) 
                                 << 0x20U) | (QData)((IData)(
                                                             ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                                               << 0x10U) 
                                                              | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                                                 >> 0x10U)))))) 
                       >> 0x11U) | ((IData)(((((QData)((IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                                                >> 0x10U))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U] 
                                                                  << 0x10U) 
                                                                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U] 
                                                                    >> 0x10U))))) 
                                             >> 0x20U)) 
                                    << 0xfU)));
        } else if (((0x400002bU == (0xfe00707fU & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                    << 0x10U) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                      >> 0x10U)))) 
                    || (0x600002bU == (0xfe00707fU 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                           << 0x10U) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                             >> 0x10U)))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[0U] = 0x4d435059U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[1U] = 0x44U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[2U] = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op = 1U;
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pready_spill) {
                if ((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready 
                        = (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q));
                }
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk1__DOT__cfg = 0U;
            if ((0x400002bU == (0xfe00707fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                << 0x10U) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                  >> 0x10U))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk1__DOT__cfg 
                    = (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                             >> 4U));
            } else if ((0x600002bU == (0xfe00707fU 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                           << 0x10U) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                             >> 0x10U))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk1__DOT__cfg 
                    = (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                             >> 0x10U));
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U] 
                = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U]) 
                   | ((IData)((0xffffffffffffULL & 
                               (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                 << 0x10U) | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                              >> 0x10U)))) 
                      << 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[5U] 
                = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                                   << 0x10U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                                     >> 0x10U)))) 
                    >> 1U) | ((IData)(((0xffffffffffffULL 
                                        & (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                            << 0x10U) 
                                           | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                              >> 0x10U))) 
                                       >> 0x20U)) << 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[6U] 
                = ((0xffff8000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[6U]) 
                   | ((IData)(((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                  << 0x10U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                               >> 0x10U))) 
                               >> 0x20U)) >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U] 
                = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U]) 
                   | (4U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk1__DOT__cfg) 
                            << 2U)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U] 
                = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U]) 
                   | (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk1__DOT__cfg) 
                            >> 1U)));
        } else {
            if (((0x800002bU == (0xfe0ff07fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                 << 0x10U) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                   >> 0x10U)))) 
                 || (0xa00002bU == (0xfe0ff07fU & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                    << 0x10U) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                      >> 0x10U)))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[0U] = 0x53544154U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[1U] = 0x444dU;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[2U] = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op = 1U;
                if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pready_spill) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready = 1U;
                }
            } else if ((0xc00002bU == (0xfe007fffU 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                           << 0x10U) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                             >> 0x10U))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[0U] = 0x4d535452U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[1U] = 0x44U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[2U] = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready = 1U;
            } else if ((0xe00002bU == (0xfff07fffU 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                           << 0x10U) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                             >> 0x10U))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[0U] = 0x4d524550U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[1U] = 0x44U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name[2U] = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready = 1U;
            }
            if ((1U & (~ ((0x800002bU == (0xfe0ff07fU 
                                          & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                              << 0x10U) 
                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                >> 0x10U)))) 
                          || (0xa00002bU == (0xfe0ff07fU 
                                             & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                 << 0x10U) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                   >> 0x10U)))))))) {
                if ((0xc00002bU == (0xfe007fffU & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                    << 0x10U) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                      >> 0x10U))))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[1U] 
                        = ((0x7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[1U]) 
                           | ((IData)((0xffffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U])) 
                                           << 0x10U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U])) 
                                             >> 0x10U)))) 
                              << 0x17U));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[2U] 
                        = (((IData)((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U])) 
                                         << 0x10U) 
                                        | ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U])) 
                                           >> 0x10U)))) 
                            >> 9U) | ((IData)(((0xffffffffffffULL 
                                                & (((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U])) 
                                                    << 0x10U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U])) 
                                                      >> 0x10U))) 
                                               >> 0x20U)) 
                                      << 0x17U));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[3U] 
                        = (((0x7fff80U & ((IData)((0xffffffffffffULL 
                                                   & (((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                                       << 0x10U) 
                                                      | ((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                                         >> 0x10U)))) 
                                          << 7U)) | 
                            ((IData)(((0xffffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[2U])) 
                                           << 0x10U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U])) 
                                             >> 0x10U))) 
                                      >> 0x20U)) >> 9U)) 
                           | (0xff800000U & ((IData)(
                                                     (0xffffffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                                          << 0x10U) 
                                                         | ((QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                                            >> 0x10U)))) 
                                             << 7U)));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U] 
                        = ((0xff800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U]) 
                           | (((IData)((0xffffffffffffULL 
                                        & (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                            << 0x10U) 
                                           | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                              >> 0x10U)))) 
                               >> 0x19U) | (0x7fff80U 
                                            & ((IData)(
                                                       ((0xffffffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                                             << 0x10U) 
                                                            | ((QData)((IData)(
                                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                                               >> 0x10U))) 
                                                        >> 0x20U)) 
                                               << 7U))));
                } else if ((0xe00002bU == (0xfff07fffU 
                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                               << 0x10U) 
                                              | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                 >> 0x10U))))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U] 
                        = ((0x7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U]) 
                           | ((IData)((0xffffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                           << 0x10U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                             >> 0x10U)))) 
                              << 7U));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[1U] 
                        = ((0xff800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[1U]) 
                           | (((IData)((0xffffffffffffULL 
                                        & (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                            << 0x10U) 
                                           | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                              >> 0x10U)))) 
                               >> 0x19U) | ((IData)(
                                                    ((0xffffffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[4U])) 
                                                          << 0x10U) 
                                                         | ((QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[3U])) 
                                                            >> 0x10U))) 
                                                     >> 0x20U)) 
                                            << 7U)));
                }
            }
        }
        if ((0x2bU != (0xfe007fffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                       << 0x10U) | 
                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                       >> 0x10U))))) {
            if ((0x200002bU != (0xfe007fffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                << 0x10U) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                  >> 0x10U))))) {
                if (((0x400002bU == (0xfe00707fU & 
                                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                       << 0x10U) | 
                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                       >> 0x10U)))) 
                     || (0x600002bU == (0xfe00707fU 
                                        & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                            << 0x10U) 
                                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                              >> 0x10U)))))) {
                    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pready_spill) {
                        if ((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q))) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pvalid_spill = 1U;
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[0U] 
                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id;
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[1U] = 0U;
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[2U] 
                                = (0x3eU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                            >> 0xfU));
                        }
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_valid = 1U;
                    }
                } else if (((0x800002bU == (0xfe0ff07fU 
                                            & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                << 0x10U) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                  >> 0x10U)))) 
                            || (0xa00002bU == (0xfe0ff07fU 
                                               & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                   << 0x10U) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                     >> 0x10U)))))) {
                    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pready_spill) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pvalid_spill = 1U;
                    }
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status = 0U;
                    if ((0x800002bU == (0xfe0ff07fU 
                                        & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                            << 0x10U) 
                                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                              >> 0x10U))))) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status 
                            = (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                     >> 4U));
                    } else if ((0xa00002bU == (0xfe0ff07fU 
                                               & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                   << 0x10U) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                     >> 0x10U))))) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status 
                            = (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[1U] 
                                     >> 0x10U));
                    }
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[2U] 
                        = (0x3eU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                    >> 0xfU));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[0U] 
                        = (IData)(((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status))
                                    ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status))
                                        ? (QData)((IData)(
                                                          (3U 
                                                           == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q))))
                                        : (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__axi_dma_busy_o)))
                                    : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status))
                                        ? (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id))
                                        : (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id)))));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill[1U] 
                        = (IData)((((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status))
                                     ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status))
                                         ? (QData)((IData)(
                                                           (3U 
                                                            == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q))))
                                         : (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__axi_dma_busy_o)))
                                     : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status))
                                         ? (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id))
                                         : (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id)))) 
                                   >> 0x20U));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_write 
        = ((((1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o) 
                    >> 5U)) && (1U & (~ ((((0x2073U 
                                            == (0x707fU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                   >> 0x10U))) 
                                           || (0x6073U 
                                               == (0x707fU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                      >> 0x10U)))) 
                                          || (0x3073U 
                                              == (0x707fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                     >> 0x10U)))) 
                                         || (0x7073U 
                                             == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                    >> 0x10U))))))) 
            << 1U) | ((1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o) 
                             >> 5U)) && (1U & (~ ((
                                                   ((0x2073U 
                                                     == 
                                                     (0x707fU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                         >> 0x10U))) 
                                                    || (0x6073U 
                                                        == 
                                                        (0x707fU 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                            >> 0x10U)))) 
                                                   || (0x3073U 
                                                       == 
                                                       (0x707fU 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                           >> 0x10U)))) 
                                                  || (0x7073U 
                                                      == 
                                                      (0x707fU 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[5U] 
                                                          >> 0x10U))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_valid 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o) 
                  >> 4U)) | (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o) 
                                   >> 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__access_allowed 
        = (IData)(((0x15ULL == (0x15ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte)) 
                   & ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                 >> 3U)) & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                       | (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                      & (((~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                      >> 3U))) & (1U 
                                                  == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                         | (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_addr_o 
        = (((((- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active))) 
              << 0xcU) & (((QData)((IData)((0x3ffffffU 
                                            & (IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                                       >> 0x10U))))) 
                           << 0x16U) | ((QData)((IData)(
                                                        (0x3ffU 
                                                         & (((IData)(
                                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                                                      >> 6U)) 
                                                             & (- (IData)(
                                                                          (1U 
                                                                           & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp)))))) 
                                                            | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                                                                >> 0xcU) 
                                                               & (- (IData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp)))))))) 
                                        << 0xcU))) 
            | (((~ (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active)))) 
                & (QData)((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                                   >> 0xcU)))) << 0xcU)) 
           | (QData)((IData)((0xfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__access_allowed 
        = (IData)(((0x15ULL == (0x15ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte)) 
                   & ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                 >> 3U)) & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                       | (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                      & (((~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                      >> 3U))) & (1U 
                                                  == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                         | (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_addr_o 
        = (((((- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active))) 
              << 0xcU) & (((QData)((IData)((0x3ffffffU 
                                            & (IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                                       >> 0x10U))))) 
                           << 0x16U) | ((QData)((IData)(
                                                        (0x3ffU 
                                                         & (((IData)(
                                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte 
                                                                      >> 6U)) 
                                                             & (- (IData)(
                                                                          (1U 
                                                                           & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp)))))) 
                                                            | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                                                                >> 0xcU) 
                                                               & (- (IData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp)))))))) 
                                        << 0xcU))) 
            | (((~ (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active)))) 
                & (QData)((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
                                   >> 0xcU)))) << 0xcU)) 
           | (QData)((IData)((0xfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
        = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U]);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[0U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[1U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[1U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
            >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[2U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
            >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[3U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
            >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
              >> 0x1eU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = (0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[0U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[1U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = ((0xfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
            >> 0x1cU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
                         << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
            >> 0x1cU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
                         << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[7U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
            >> 0x1cU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
                         << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[8U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
           >> 0x1cU);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd) 
            >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0) 
              << 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid;
    if ((0x103U >= ((IData)(1U) + (0x1ffU & ((IData)(0x82U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[(
                                                                                ((IData)(1U) 
                                                                                + 
                                                                                (0x1ffU 
                                                                                & ((IData)(0x82U) 
                                                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select)))) 
                                                                                >> 5U)] 
            = (((~ ((IData)(1U) << (0x1fU & ((IData)(1U) 
                                             + (0x1ffU 
                                                & ((IData)(0x82U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select))))))) 
                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[
                (((IData)(1U) + (0x1ffU & ((IData)(0x82U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select)))) 
                 >> 5U)]) | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0) 
                             << (0x1fU & ((IData)(1U) 
                                          + (0x1ffU 
                                             & ((IData)(0x82U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select)))))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
        = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U]);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[0U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[1U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[1U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
            >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[2U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
            >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[3U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
            >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
              >> 0x1eU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = (0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[0U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[1U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[2U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = ((0xfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[0U] 
            >> 0x1cU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
                         << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[1U] 
            >> 0x1cU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
                         << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[7U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[2U] 
            >> 0x1cU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
                         << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[8U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h230f87d8__0[3U] 
           >> 0x1cU);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd) 
            >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h36d10ee1__0) 
              << 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid;
    if ((0x103U >= ((IData)(1U) + (0x1ffU & ((IData)(0x82U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[(
                                                                                ((IData)(1U) 
                                                                                + 
                                                                                (0x1ffU 
                                                                                & ((IData)(0x82U) 
                                                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select)))) 
                                                                                >> 5U)] 
            = (((~ ((IData)(1U) << (0x1fU & ((IData)(1U) 
                                             + (0x1ffU 
                                                & ((IData)(0x82U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select))))))) 
                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[
                (((IData)(1U) + (0x1ffU & ((IData)(0x82U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select)))) 
                 >> 5U)]) | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT____Vlvbound_h92ffebca__0) 
                             << (0x1fU & ((IData)(1U) 
                                          + (0x1ffU 
                                             & ((IData)(0x82U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select)))))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___WriterFifo_0_io_out_valid 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)) 
                 | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_valid)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT____Vcellinp__i_fifo_v3_last_twod_buffer__push_i) 
         & (0x10U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_n 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__mem_n)) 
               | (0xffffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_last) 
                             << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xeU];
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT____Vcellinp__i_fifo_v3_last_twod_buffer__push_i) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT____Vlvbound_h8d24a41a__0[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT____Vlvbound_h8d24a41a__0[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT____Vlvbound_h8d24a41a__0[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT____Vlvbound_h8d24a41a__0[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT____Vlvbound_h8d24a41a__0[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req[4U];
        if ((0x1dfU >= (0x1ffU & ((IData)(0xa0U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(480,160,(0x1ffU & ((IData)(0xa0U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT____Vlvbound_h8d24a41a__0);
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid) 
           & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o)));
    if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes 
            = (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out 
               << 1U);
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes 
            = (1ULL | (0x1fffffffffffeULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U])) 
                                              << 0x19U) 
                                             | (0x1fffffffffffffeULL 
                                                & ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U])) 
                                                   >> 7U)))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid) 
           & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o)));
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes 
            = (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out 
               << 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes 
            = (1ULL | (0x1fffffffffffeULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0x13U])) 
                                              << 0x21U) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0x12U])) 
                                                << 1U))));
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a 
        = (0x1ffffffffULL & VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
        = (0x1ffffffffULL & VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b));
    if ((0x30U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
        if (((2U == (3U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q) 
                           >> 4U))) | (1U == (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q) 
                                               >> 4U))))) {
            if ((4U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
                if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
                    if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a 
                            = (QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a));
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
                            = (0x1ffffffffULL & (- (QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))));
                    } else {
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a 
                            = (QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a));
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
                            = (0x1ffffffffULL & (- (QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))));
                    }
                } else {
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
                        = (0x1ffffffffULL & ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))
                                              ? (- 
                                                 VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))
                                              : (- 
                                                 VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a 
        = (0x1ffffffffULL & VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
        = (0x1ffffffffULL & VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b));
    if ((0x30U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
        if (((2U == (3U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q) 
                           >> 4U))) | (1U == (3U & 
                                              ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q) 
                                               >> 4U))))) {
            if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
                if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
                    if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a 
                            = (QData)((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a));
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
                            = (0x1ffffffffULL & (- (QData)((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))));
                    } else {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a 
                            = (QData)((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a));
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
                            = (0x1ffffffffULL & (- (QData)((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))));
                    }
                } else {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b 
                        = (0x1ffffffffULL & ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q))
                                              ? (- 
                                                 VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))
                                              : (- 
                                                 VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b))));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__is_write 
        = (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
                  >> 0xfU) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__req_is_amo) 
                              | (0xbU == (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
                                                  >> 0xbU))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0x10U];
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[5U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[6U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[7U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[8U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[9U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0xaU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0xbU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0xcU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0xdU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0xeU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0xfU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0[0x10U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0x10U];
        if ((0x201U >= (0x3ffU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(514,514,(0x3ffU & ((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0);
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(1U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     (0x1fU & (((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x202U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[1U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[1U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(2U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(1U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[1U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[2U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[2U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(3U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(2U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[3U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[3U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(4U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(3U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[4U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[4U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(5U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(4U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[5U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[5U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(6U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(5U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[6U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[6U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(7U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(6U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[7U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[7U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(8U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(7U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[8U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[8U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(9U) + (0x1fU & 
                                            (((IData)(0x202U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(8U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[8U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[9U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[9U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xaU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(9U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[9U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xaU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xaU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xbU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xaU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xaU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xbU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xbU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xcU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xbU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xbU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xcU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xcU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xdU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xcU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xcU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xdU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xdU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xeU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xdU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xdU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xeU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xeU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xfU) + (0x1fU 
                                              & (((IData)(0x202U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xeU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xeU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xfU] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0xfU] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0x10U) + (0x1fU 
                                               & (((IData)(0x202U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x202U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xfU) + (0x1fU & (((IData)(0x202U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0xfU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0x10U] 
        = (Vtestharness__ConstPool__CONST_h00a543f5_0[0x10U] 
           & ((0x201U >= (0x3ffU & ((IData)(0x202U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(0x10U) + (0x1fU & (((IData)(0x202U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                  >> (0x1fU & ((IData)(0x202U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
               : Vtestharness__ConstPool__CONST_h61b15e54_0[0x10U]));
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[5U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[6U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[7U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[8U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[9U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xaU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xbU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xcU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xdU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xeU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xfU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0x10U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata[0x10U];
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[8U] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[9U] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[1U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xaU] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[2U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xbU] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[3U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xcU] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[4U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xdU] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[5U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xeU] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[6U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                >> 1U)) << 1U) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 1U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 1U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 2U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 3U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 3U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 4U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 4U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 5U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 5U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 6U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 6U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 7U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 7U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 8U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 8U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 9U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                        >> 1U)) << 1U) | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                 >> 9U) 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0xaU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                   >> 0xaU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0xbU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                   >> 0xbU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0xcU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                   >> 0xcU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0xdU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                   >> 0xdU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0xeU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                   >> 0xeU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0xfU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                          >> 1U)) << 1U) | (1U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                   >> 0xfU) 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffeffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x10U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x10U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x11U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x11U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x11U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x12U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x12U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x13U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x14U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x14U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x15U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x15U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x16U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x16U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x17U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x17U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfeffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x18U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x18U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x19U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x19U) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xfbffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x1aU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xf7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x1bU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x1bU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xefffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x1cU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x1cU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x1dU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x1dU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0xbfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x1eU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | (1U & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                                    >> 0x1eU) 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked 
        = ((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[0xfU] 
              >> 0x1fU) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit) 
                           >> 1U)) << 1U) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata[7U] 
                                              >> 0x1fU) 
                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0 
        = (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[8U] 
        = ((6U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[8U]) 
           | (7U & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT____Vlvbound_ha34a85c5__0)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 0U;
    if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q) {
        if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id 
                    = (0xfU & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U] 
                               >> 0xeU));
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 1U;
            }
        }
    } else if ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id 
                = (0xfU & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U] 
                           >> 0xeU));
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 1U;
        }
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id 
            = (0xfU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup) 
                       >> 2U));
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 1U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 0U;
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id 
                    = (7U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                             >> 0xdU));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 1U;
            }
        }
    } else if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id 
                = (7U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                         >> 0xdU));
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 1U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup) 
                     >> 2U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req = 1U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q)))) {
                if (((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U] 
                      >> 0x19U) & (0U != (3U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U])))) {
                    if ((2U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U])) {
                        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid = 1U;
                    }
                    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d 
                        = (7U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x17U] 
                                 >> 0xfU));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
        = ((0x3ffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U]) 
           | (0xfc000000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x15U] 
        = ((0x3ffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U]) 
           | (0xfc000000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x16U] 
        = ((0x3ffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x16U]) 
           | (0xfc000000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x16U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x17U] 
        = (0x3ffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x17U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
        = (0xfffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x15U] 
        = (0xfffffffcU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x15U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
        = ((1U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U]) 
           | (0xfffffffeU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[1U] 
        = ((1U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[1U]) 
           | (0xfffffffeU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[1U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
        = ((0xfff00000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
           | ((1U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]) 
              | (0xffffeU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
        = ((0x3fffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[3U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[3U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[1U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[3U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[4U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[1U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[4U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[2U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[4U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[2U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[3U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[6U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[3U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[6U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[4U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[6U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[7U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[4U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[7U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[5U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[7U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[8U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[5U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[8U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[6U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[8U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[9U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[6U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[9U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[7U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[9U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0xaU] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[7U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xaU])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[8U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xaU])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0xbU] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[8U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xbU])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[9U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xbU])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0xcU] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[9U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xcU])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xaU] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xcU])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0xdU] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xaU] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xdU])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xbU] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xdU])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0xeU] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xbU] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xeU])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xcU] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xeU])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0xfU] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xcU] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xfU])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xdU] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0xfU])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x10U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xdU] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x10U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xeU] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x10U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x11U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xeU] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x11U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xfU] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x11U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x12U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0xfU] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x12U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0x10U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x12U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x13U] 
        = ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0x10U] 
                          >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x13U])) 
           | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0x11U] 
                              << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x13U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
        = ((0xfe000000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U]) 
           | ((0x3fffffU & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0x11U] 
                             >> 0xaU) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U])) 
              | (0xffc00000U & ((Vtestharness__ConstPool__CONST_h7b110ce3_0[0x12U] 
                                 << 0x16U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U]))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U]) 
           | (1U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U]));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                = (0xfffffffeU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U]);
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
        = (0xfdffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
        = ((0xffcfffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
           | (0x100000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
    if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q)))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                    = (0xffefffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]);
            }
        }
    } else if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                         >> 1U)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                    = ((0xffdfffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
                       | (0x200000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
            }
        } else {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream) 
                 | (0x80U > (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
                    = ((0xfdffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U]) 
                       | (0x2000000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U]));
            }
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) 
                 | (((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U] 
                      >> 0x19U) & (0U == (3U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U]))) 
                    & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream))))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                    = ((0xffdfffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
                       | (0x200000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
            }
            if (((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U] 
                  >> 0x19U) & (0U != (3U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U])))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
                    = (0xfdffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U]);
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                        = (0xffdfffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]);
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q)))) {
                if (((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                      >> 2U) & (0U != (3U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                             >> 9U))))) {
                    if ((0x400U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U])) {
                        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid = 1U;
                    }
                    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d 
                        = (0xfU & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[7U] 
                                   >> 0x18U));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
        = ((7U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U]) 
           | (0xfffffff8U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[6U] 
        = ((7U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[6U]) 
           | (0xfffffff8U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[6U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[7U] 
        = (0xfffffffU & ((7U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[7U]) 
                         | (0xffffff8U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[7U])));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
        = (0xfffff81fU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U]);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
        = ((1U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U]) 
           | (0xfffffffeU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[1U] 
        = ((1U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[1U]) 
           | (0xfffffffeU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[1U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
        = ((0xffe00000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
           | ((1U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]) 
              | (0x1ffffeU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
        = ((0x7fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
           | (0xff800000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[3U] 
        = ((0x7fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[3U]) 
           | (0xff800000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[3U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[4U] 
        = ((0x7fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[4U]) 
           | (0xff800000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[4U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U]) 
           | (3U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U]) 
           | (1U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U]));
    if ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                = (0xfffffffeU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U]);
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
        = (0xfffffffbU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U]);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
        = ((0xff9fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
           | (0x200000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
    if ((4U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q)))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                    = (0xffdfffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]);
            }
        }
    } else if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                         >> 1U)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                    = ((0xffbfffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
                       | (0x400000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
            }
        } else {
            if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream) 
                 | (0x80U > (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                    = ((0xfffffffbU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U]) 
                       | (4U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U]));
            }
            if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) 
                 | ((IData)((4U == (0x604U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U]))) 
                    & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream))))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                    = ((0xffbfffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]) 
                       | (0x400000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
            }
            if (((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                  >> 2U) & (0U != (3U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                         >> 9U))))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
                    = (0xfffffffbU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U]);
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream)))) {
                    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                        = (0xffbfffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U]);
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_trans_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgRegularize_h1d3ec990_0_3));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_trans_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgRegularize_h02df225c_0_3));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data 
        = ((0xffffffff00000000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data) 
           | (IData)((IData)(((0xaU <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr))
                               ? 0U : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_data)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data 
        = ((0xffffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data) 
           | ((QData)((IData)(((0xaU <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr))
                                ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_data)
                                : 0U))) << 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr 
        = ((0xffffffff00000000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr) 
           | (IData)((IData)(((0xaU <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr))
                               ? 0U : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr 
        = ((0xffffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr) 
           | ((QData)((IData)(((0xaU <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr))
                                ? ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr) 
                                   - (IData)(0xaU))
                                : 0U))) << 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pvalid_spill) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pready_spill));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_push 
        = ((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_write 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_write;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_valid 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_valid;
    __Vfunc_is_inside_cacheable_regions__20__address 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_addr_o;
    IData/*31:0*/ __Vilp1;
    __Vilp1 = 0U;
    while ((__Vilp1 <= 0x33U)) {
        __Vfunc_is_inside_cacheable_regions__20__cfg[__Vilp1] 
            = Vtestharness__ConstPool__CONST_h81a35695_0[__Vilp1];
        __Vilp1 = ((IData)(1U) + __Vilp1);
    }
    __Vfunc_is_inside_cacheable_regions__20__pass = 0U;
    __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k = 0U;
    while ((__Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k 
            < __Vfunc_is_inside_cacheable_regions__20__cfg[0x19U])) {
        vlSelf->__Vfunc_range_check__21__address = __Vfunc_is_inside_cacheable_regions__20__address;
        vlSelf->__Vfunc_range_check__21__mask = ((0x67fU 
                                                  >= 
                                                  ((IData)(0x1a0U) 
                                                   + 
                                                   (0x1ffU 
                                                    & ((IData)(0x60U) 
                                                       * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))
                                                  ? 
                                                 (0xffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      __Vfunc_is_inside_cacheable_regions__20__cfg[
                                                                      (((IData)(0x1cfU) 
                                                                        + 
                                                                        (0x1ffU 
                                                                         & ((IData)(0x60U) 
                                                                            * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))) 
                                                                       >> 5U)])) 
                                                      << 
                                                      ((0U 
                                                        == 
                                                        (0x1fU 
                                                         & ((IData)(0x1a0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k)))))
                                                        ? 0x20U
                                                        : 
                                                       ((IData)(0x40U) 
                                                        - 
                                                        (0x1fU 
                                                         & ((IData)(0x1a0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))))) 
                                                     | (((0U 
                                                          == 
                                                          (0x1fU 
                                                           & ((IData)(0x1a0U) 
                                                              + 
                                                              (0x1ffU 
                                                               & ((IData)(0x60U) 
                                                                  * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k)))))
                                                          ? 0ULL
                                                          : 
                                                         ((QData)((IData)(
                                                                          __Vfunc_is_inside_cacheable_regions__20__cfg[
                                                                          (((IData)(0x1bfU) 
                                                                            + 
                                                                            (0x1ffU 
                                                                             & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))) 
                                                                           >> 5U)])) 
                                                          << 
                                                          ((IData)(0x20U) 
                                                           - 
                                                           (0x1fU 
                                                            & ((IData)(0x1a0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))))) 
                                                        | ((QData)((IData)(
                                                                           __Vfunc_is_inside_cacheable_regions__20__cfg[
                                                                           (((IData)(0x1a0U) 
                                                                             + 
                                                                             (0x1ffU 
                                                                              & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))) 
                                                                            >> 5U)])) 
                                                           >> 
                                                           (0x1fU 
                                                            & ((IData)(0x1a0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))))))
                                                  : 0ULL);
        vlSelf->__Vfunc_range_check__21__base = ((0x67fU 
                                                  >= 
                                                  ((IData)(0x1d0U) 
                                                   + 
                                                   (0x1ffU 
                                                    & ((IData)(0x60U) 
                                                       * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))
                                                  ? 
                                                 (0xffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      __Vfunc_is_inside_cacheable_regions__20__cfg[
                                                                      (((IData)(0x1ffU) 
                                                                        + 
                                                                        (0x1ffU 
                                                                         & ((IData)(0x60U) 
                                                                            * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))) 
                                                                       >> 5U)])) 
                                                      << 
                                                      ((0U 
                                                        == 
                                                        (0x1fU 
                                                         & ((IData)(0x1d0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k)))))
                                                        ? 0x20U
                                                        : 
                                                       ((IData)(0x40U) 
                                                        - 
                                                        (0x1fU 
                                                         & ((IData)(0x1d0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))))) 
                                                     | (((0U 
                                                          == 
                                                          (0x1fU 
                                                           & ((IData)(0x1d0U) 
                                                              + 
                                                              (0x1ffU 
                                                               & ((IData)(0x60U) 
                                                                  * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k)))))
                                                          ? 0ULL
                                                          : 
                                                         ((QData)((IData)(
                                                                          __Vfunc_is_inside_cacheable_regions__20__cfg[
                                                                          (((IData)(0x1efU) 
                                                                            + 
                                                                            (0x1ffU 
                                                                             & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))) 
                                                                           >> 5U)])) 
                                                          << 
                                                          ((IData)(0x20U) 
                                                           - 
                                                           (0x1fU 
                                                            & ((IData)(0x1d0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))))) 
                                                        | ((QData)((IData)(
                                                                           __Vfunc_is_inside_cacheable_regions__20__cfg[
                                                                           (((IData)(0x1d0U) 
                                                                             + 
                                                                             (0x1ffU 
                                                                              & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))) 
                                                                            >> 5U)])) 
                                                           >> 
                                                           (0x1fU 
                                                            & ((IData)(0x1d0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))))))))
                                                  : 0ULL);
        vlSelf->__Vfunc_range_check__21__Vfuncout = 
            ((vlSelf->__Vfunc_range_check__21__address 
              & vlSelf->__Vfunc_range_check__21__mask) 
             == (vlSelf->__Vfunc_range_check__21__base 
                 & vlSelf->__Vfunc_range_check__21__mask));
        __Vfunc_is_inside_cacheable_regions__20__pass 
            = (((~ ((IData)(1U) << (3U & __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))) 
                & (IData)(__Vfunc_is_inside_cacheable_regions__20__pass)) 
               | (0xfU & ((IData)(vlSelf->__Vfunc_range_check__21__Vfuncout) 
                          << (3U & __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k))));
        __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k 
            = ((IData)(1U) + __Vfunc_is_inside_cacheable_regions__20__unnamedblk3__DOT__k);
    }
    __Vfunc_is_inside_cacheable_regions__20__Vfuncout 
        = (0U != (IData)(__Vfunc_is_inside_cacheable_regions__20__pass));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_cacheable_o 
        = __Vfunc_is_inside_cacheable_regions__20__Vfuncout;
    __Vfunc_is_inside_cacheable_regions__23__address 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_addr_o;
    IData/*31:0*/ __Vilp2;
    __Vilp2 = 0U;
    while ((__Vilp2 <= 0x33U)) {
        __Vfunc_is_inside_cacheable_regions__23__cfg[__Vilp2] 
            = Vtestharness__ConstPool__CONST_h81a35695_0[__Vilp2];
        __Vilp2 = ((IData)(1U) + __Vilp2);
    }
    vlSelf->__Vfunc_is_inside_cacheable_regions__23__pass = 0U;
    __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k = 0U;
    while ((__Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k 
            < __Vfunc_is_inside_cacheable_regions__23__cfg[0x19U])) {
        vlSelf->__Vfunc_range_check__24__address = __Vfunc_is_inside_cacheable_regions__23__address;
        vlSelf->__Vfunc_range_check__24__mask = ((0x67fU 
                                                  >= 
                                                  ((IData)(0x1a0U) 
                                                   + 
                                                   (0x1ffU 
                                                    & ((IData)(0x60U) 
                                                       * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))
                                                  ? 
                                                 (0xffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      __Vfunc_is_inside_cacheable_regions__23__cfg[
                                                                      (((IData)(0x1cfU) 
                                                                        + 
                                                                        (0x1ffU 
                                                                         & ((IData)(0x60U) 
                                                                            * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))) 
                                                                       >> 5U)])) 
                                                      << 
                                                      ((0U 
                                                        == 
                                                        (0x1fU 
                                                         & ((IData)(0x1a0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k)))))
                                                        ? 0x20U
                                                        : 
                                                       ((IData)(0x40U) 
                                                        - 
                                                        (0x1fU 
                                                         & ((IData)(0x1a0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))))) 
                                                     | (((0U 
                                                          == 
                                                          (0x1fU 
                                                           & ((IData)(0x1a0U) 
                                                              + 
                                                              (0x1ffU 
                                                               & ((IData)(0x60U) 
                                                                  * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k)))))
                                                          ? 0ULL
                                                          : 
                                                         ((QData)((IData)(
                                                                          __Vfunc_is_inside_cacheable_regions__23__cfg[
                                                                          (((IData)(0x1bfU) 
                                                                            + 
                                                                            (0x1ffU 
                                                                             & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))) 
                                                                           >> 5U)])) 
                                                          << 
                                                          ((IData)(0x20U) 
                                                           - 
                                                           (0x1fU 
                                                            & ((IData)(0x1a0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))))) 
                                                        | ((QData)((IData)(
                                                                           __Vfunc_is_inside_cacheable_regions__23__cfg[
                                                                           (((IData)(0x1a0U) 
                                                                             + 
                                                                             (0x1ffU 
                                                                              & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))) 
                                                                            >> 5U)])) 
                                                           >> 
                                                           (0x1fU 
                                                            & ((IData)(0x1a0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))))))
                                                  : 0ULL);
        vlSelf->__Vfunc_range_check__24__base = ((0x67fU 
                                                  >= 
                                                  ((IData)(0x1d0U) 
                                                   + 
                                                   (0x1ffU 
                                                    & ((IData)(0x60U) 
                                                       * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))
                                                  ? 
                                                 (0xffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      __Vfunc_is_inside_cacheable_regions__23__cfg[
                                                                      (((IData)(0x1ffU) 
                                                                        + 
                                                                        (0x1ffU 
                                                                         & ((IData)(0x60U) 
                                                                            * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))) 
                                                                       >> 5U)])) 
                                                      << 
                                                      ((0U 
                                                        == 
                                                        (0x1fU 
                                                         & ((IData)(0x1d0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k)))))
                                                        ? 0x20U
                                                        : 
                                                       ((IData)(0x40U) 
                                                        - 
                                                        (0x1fU 
                                                         & ((IData)(0x1d0U) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x60U) 
                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))))) 
                                                     | (((0U 
                                                          == 
                                                          (0x1fU 
                                                           & ((IData)(0x1d0U) 
                                                              + 
                                                              (0x1ffU 
                                                               & ((IData)(0x60U) 
                                                                  * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k)))))
                                                          ? 0ULL
                                                          : 
                                                         ((QData)((IData)(
                                                                          __Vfunc_is_inside_cacheable_regions__23__cfg[
                                                                          (((IData)(0x1efU) 
                                                                            + 
                                                                            (0x1ffU 
                                                                             & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))) 
                                                                           >> 5U)])) 
                                                          << 
                                                          ((IData)(0x20U) 
                                                           - 
                                                           (0x1fU 
                                                            & ((IData)(0x1d0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))))) 
                                                        | ((QData)((IData)(
                                                                           __Vfunc_is_inside_cacheable_regions__23__cfg[
                                                                           (((IData)(0x1d0U) 
                                                                             + 
                                                                             (0x1ffU 
                                                                              & ((IData)(0x60U) 
                                                                                * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))) 
                                                                            >> 5U)])) 
                                                           >> 
                                                           (0x1fU 
                                                            & ((IData)(0x1d0U) 
                                                               + 
                                                               (0x1ffU 
                                                                & ((IData)(0x60U) 
                                                                   * __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))))))))
                                                  : 0ULL);
        vlSelf->__Vfunc_range_check__24__Vfuncout = 
            ((vlSelf->__Vfunc_range_check__24__address 
              & vlSelf->__Vfunc_range_check__24__mask) 
             == (vlSelf->__Vfunc_range_check__24__base 
                 & vlSelf->__Vfunc_range_check__24__mask));
        vlSelf->__Vfunc_is_inside_cacheable_regions__23__pass 
            = (((~ ((IData)(1U) << (3U & __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))) 
                & (IData)(vlSelf->__Vfunc_is_inside_cacheable_regions__23__pass)) 
               | (0xfU & ((IData)(vlSelf->__Vfunc_range_check__24__Vfuncout) 
                          << (3U & __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k))));
        __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k 
            = ((IData)(1U) + __Vfunc_is_inside_cacheable_regions__23__unnamedblk3__DOT__k);
    }
}
