Akerman, J., Brown, P., Gajewski, D., Griswold, M., Janesky, J., Martin, M., Mekonnen, H., Nahas, J., Pietambaram, S., Slaughter, J., and Tehrani, S. 2005. Reliability of 4mbit mram. In Proceedings of the 43<sup>rd</sup> IEEE International Annual Reliability Physics Symposium. 163--167.
Bertram, H., Wang, X., and Safonov, V. 2001. Dynamic-thermal effects in thin film media. IEEE Trans. Magnetics 37, 4, 1521--1527.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Douglas C. Bossen , Joel M. Tendler , Kevin Reick, Power4 System Design for High Reliability, IEEE Micro, v.22 n.2, p.16-24, March 2002[doi>10.1109/MM.2002.997876]
Diao, Z., Li, Z., Wang, S., Ding, Y., Panchula, A., et al. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condensed Matter 19, 16, 165--209.
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Freescale Document Number Brmramslscltrl. 2007. Freescale MRAM technology.
W. J. Gallagher , S. S. P. Parkin, Development of the magnetic tunnel junction MRAM at IBM: from first junctions to a 16-Mb MRAM demonstrator chip, IBM Journal of Research and Development, v.50 n.1, p.5-23, January 2006[doi>10.1147/rd.501.0005]
Xiaochen Guo , Engin Ipek , Tolga Soyata, Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816012]
Hamming, R. W. 1950. Error correcting and error detecting codes. Bell Syst. Tech. J. 29, 14--160.
M. Y. Hsiao, A class of optimal minimum odd-weight-column SEC-DED codes, IBM Journal of Research and Development, v.14 n.4, p.395-401, July 1970[doi>10.1147/rd.144.0395]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Soontae Kim, Reducing Area Overhead for Error-Protecting Large L2/L3 Caches, IEEE Transactions on Computers, v.58 n.3, p.300-310, March 2009[doi>10.1109/TC.2008.174]
A. KleinOsowski , E. H. Cannon , P. Oldiges , L. Wissel, Circuit design and modeling for soft errors, IBM Journal of Research and Development, v.52 n.3, p.255-263, May 2008[doi>10.1147/rd.523.0255]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Li, H., Wang, X., Ong, Z.-L., Wong, W.-F., Zhang, Y., Wang, P., and Chen, Y. 2011. Performance, power, and reliability tradeoffs of stt-ram cell subject to architecture-level requirement. IEEE Trans. Magnetics 47, 10, 2356--2359.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.496-505, June 28-July 01, 2005[doi>10.1109/DSN.2005.88]
Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Shubu Mukherjee, Architecture Design for Soft Errors, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Pagiamtzis, K., Azizi, N., and Najm, F. 2006. A soft-error tolerant content-addressable memory (cam) using an error-correcting-match scheme. In Proceedings of the Custom Integrated Circuits Conference. 301--304.
Pagiamtzis, K. and Sheikholeslami, A. 2006. Content-addressable memory (cam) circuits and architectures: A tutorial and survey. IEEE J. Solid-State Circ. 41, 3, 712--727.
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
J. A. Rivers , P. Bose , P. Kudva , J.-D. Wellman , P. N. Sanda , E. H. Cannon , L. C. Alves, Phaser: phased methodology for modeling the system-level effects of soft errors, IBM Journal of Research and Development, v.52 n.3, p.293-306, May 2008[doi>10.1147/rd.523.0293]
Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3d stacked mram l2 cache for cmps. In Proceedings of the International Symposium on High-Performance Computer Architecture. 239--249.
Hongbin Sun , Chuanyin Liu , Wei Xu , Jizhong Zhao , Nanning Zheng , Tong Zhang, Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.19-28, January 2012[doi>10.1109/TVLSI.2010.2090914]
Tehrani, S. 2010. Status and prospect for mram technology. http://www.hotchips.org/wp-content/uploads/hc_archives/hc22/HC22.22.130-Tehrani-MRAM.pdf.
Wang, W. and Jiang, Z. 2007. Magnetic content addressable memory. IEEE Trans. Magnetics 43, 6, 2355--2357.
Wang, X., Chen, Y., Li, H., Dimitrov, D., and Liu, H. 2008a. Spin torque random access memory down to 22 nm technology. IEEE Trans. Magnetics 44, 11, 2479--2482.
Wang, X., Zheng, Y., Xi, H., and Dimitrov, D. 2008b. Thermal fluctuation effects on spin torque induced switching: Mean and variations. J. Appl. Phys. 103, 034507.
Christopher Weaver , Joel Emer , Shubhendu S. Mukherjee , Steven K. Reinhardt, Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor, Proceedings of the 31st annual international symposium on Computer architecture, p.264, June 19-23, 2004, München, Germany
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Wei Xu , Tong Zhang , Yiran Chen, Design of spin-torque transfer magnetoresistive RAM and CAM/TCAM with high sensing and search speed, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.1, p.66-74, January 2010[doi>10.1109/TVLSI.2008.2007735]
Doe Hyun Yoon , Mattan Erez, Memory mapped ECC: low-cost error protection for last level caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555771]
Wangyuan Zhang , Tao Li, Managing multi-core soft-error reliability through utility-driven cross domain optimization, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.132-137, July 02-04, 2008[doi>10.1109/ASAP.2008.4580167]
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
Zhao, W., Belhaire, E., Mistral, Q., Chappert, C., Javerliac, V., et al. 2006. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-cmos design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43.
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
