{"Source Block": ["hdl/projects/fmcomms2/zc706/system_top.v@189:199@HdlIdDef", "  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n"], "Clone Blocks": [["hdl/projects/fmcomms2_pr/mitx045/system_top.v@188:198", "  wire            core_dac_dunf;\n  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@185:195", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@185:195", "  wire            core_dac_dunf;\n  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@192:202", "  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@188:198", "  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@193:203", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@192:202", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@190:200", "  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@198:208", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@183:193", "  wire            clk;\n  wire            dma_dac_dunf;\n  wire            core_dac_dunf;\n  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@195:205", "\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@191:201", "  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@177:187", "  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@191:201", "  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@182:192", "  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@193:203", "  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@184:194", "  wire            dma_dac_dunf;\n  wire            core_dac_dunf;\n  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@181:191", "  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@189:199", "  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@186:196", "  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@180:190", "  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@179:189", "  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@187:197", "  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@176:186", "  wire            core_dac_dunf;\n  wire    [63:0]  dma_dac_ddata;\n  wire    [63:0]  core_dac_ddata;\n  wire            dma_dac_en;\n  wire            core_dac_en;\n  wire            dma_dac_dvalid;\n  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@196:206", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@183:193", "\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@194:204", "  wire            core_dac_dvalid;\n\n  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@184:194", "  wire            dma_adc_ovf;\n  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@197:207", "  wire            core_adc_ovf;\n  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@186:196", "  wire    [63:0]  dma_adc_ddata;\n  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n"]], "Diff Content": {"Delete": [[194, "  wire    [63:0]  dma_adc_ddata;\n"]], "Add": []}}