# Sem7_VLSI
Sem 7 VLSI Assignment

This contains the assignments for VLSI lab.

All projects are made in Xilinx 14.7 for Spartan6. Each subfolder in every assignment can be treated as a single project. Only VHD source files are posted here.

To import, create a new project and copy this as sources. All files ending with "_TB" is the testbench for that project.
