<stg><name>aes_sequence_to_matr</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %sequence_V_offset_re = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %sequence_V_offset)

]]></Node>
<StgValue><ssdm name="sequence_V_offset_re"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="31">
<![CDATA[
:1  %sequence_V_offset_ca = zext i31 %sequence_V_offset_re to i32

]]></Node>
<StgValue><ssdm name="sequence_V_offset_ca"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %sequence_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_op_assign_1 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln228 = icmp eq i3 %i_op_assign_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i = add i3 %i_op_assign_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln228, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_op_assign_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln230_1 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln230_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader:2  %zext_ln230 = zext i3 %i_op_assign_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln237"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln230 = icmp eq i3 %i_op_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j = add i3 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln230, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln180 = zext i3 %i_op_assign to i6

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln180 = add i6 %zext_ln180, %zext_ln230_1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="3">
<![CDATA[
:4  %trunc_ln1352 = trunc i3 %i_op_assign to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1352"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  %ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln1352, i2 0)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V_2 = add i4 %ret_V, %zext_ln230

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
:7  %zext_ln180_10 = zext i4 %ret_V_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln180_10"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln180_4 = add i32 %zext_ln180_10, %sequence_V_offset_ca

]]></Node>
<StgValue><ssdm name="add_ln180_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
:9  %zext_ln180_11 = zext i32 %add_ln180_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_11"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:10  %sequence_V_addr = getelementptr i16* %sequence_V, i64 %zext_ln180_11

]]></Node>
<StgValue><ssdm name="sequence_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:11  %sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sequence_V_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:11  %sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sequence_V_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:11  %sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sequence_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:11  %sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sequence_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:11  %sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sequence_V_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:11  %sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sequence_V_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="48" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:11  %sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sequence_V_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="49" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
:12  %sequence_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %sequence_V_addr)

]]></Node>
<StgValue><ssdm name="sequence_V_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln180_9 = zext i6 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_9"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %matrix_out_V_addr = getelementptr [16 x i16]* %matrix_out_V, i64 0, i64 %zext_ln180_9

]]></Node>
<StgValue><ssdm name="matrix_out_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:13  store i16 %sequence_V_addr_read, i16* %matrix_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="sequence_V" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="sequence_V"/></StgValue>
</port>
<port id="69" name="sequence_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sequence_V_offset"/></StgValue>
</port>
<port id="70" name="matrix_out_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="matrix_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i31" to="sequence_V_offset_re" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="sequence_V_offset" to="sequence_V_offset_re" fromId="69" toId="13">
</dataflow>
<dataflow id="74" from="sequence_V_offset_re" to="sequence_V_offset_ca" fromId="13" toId="14">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="77" from="sequence_V" to="specinterface_ln0" fromId="68" toId="15">
</dataflow>
<dataflow id="79" from="p_str" to="specinterface_ln0" fromId="78" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="15">
</dataflow>
<dataflow id="84" from="p_str1" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="15">
</dataflow>
<dataflow id="88" from="p_str6" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="p_str3" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="p_str1" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="97" from="p_str1" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="98" from="p_str1" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="i_op_assign_1" fromId="99" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln228" to="i_op_assign_1" fromId="16" toId="17">
</dataflow>
<dataflow id="102" from="i" to="i_op_assign_1" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="br_ln0" to="i_op_assign_1" fromId="41" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="104" from="i_op_assign_1" to="icmp_ln228" fromId="17" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln228" fromId="105" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_109" to="empty" fromId="109" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_109" to="empty" fromId="109" toId="19">
</dataflow>
<dataflow id="113" from="i_op_assign_1" to="i" fromId="17" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_114" to="i" fromId="114" toId="20">
</dataflow>
<dataflow id="116" from="icmp_ln228" to="br_ln228" fromId="18" toId="21">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="i_op_assign_1" to="tmp" fromId="17" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="tmp" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="tmp" to="zext_ln230_1" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="i_op_assign_1" to="zext_ln230" fromId="17" toId="24">
</dataflow>
<dataflow id="124" from="j" to="i_op_assign" fromId="30" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln230" to="i_op_assign" fromId="53" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="126" from="StgValue_99" to="i_op_assign" fromId="99" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln230" to="i_op_assign" fromId="25" toId="27">
</dataflow>
<dataflow id="128" from="i_op_assign" to="icmp_ln230" fromId="27" toId="28">
</dataflow>
<dataflow id="129" from="StgValue_105" to="icmp_ln230" fromId="105" toId="28">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="107" toId="29">
</dataflow>
<dataflow id="131" from="StgValue_109" to="empty_18" fromId="109" toId="29">
</dataflow>
<dataflow id="132" from="StgValue_109" to="empty_18" fromId="109" toId="29">
</dataflow>
<dataflow id="133" from="StgValue_109" to="empty_18" fromId="109" toId="29">
</dataflow>
<dataflow id="134" from="i_op_assign" to="j" fromId="27" toId="30">
</dataflow>
<dataflow id="135" from="StgValue_114" to="j" fromId="114" toId="30">
</dataflow>
<dataflow id="136" from="icmp_ln230" to="br_ln230" fromId="28" toId="31">
</dataflow>
<dataflow id="137" from="i_op_assign" to="zext_ln180" fromId="27" toId="32">
</dataflow>
<dataflow id="138" from="zext_ln180" to="add_ln180" fromId="32" toId="33">
</dataflow>
<dataflow id="139" from="zext_ln230_1" to="add_ln180" fromId="23" toId="33">
</dataflow>
<dataflow id="140" from="i_op_assign" to="trunc_ln1352" fromId="27" toId="34">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="ret_V" fromId="141" toId="35">
</dataflow>
<dataflow id="143" from="trunc_ln1352" to="ret_V" fromId="34" toId="35">
</dataflow>
<dataflow id="144" from="StgValue_120" to="ret_V" fromId="120" toId="35">
</dataflow>
<dataflow id="145" from="ret_V" to="ret_V_2" fromId="35" toId="36">
</dataflow>
<dataflow id="146" from="zext_ln230" to="ret_V_2" fromId="24" toId="36">
</dataflow>
<dataflow id="147" from="ret_V_2" to="zext_ln180_10" fromId="36" toId="37">
</dataflow>
<dataflow id="148" from="zext_ln180_10" to="add_ln180_4" fromId="37" toId="38">
</dataflow>
<dataflow id="149" from="sequence_V_offset_ca" to="add_ln180_4" fromId="14" toId="38">
</dataflow>
<dataflow id="150" from="add_ln180_4" to="zext_ln180_11" fromId="38" toId="39">
</dataflow>
<dataflow id="151" from="sequence_V" to="sequence_V_addr" fromId="68" toId="40">
</dataflow>
<dataflow id="152" from="zext_ln180_11" to="sequence_V_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="154" from="_ssdm_op_ReadReq.m_axi.i16P" to="sequence_V_load_req" fromId="153" toId="42">
</dataflow>
<dataflow id="155" from="sequence_V_addr" to="sequence_V_load_req" fromId="40" toId="42">
</dataflow>
<dataflow id="157" from="StgValue_156" to="sequence_V_load_req" fromId="156" toId="42">
</dataflow>
<dataflow id="158" from="_ssdm_op_ReadReq.m_axi.i16P" to="sequence_V_load_req" fromId="153" toId="43">
</dataflow>
<dataflow id="159" from="sequence_V_addr" to="sequence_V_load_req" fromId="40" toId="43">
</dataflow>
<dataflow id="160" from="StgValue_156" to="sequence_V_load_req" fromId="156" toId="43">
</dataflow>
<dataflow id="161" from="_ssdm_op_ReadReq.m_axi.i16P" to="sequence_V_load_req" fromId="153" toId="44">
</dataflow>
<dataflow id="162" from="sequence_V_addr" to="sequence_V_load_req" fromId="40" toId="44">
</dataflow>
<dataflow id="163" from="StgValue_156" to="sequence_V_load_req" fromId="156" toId="44">
</dataflow>
<dataflow id="164" from="_ssdm_op_ReadReq.m_axi.i16P" to="sequence_V_load_req" fromId="153" toId="45">
</dataflow>
<dataflow id="165" from="sequence_V_addr" to="sequence_V_load_req" fromId="40" toId="45">
</dataflow>
<dataflow id="166" from="StgValue_156" to="sequence_V_load_req" fromId="156" toId="45">
</dataflow>
<dataflow id="167" from="_ssdm_op_ReadReq.m_axi.i16P" to="sequence_V_load_req" fromId="153" toId="46">
</dataflow>
<dataflow id="168" from="sequence_V_addr" to="sequence_V_load_req" fromId="40" toId="46">
</dataflow>
<dataflow id="169" from="StgValue_156" to="sequence_V_load_req" fromId="156" toId="46">
</dataflow>
<dataflow id="170" from="_ssdm_op_ReadReq.m_axi.i16P" to="sequence_V_load_req" fromId="153" toId="47">
</dataflow>
<dataflow id="171" from="sequence_V_addr" to="sequence_V_load_req" fromId="40" toId="47">
</dataflow>
<dataflow id="172" from="StgValue_156" to="sequence_V_load_req" fromId="156" toId="47">
</dataflow>
<dataflow id="173" from="_ssdm_op_ReadReq.m_axi.i16P" to="sequence_V_load_req" fromId="153" toId="48">
</dataflow>
<dataflow id="174" from="sequence_V_addr" to="sequence_V_load_req" fromId="40" toId="48">
</dataflow>
<dataflow id="175" from="StgValue_156" to="sequence_V_load_req" fromId="156" toId="48">
</dataflow>
<dataflow id="177" from="_ssdm_op_Read.m_axi.i16P" to="sequence_V_addr_read" fromId="176" toId="49">
</dataflow>
<dataflow id="178" from="sequence_V_addr" to="sequence_V_addr_read" fromId="40" toId="49">
</dataflow>
<dataflow id="179" from="add_ln180" to="zext_ln180_9" fromId="33" toId="50">
</dataflow>
<dataflow id="180" from="matrix_out_V" to="matrix_out_V_addr" fromId="70" toId="51">
</dataflow>
<dataflow id="182" from="StgValue_181" to="matrix_out_V_addr" fromId="181" toId="51">
</dataflow>
<dataflow id="183" from="zext_ln180_9" to="matrix_out_V_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="184" from="sequence_V_addr_read" to="store_ln232" fromId="49" toId="52">
</dataflow>
<dataflow id="185" from="matrix_out_V_addr" to="store_ln232" fromId="51" toId="52">
</dataflow>
<dataflow id="186" from="icmp_ln228" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="187" from="icmp_ln230" to="StgValue_3" fromId="28" toId="3">
</dataflow>
</dataflows>


</stg>
