#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 10 13:48:50 2025
# Process ID: 39908
# Current directory: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40820 C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.xpr
# Log file: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/vivado.log
# Journal file: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA\vivado.jou
# Running On: DESKTOP-98PI6EB, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34013 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado2023/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/RISCV_Project/fpga/project/Tiny_FPGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2023/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.156 ; gain = 191.039
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.129 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1605.176 ; gain = 41.047
run all
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1622.719 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21020 KB (Peak: 21020 KB), Simulation CPU Usage: 10968 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.605 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1630.605 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cfg_fee_mode' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cfg_fee_mode' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:186]
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_ready_udp' is not permitted [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:96]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sys_message_sending_sync' is not permitted [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:121]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.cdc_sync_level
Compiling module xil_defaultlib.cdc_sync_pulse
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1642.332 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1642.332 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21192 KB (Peak: 21192 KB), Simulation CPU Usage: 12281 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
ERROR: [VRFC 10-2989] 'udp_data_ack_sync' is not declared [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:193]
ERROR: [VRFC 10-2989] 'udp_data_ack_sync' is not declared [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:197]
ERROR: [VRFC 10-8530] module 'Baseline_Volt_Cal' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.332 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1648.496 ; gain = 6.164
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1648.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1648.496 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1648.496 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1648.613 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\gpr_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21040 KB (Peak: 21040 KB), Simulation CPU Usage: 10311 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1651.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1651.773 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.773 ; gain = 0.000
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1652.188 ; gain = 0.414
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1652.312 ; gain = 0.125
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.371 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_ready_udp' is not permitted [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:81]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sys_message_sending_sync' is not permitted [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:145]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.371 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.cdc_sync_level
Compiling module xil_defaultlib.cdc_sync_level(WIDTH=5)
Compiling module xil_defaultlib.cdc_sync_pulse
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1654.371 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1654.891 ; gain = 0.184
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1658.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1658.305 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.cdc_sync_level
Compiling module xil_defaultlib.cdc_sync_level(WIDTH=5)
Compiling module xil_defaultlib.cdc_sync_pulse
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1658.375 ; gain = 0.070
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1658.375 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21036 KB (Peak: 21036 KB), Simulation CPU Usage: 13640 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu_idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu_idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu_idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu_idu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21104 KB (Peak: 21104 KB), Simulation CPU Usage: 14515 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21092 KB (Peak: 21092 KB), Simulation CPU Usage: 21484 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 21088 KB (Peak: 21088 KB), Simulation CPU Usage: 47859 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:216]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter(DATA_WIDTH=24)
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
[10000] TB: Preparing to send data 0x001001
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
[2510000] TB: Preparing to send data 0x002002
[5010000] TB: Preparing to send data 0x003003
[7510000] TB: Preparing to send data 0x004004
[10010000] TB: Preparing to send data 0x005005
[12510000] TB: Preparing to send data 0x006006
[15010000] TB: Preparing to send data 0x007007
[17510000] TB: Preparing to send data 0x008008
[20010000] TB: Preparing to send data 0x009009
[22510000] TB: Preparing to send data 0x00a00a
[25010000] TB: Preparing to send data 0x00b00b
[27510000] TB: Preparing to send data 0x00c00c
[30010000] TB: Preparing to send data 0x00d00d
[32510000] TB: Preparing to send data 0x00e00e
[35010000] TB: Preparing to send data 0x00f00f
[37510000] TB: Preparing to send data 0x010010
[40010000] TB: Preparing to send data 0x011011
[42510000] TB: Preparing to send data 0x012012
[45010000] TB: Preparing to send data 0x013013
[47510000] TB: Preparing to send data 0x014014
[50010000] TB: Preparing to send data 0x015015
[52510000] TB: Preparing to send data 0x016016
[55010000] TB: Preparing to send data 0x017017
[57510000] TB: Preparing to send data 0x018018
[60010000] TB: Preparing to send data 0x019019
[62510000] TB: Preparing to send data 0x01a01a
[65010000] TB: Preparing to send data 0x01b01b
[67510000] TB: Preparing to send data 0x01c01c
[70010000] TB: Preparing to send data 0x01d01d
[72510000] TB: Preparing to send data 0x01e01e
[75010000] TB: Preparing to send data 0x01f01f
[77510000] TB: Preparing to send data 0x020020
[80010000] TB: Preparing to send data 0x021021
[82510000] TB: Preparing to send data 0x022022
[85010000] TB: Preparing to send data 0x023023
[87510000] TB: Preparing to send data 0x024024
[90010000] TB: Preparing to send data 0x025025
[92510000] TB: Preparing to send data 0x026026
[95010000] TB: Preparing to send data 0x027027
[97510000] TB: Preparing to send data 0x028028
[100010000] TB: Preparing to send data 0x029029
[102510000] TB: Preparing to send data 0x02a02a
[105010000] TB: Preparing to send data 0x02b02b
[107510000] TB: Preparing to send data 0x02c02c
[110010000] TB: Preparing to send data 0x02d02d
[112510000] TB: Preparing to send data 0x02e02e
[115010000] TB: Preparing to send data 0x02f02f
[117510000] TB: Preparing to send data 0x030030
[120010000] TB: Preparing to send data 0x031031
[122510000] TB: Preparing to send data 0x032032
[125010000] TB: Preparing to send data 0x033033
[127510000] TB: Preparing to send data 0x034034
[130010000] TB: Preparing to send data 0x035035
[132510000] TB: Preparing to send data 0x036036
[135010000] TB: Preparing to send data 0x037037
[137510000] TB: Preparing to send data 0x038038
[140010000] TB: Preparing to send data 0x039039
[142510000] TB: Preparing to send data 0x03a03a
[145010000] TB: Preparing to send data 0x03b03b
[147510000] TB: Preparing to send data 0x03c03c
[150010000] TB: Preparing to send data 0x03d03d
[152510000] TB: Preparing to send data 0x03e03e
[155010000] TB: Preparing to send data 0x03f03f
[157510000] TB: Preparing to send data 0x040040
[160010000] TB: Preparing to send data 0x041041
[162510000] TB: Preparing to send data 0x042042
[165010000] TB: Preparing to send data 0x043043
[167510000] TB: Preparing to send data 0x044044
[170010000] TB: Preparing to send data 0x045045
[172510000] TB: Preparing to send data 0x046046
[175010000] TB: Preparing to send data 0x047047
[177510000] TB: Preparing to send data 0x048048
[180010000] TB: Preparing to send data 0x049049
[182510000] TB: Preparing to send data 0x04a04a
[185010000] TB: Preparing to send data 0x04b04b
[187510000] TB: Preparing to send data 0x04c04c
[190010000] TB: Preparing to send data 0x04d04d
[192510000] TB: Preparing to send data 0x04e04e
[195010000] TB: Preparing to send data 0x04f04f
[197510000] TB: Preparing to send data 0x050050
[200010000] TB: Preparing to send data 0x051051
[202510000] TB: Preparing to send data 0x052052
[205010000] TB: Preparing to send data 0x053053
[207510000] TB: Preparing to send data 0x054054
[210010000] TB: Preparing to send data 0x055055
[212510000] TB: Preparing to send data 0x056056
[215010000] TB: Preparing to send data 0x057057
[217510000] TB: Preparing to send data 0x058058
[220010000] TB: Preparing to send data 0x059059
[222510000] TB: Preparing to send data 0x05a05a
[225010000] TB: Preparing to send data 0x05b05b
[227510000] TB: Preparing to send data 0x05c05c
[230010000] TB: Preparing to send data 0x05d05d
[232510000] TB: Preparing to send data 0x05e05e
[235010000] TB: Preparing to send data 0x05f05f
[237510000] TB: Preparing to send data 0x060060
[240010000] TB: Preparing to send data 0x061061
[242510000] TB: Preparing to send data 0x062062
[245010000] TB: Preparing to send data 0x063063
[247510000] TB: Preparing to send data 0x064064
[250010000] TB: Preparing to send data 0x065065
[252510000] TB: Preparing to send data 0x066066
[255010000] TB: Preparing to send data 0x067067
[257510000] TB: Preparing to send data 0x068068
[260010000] TB: Preparing to send data 0x069069
[262510000] TB: Preparing to send data 0x06a06a
[265010000] TB: Preparing to send data 0x06b06b
[267510000] TB: Preparing to send data 0x06c06c
[270010000] TB: Preparing to send data 0x06d06d
[272510000] TB: Preparing to send data 0x06e06e
[275010000] TB: Preparing to send data 0x06f06f
[277510000] TB: Preparing to send data 0x070070
[280010000] TB: Preparing to send data 0x071071
[282510000] TB: Preparing to send data 0x072072
[285010000] TB: Preparing to send data 0x073073
[287510000] TB: Preparing to send data 0x074074
[290010000] TB: Preparing to send data 0x075075
[292510000] TB: Preparing to send data 0x076076
[295010000] TB: Preparing to send data 0x077077
[297510000] TB: Preparing to send data 0x078078
[300010000] TB: Preparing to send data 0x079079
[302510000] TB: Preparing to send data 0x07a07a
[305010000] TB: Preparing to send data 0x07b07b
[307510000] TB: Preparing to send data 0x07c07c
[310010000] TB: Preparing to send data 0x07d07d
[312510000] TB: Preparing to send data 0x07e07e
[315010000] TB: Preparing to send data 0x07f07f
[317510000] TB: Preparing to send data 0x080080
[320010000] TB: Preparing to send data 0x081081
[322510000] TB: Preparing to send data 0x082082
[325010000] TB: Preparing to send data 0x083083
[327510000] TB: Preparing to send data 0x084084
[330010000] TB: Preparing to send data 0x085085
[332510000] TB: Preparing to send data 0x086086
[335010000] TB: Preparing to send data 0x087087
[337510000] TB: Preparing to send data 0x088088
[340010000] TB: Preparing to send data 0x089089
[342510000] TB: Preparing to send data 0x08a08a
[345010000] TB: Preparing to send data 0x08b08b
[347510000] TB: Preparing to send data 0x08c08c
[350010000] TB: Preparing to send data 0x08d08d
[352510000] TB: Preparing to send data 0x08e08e
[355010000] TB: Preparing to send data 0x08f08f
[357510000] TB: Preparing to send data 0x090090
[360010000] TB: Preparing to send data 0x091091
[362510000] TB: Preparing to send data 0x092092
[365010000] TB: Preparing to send data 0x093093
[367510000] TB: Preparing to send data 0x094094
[370010000] TB: Preparing to send data 0x095095
[372510000] TB: Preparing to send data 0x096096
[375010000] TB: Preparing to send data 0x097097
[377510000] TB: Preparing to send data 0x098098
[380010000] TB: Preparing to send data 0x099099
[382510000] TB: Preparing to send data 0x09a09a
[385010000] TB: Preparing to send data 0x09b09b
[387510000] TB: Preparing to send data 0x09c09c
[390010000] TB: Preparing to send data 0x09d09d
[392510000] TB: Preparing to send data 0x09e09e
[395010000] TB: Preparing to send data 0x09f09f
[397510000] TB: Preparing to send data 0x0a00a0
[400010000] TB: Preparing to send data 0x0a10a1
[402510000] TB: Preparing to send data 0x0a20a2
[405010000] TB: Preparing to send data 0x0a30a3
[407510000] TB: Preparing to send data 0x0a40a4
[410010000] TB: Preparing to send data 0x0a50a5
[412510000] TB: Preparing to send data 0x0a60a6
[415010000] TB: Preparing to send data 0x0a70a7
[417510000] TB: Preparing to send data 0x0a80a8
[420010000] TB: Preparing to send data 0x0a90a9
[422510000] TB: Preparing to send data 0x0aa0aa
[425010000] TB: Preparing to send data 0x0ab0ab
[427510000] TB: Preparing to send data 0x0ac0ac
[430010000] TB: Preparing to send data 0x0ad0ad
[432510000] TB: Preparing to send data 0x0ae0ae
[435010000] TB: Preparing to send data 0x0af0af
[437510000] TB: Preparing to send data 0x0b00b0
[440010000] TB: Preparing to send data 0x0b10b1
[442510000] TB: Preparing to send data 0x0b20b2
[445010000] TB: Preparing to send data 0x0b30b3
[447510000] TB: Preparing to send data 0x0b40b4
[450010000] TB: Preparing to send data 0x0b50b5
[452510000] TB: Preparing to send data 0x0b60b6
[455010000] TB: Preparing to send data 0x0b70b7
[457510000] TB: Preparing to send data 0x0b80b8
[460010000] TB: Preparing to send data 0x0b90b9
[462510000] TB: Preparing to send data 0x0ba0ba
[465010000] TB: Preparing to send data 0x0bb0bb
[467510000] TB: Preparing to send data 0x0bc0bc
[470010000] TB: Preparing to send data 0x0bd0bd
[472510000] TB: Preparing to send data 0x0be0be
[475010000] TB: Preparing to send data 0x0bf0bf
[477510000] TB: Preparing to send data 0x0c00c0
[480010000] TB: Preparing to send data 0x0c10c1
[482510000] TB: Preparing to send data 0x0c20c2
[485010000] TB: Preparing to send data 0x0c30c3
[487510000] TB: Preparing to send data 0x0c40c4
[490010000] TB: Preparing to send data 0x0c50c5
[492510000] TB: Preparing to send data 0x0c60c6
[495010000] TB: Preparing to send data 0x0c70c7
[497510000] TB: Preparing to send data 0x0c80c8
[500010000] TB: Preparing to send data 0x0c90c9
[502510000] TB: Preparing to send data 0x0ca0ca
[505010000] TB: Preparing to send data 0x0cb0cb
[507510000] TB: Preparing to send data 0x0cc0cc
[510010000] TB: Preparing to send data 0x0cd0cd
[512510000] TB: Preparing to send data 0x0ce0ce
[515010000] TB: Preparing to send data 0x0cf0cf
[517510000] TB: Preparing to send data 0x0d00d0
[520010000] TB: Preparing to send data 0x0d10d1
[522510000] TB: Preparing to send data 0x0d20d2
[525010000] TB: Preparing to send data 0x0d30d3
[527510000] TB: Preparing to send data 0x0d40d4
[530010000] TB: Preparing to send data 0x0d50d5
[532510000] TB: Preparing to send data 0x0d60d6
[535010000] TB: Preparing to send data 0x0d70d7
[537510000] TB: Preparing to send data 0x0d80d8
[540010000] TB: Preparing to send data 0x0d90d9
[542510000] TB: Preparing to send data 0x0da0da
[545010000] TB: Preparing to send data 0x0db0db
[547510000] TB: Preparing to send data 0x0dc0dc
[550010000] TB: Preparing to send data 0x0dd0dd
[552510000] TB: Preparing to send data 0x0de0de
[555010000] TB: Preparing to send data 0x0df0df
[557510000] TB: Preparing to send data 0x0e00e0
[560010000] TB: Preparing to send data 0x0e10e1
[562510000] TB: Preparing to send data 0x0e20e2
[565010000] TB: Preparing to send data 0x0e30e3
[567510000] TB: Preparing to send data 0x0e40e4
[570010000] TB: Preparing to send data 0x0e50e5
[572510000] TB: Preparing to send data 0x0e60e6
[575010000] TB: Preparing to send data 0x0e70e7
[577510000] TB: Preparing to send data 0x0e80e8
[580010000] TB: Preparing to send data 0x0e90e9
[582510000] TB: Preparing to send data 0x0ea0ea
[585010000] TB: Preparing to send data 0x0eb0eb
[587510000] TB: Preparing to send data 0x0ec0ec
[590010000] TB: Preparing to send data 0x0ed0ed
[592510000] TB: Preparing to send data 0x0ee0ee
[595010000] TB: Preparing to send data 0x0ef0ef
[597510000] TB: Preparing to send data 0x0f00f0
[600010000] TB: Preparing to send data 0x0f10f1
[602510000] TB: Preparing to send data 0x0f20f2
[605010000] TB: Preparing to send data 0x0f30f3
[607510000] TB: Preparing to send data 0x0f40f4
[610010000] TB: Preparing to send data 0x0f50f5
[612510000] TB: Preparing to send data 0x0f60f6
[615010000] TB: Preparing to send data 0x0f70f7
[617510000] TB: Preparing to send data 0x0f80f8
[620010000] TB: Preparing to send data 0x0f90f9
[622510000] TB: Preparing to send data 0x0fa0fa
[625010000] TB: Preparing to send data 0x0fb0fb
[627510000] TB: Preparing to send data 0x0fc0fc
[630010000] TB: Preparing to send data 0x0fd0fd
[632510000] TB: Preparing to send data 0x0fe0fe
[635010000] TB: Preparing to send data 0x0ff0ff
[637510000] TB: Preparing to send data 0x100100
[640010000] TB: Preparing to send data 0x101101
[642510000] TB: Preparing to send data 0x102102
[645010000] TB: Preparing to send data 0x103103
[647510000] TB: Preparing to send data 0x104104
[650010000] TB: Preparing to send data 0x105105
[652510000] TB: Preparing to send data 0x106106
[655010000] TB: Preparing to send data 0x107107
[657510000] TB: Preparing to send data 0x108108
[660010000] TB: Preparing to send data 0x109109
[662510000] TB: Preparing to send data 0x10a10a
[665010000] TB: Preparing to send data 0x10b10b
[667510000] TB: Preparing to send data 0x10c10c
[670010000] TB: Preparing to send data 0x10d10d
[672510000] TB: Preparing to send data 0x10e10e
[675010000] TB: Preparing to send data 0x10f10f
[677510000] TB: Preparing to send data 0x110110
[680010000] TB: Preparing to send data 0x111111
[682510000] TB: Preparing to send data 0x112112
[685010000] TB: Preparing to send data 0x113113
[687510000] TB: Preparing to send data 0x114114
[690010000] TB: Preparing to send data 0x115115
[692510000] TB: Preparing to send data 0x116116
[695010000] TB: Preparing to send data 0x117117
[697510000] TB: Preparing to send data 0x118118
[700010000] TB: Preparing to send data 0x119119
[702510000] TB: Preparing to send data 0x11a11a
[705010000] TB: Preparing to send data 0x11b11b
[707510000] TB: Preparing to send data 0x11c11c
[710010000] TB: Preparing to send data 0x11d11d
[712510000] TB: Preparing to send data 0x11e11e
[715010000] TB: Preparing to send data 0x11f11f
[717510000] TB: Preparing to send data 0x120120
[720010000] TB: Preparing to send data 0x121121
[722510000] TB: Preparing to send data 0x122122
[725010000] TB: Preparing to send data 0x123123
[727510000] TB: Preparing to send data 0x124124
[730010000] TB: Preparing to send data 0x125125
[732510000] TB: Preparing to send data 0x126126
[735010000] TB: Preparing to send data 0x127127
[737510000] TB: Preparing to send data 0x128128
[740010000] TB: Preparing to send data 0x129129
[742510000] TB: Preparing to send data 0x12a12a
[745010000] TB: Preparing to send data 0x12b12b
[747510000] TB: Preparing to send data 0x12c12c
[750010000] TB: Preparing to send data 0x12d12d
[752510000] TB: Preparing to send data 0x12e12e
[755010000] TB: Preparing to send data 0x12f12f
[757510000] TB: Preparing to send data 0x130130
[760010000] TB: Preparing to send data 0x131131
[762510000] TB: Preparing to send data 0x132132
[765010000] TB: Preparing to send data 0x133133
[767510000] TB: Preparing to send data 0x134134
[770010000] TB: Preparing to send data 0x135135
[772510000] TB: Preparing to send data 0x136136
[775010000] TB: Preparing to send data 0x137137
[777510000] TB: Preparing to send data 0x138138
[780010000] TB: Preparing to send data 0x139139
[782510000] TB: Preparing to send data 0x13a13a
[785010000] TB: Preparing to send data 0x13b13b
[787510000] TB: Preparing to send data 0x13c13c
[790010000] TB: Preparing to send data 0x13d13d
[792510000] TB: Preparing to send data 0x13e13e
[795010000] TB: Preparing to send data 0x13f13f
[797510000] TB: Preparing to send data 0x140140
[800010000] TB: Preparing to send data 0x141141
[802510000] TB: Preparing to send data 0x142142
[805010000] TB: Preparing to send data 0x143143
[807510000] TB: Preparing to send data 0x144144
[810010000] TB: Preparing to send data 0x145145
[812510000] TB: Preparing to send data 0x146146
[815010000] TB: Preparing to send data 0x147147
[817510000] TB: Preparing to send data 0x148148
[820010000] TB: Preparing to send data 0x149149
[822510000] TB: Preparing to send data 0x14a14a
[825010000] TB: Preparing to send data 0x14b14b
[827510000] TB: Preparing to send data 0x14c14c
[830010000] TB: Preparing to send data 0x14d14d
[832510000] TB: Preparing to send data 0x14e14e
[835010000] TB: Preparing to send data 0x14f14f
[837510000] TB: Preparing to send data 0x150150
[840010000] TB: Preparing to send data 0x151151
[842510000] TB: Preparing to send data 0x152152
[845010000] TB: Preparing to send data 0x153153
[847510000] TB: Preparing to send data 0x154154
[850010000] TB: Preparing to send data 0x155155
[852510000] TB: Preparing to send data 0x156156
[855010000] TB: Preparing to send data 0x157157
[857510000] TB: Preparing to send data 0x158158
[860010000] TB: Preparing to send data 0x159159
[862510000] TB: Preparing to send data 0x15a15a
[865010000] TB: Preparing to send data 0x15b15b
[867510000] TB: Preparing to send data 0x15c15c
[870010000] TB: Preparing to send data 0x15d15d
[872510000] TB: Preparing to send data 0x15e15e
[875010000] TB: Preparing to send data 0x15f15f
[877510000] TB: Preparing to send data 0x160160
[880010000] TB: Preparing to send data 0x161161
[882510000] TB: Preparing to send data 0x162162
[885010000] TB: Preparing to send data 0x163163
[887510000] TB: Preparing to send data 0x164164
[890010000] TB: Preparing to send data 0x165165
[892510000] TB: Preparing to send data 0x166166
[895010000] TB: Preparing to send data 0x167167
[897510000] TB: Preparing to send data 0x168168
[900010000] TB: Preparing to send data 0x169169
[902510000] TB: Preparing to send data 0x16a16a
[905010000] TB: Preparing to send data 0x16b16b
[907510000] TB: Preparing to send data 0x16c16c
[910010000] TB: Preparing to send data 0x16d16d
[912510000] TB: Preparing to send data 0x16e16e
[915010000] TB: Preparing to send data 0x16f16f
[917510000] TB: Preparing to send data 0x170170
[920010000] TB: Preparing to send data 0x171171
[922510000] TB: Preparing to send data 0x172172
[925010000] TB: Preparing to send data 0x173173
[927510000] TB: Preparing to send data 0x174174
[930010000] TB: Preparing to send data 0x175175
[932510000] TB: Preparing to send data 0x176176
[935010000] TB: Preparing to send data 0x177177
[937510000] TB: Preparing to send data 0x178178
[940010000] TB: Preparing to send data 0x179179
[942510000] TB: Preparing to send data 0x17a17a
[945010000] TB: Preparing to send data 0x17b17b
[947510000] TB: Preparing to send data 0x17c17c
[950010000] TB: Preparing to send data 0x17d17d
[952510000] TB: Preparing to send data 0x17e17e
[955010000] TB: Preparing to send data 0x17f17f
[957510000] TB: Preparing to send data 0x180180
[960010000] TB: Preparing to send data 0x181181
[962510000] TB: Preparing to send data 0x182182
[965010000] TB: Preparing to send data 0x183183
[967510000] TB: Preparing to send data 0x184184
[970010000] TB: Preparing to send data 0x185185
[972510000] TB: Preparing to send data 0x186186
[975010000] TB: Preparing to send data 0x187187
[977510000] TB: Preparing to send data 0x188188
[980010000] TB: Preparing to send data 0x189189
[982510000] TB: Preparing to send data 0x18a18a
[985010000] TB: Preparing to send data 0x18b18b
[987510000] TB: Preparing to send data 0x18c18c
[990010000] TB: Preparing to send data 0x18d18d
[992510000] TB: Preparing to send data 0x18e18e
[995010000] TB: Preparing to send data 0x18f18f
[997510000] TB: Preparing to send data 0x190190
[1000010000] TB: Preparing to send data 0x191191
[1002510000] TB: Preparing to send data 0x192192
[1005010000] TB: Preparing to send data 0x193193
[1007510000] TB: Preparing to send data 0x194194
[1010010000] TB: Preparing to send data 0x195195
[1012510000] TB: Preparing to send data 0x196196
[1015010000] TB: Preparing to send data 0x197197
[1017510000] TB: Preparing to send data 0x198198
[1020010000] TB: Preparing to send data 0x199199
[1022510000] TB: Preparing to send data 0x19a19a
[1025010000] TB: Preparing to send data 0x19b19b
[1027510000] TB: Preparing to send data 0x19c19c
[1030010000] TB: Preparing to send data 0x19d19d
[1032510000] TB: Preparing to send data 0x19e19e
[1035010000] TB: Preparing to send data 0x19f19f
[1037510000] TB: Preparing to send data 0x1a01a0
[1040010000] TB: Preparing to send data 0x1a11a1
[1042510000] TB: Preparing to send data 0x1a21a2
[1045010000] TB: Preparing to send data 0x1a31a3
[1047510000] TB: Preparing to send data 0x1a41a4
[1050010000] TB: Preparing to send data 0x1a51a5
[1052510000] TB: Preparing to send data 0x1a61a6
run all
[1055010000] TB: Preparing to send data 0x1a71a7
[1057510000] TB: Preparing to send data 0x1a81a8
[1060010000] TB: Preparing to send data 0x1a91a9
[1062510000] TB: Preparing to send data 0x1aa1aa
[1065010000] TB: Preparing to send data 0x1ab1ab
[1067510000] TB: Preparing to send data 0x1ac1ac
[1070010000] TB: Preparing to send data 0x1ad1ad
[1072510000] TB: Preparing to send data 0x1ae1ae
[1075010000] TB: Preparing to send data 0x1af1af
[1077510000] TB: Preparing to send data 0x1b01b0
[1080010000] TB: Preparing to send data 0x1b11b1
[1082510000] TB: Preparing to send data 0x1b21b2
[1085010000] TB: Preparing to send data 0x1b31b3
[1087510000] TB: Preparing to send data 0x1b41b4
[1090010000] TB: Preparing to send data 0x1b51b5
[1092510000] TB: Preparing to send data 0x1b61b6
[1095010000] TB: Preparing to send data 0x1b71b7
[1097510000] TB: Preparing to send data 0x1b81b8
[1100010000] TB: Preparing to send data 0x1b91b9
[1102510000] TB: Preparing to send data 0x1ba1ba
[1105010000] TB: Preparing to send data 0x1bb1bb
[1107510000] TB: Preparing to send data 0x1bc1bc
[1110010000] TB: Preparing to send data 0x1bd1bd
[1112510000] TB: Preparing to send data 0x1be1be
[1115010000] TB: Preparing to send data 0x1bf1bf
[1117510000] TB: Preparing to send data 0x1c01c0
[1120010000] TB: Preparing to send data 0x1c11c1
[1122510000] TB: Preparing to send data 0x1c21c2
[1125010000] TB: Preparing to send data 0x1c31c3
[1127510000] TB: Preparing to send data 0x1c41c4
[1130010000] TB: Preparing to send data 0x1c51c5
[1132510000] TB: Preparing to send data 0x1c61c6
[1135010000] TB: Preparing to send data 0x1c71c7
[1137510000] TB: Preparing to send data 0x1c81c8
[1140010000] TB: Preparing to send data 0x1c91c9
[1142510000] TB: Preparing to send data 0x1ca1ca
[1145010000] TB: Preparing to send data 0x1cb1cb
[1147510000] TB: Preparing to send data 0x1cc1cc
[1150010000] TB: Preparing to send data 0x1cd1cd
[1152510000] TB: Preparing to send data 0x1ce1ce
[1155010000] TB: Preparing to send data 0x1cf1cf
[1157510000] TB: Preparing to send data 0x1d01d0
[1160010000] TB: Preparing to send data 0x1d11d1
[1162510000] TB: Preparing to send data 0x1d21d2
[1165010000] TB: Preparing to send data 0x1d31d3
[1167510000] TB: Preparing to send data 0x1d41d4
[1170010000] TB: Preparing to send data 0x1d51d5
[1172510000] TB: Preparing to send data 0x1d61d6
[1175010000] TB: Preparing to send data 0x1d71d7
[1177510000] TB: Preparing to send data 0x1d81d8
[1180010000] TB: Preparing to send data 0x1d91d9
[1182510000] TB: Preparing to send data 0x1da1da
[1185010000] TB: Preparing to send data 0x1db1db
[1187510000] TB: Preparing to send data 0x1dc1dc
[1190010000] TB: Preparing to send data 0x1dd1dd
[1192510000] TB: Preparing to send data 0x1de1de
[1195010000] TB: Preparing to send data 0x1df1df
[1197510000] TB: Preparing to send data 0x1e01e0
[1200010000] TB: Preparing to send data 0x1e11e1
[1202510000] TB: Preparing to send data 0x1e21e2
[1205010000] TB: Preparing to send data 0x1e31e3
[1207510000] TB: Preparing to send data 0x1e41e4
[1210010000] TB: Preparing to send data 0x1e51e5
[1212510000] TB: Preparing to send data 0x1e61e6
[1215010000] TB: Preparing to send data 0x1e71e7
[1217510000] TB: Preparing to send data 0x1e81e8
[1220010000] TB: Preparing to send data 0x1e91e9
[1222510000] TB: Preparing to send data 0x1ea1ea
[1225010000] TB: Preparing to send data 0x1eb1eb
[1227510000] TB: Preparing to send data 0x1ec1ec
[1230010000] TB: Preparing to send data 0x1ed1ed
[1232510000] TB: Preparing to send data 0x1ee1ee
[1235010000] TB: Preparing to send data 0x1ef1ef
[1237510000] TB: Preparing to send data 0x1f01f0
[1240010000] TB: Preparing to send data 0x1f11f1
[1242510000] TB: Preparing to send data 0x1f21f2
[1245010000] TB: Preparing to send data 0x1f31f3
[1247510000] TB: Preparing to send data 0x1f41f4
[1250010000] TB: Preparing to send data 0x1f51f5
[1252510000] TB: Preparing to send data 0x1f61f6
[1255010000] TB: Preparing to send data 0x1f71f7
[1257510000] TB: Preparing to send data 0x1f81f8
[1260010000] TB: Preparing to send data 0x1f91f9
[1262510000] TB: Preparing to send data 0x1fa1fa
[1265010000] TB: Preparing to send data 0x1fb1fb
[1267510000] TB: Preparing to send data 0x1fc1fc
[1270010000] TB: Preparing to send data 0x1fd1fd
[1272510000] TB: Preparing to send data 0x1fe1fe
[1275010000] TB: Preparing to send data 0x1ff1ff
[1277510000] TB: Preparing to send data 0x200200
[1280010000] TB: Preparing to send data 0x201201
[1282510000] TB: Preparing to send data 0x202202
[1285010000] TB: Preparing to send data 0x203203
[1287510000] TB: Preparing to send data 0x204204
[1290010000] TB: Preparing to send data 0x205205
[1292510000] TB: Preparing to send data 0x206206
[1295010000] TB: Preparing to send data 0x207207
[1297510000] TB: Preparing to send data 0x208208
[1300010000] TB: Preparing to send data 0x209209
[1302510000] TB: Preparing to send data 0x20a20a
[1305010000] TB: Preparing to send data 0x20b20b
[1307510000] TB: Preparing to send data 0x20c20c
[1310010000] TB: Preparing to send data 0x20d20d
[1312510000] TB: Preparing to send data 0x20e20e
[1315010000] TB: Preparing to send data 0x20f20f
[1317510000] TB: Preparing to send data 0x210210
[1320010000] TB: Preparing to send data 0x211211
[1322510000] TB: Preparing to send data 0x212212
[1325010000] TB: Preparing to send data 0x213213
[1327510000] TB: Preparing to send data 0x214214
[1330010000] TB: Preparing to send data 0x215215
[1332510000] TB: Preparing to send data 0x216216
[1335010000] TB: Preparing to send data 0x217217
[1337510000] TB: Preparing to send data 0x218218
[1340010000] TB: Preparing to send data 0x219219
[1342510000] TB: Preparing to send data 0x21a21a
[1345010000] TB: Preparing to send data 0x21b21b
[1347510000] TB: Preparing to send data 0x21c21c
[1350010000] TB: Preparing to send data 0x21d21d
[1352510000] TB: Preparing to send data 0x21e21e
[1355010000] TB: Preparing to send data 0x21f21f
[1357510000] TB: Preparing to send data 0x220220
[1360010000] TB: Preparing to send data 0x221221
[1362510000] TB: Preparing to send data 0x222222
[1365010000] TB: Preparing to send data 0x223223
[1367510000] TB: Preparing to send data 0x224224
[1370010000] TB: Preparing to send data 0x225225
[1372510000] TB: Preparing to send data 0x226226
[1375010000] TB: Preparing to send data 0x227227
[1377510000] TB: Preparing to send data 0x228228
[1380010000] TB: Preparing to send data 0x229229
[1382510000] TB: Preparing to send data 0x22a22a
[1385010000] TB: Preparing to send data 0x22b22b
[1387510000] TB: Preparing to send data 0x22c22c
[1390010000] TB: Preparing to send data 0x22d22d
[1392510000] TB: Preparing to send data 0x22e22e
[1395010000] TB: Preparing to send data 0x22f22f
[1397510000] TB: Preparing to send data 0x230230
[1400010000] TB: Preparing to send data 0x231231
[1402510000] TB: Preparing to send data 0x232232
[1405010000] TB: Preparing to send data 0x233233
[1407510000] TB: Preparing to send data 0x234234
[1410010000] TB: Preparing to send data 0x235235
[1412510000] TB: Preparing to send data 0x236236
[1415010000] TB: Preparing to send data 0x237237
[1417510000] TB: Preparing to send data 0x238238
[1420010000] TB: Preparing to send data 0x239239
[1422510000] TB: Preparing to send data 0x23a23a
[1425010000] TB: Preparing to send data 0x23b23b
[1427510000] TB: Preparing to send data 0x23c23c
[1430010000] TB: Preparing to send data 0x23d23d
[1432510000] TB: Preparing to send data 0x23e23e
[1435010000] TB: Preparing to send data 0x23f23f
[1437510000] TB: Preparing to send data 0x240240
[1440010000] TB: Preparing to send data 0x241241
[1442510000] TB: Preparing to send data 0x242242
[1445010000] TB: Preparing to send data 0x243243
[1447510000] TB: Preparing to send data 0x244244
[1450010000] TB: Preparing to send data 0x245245
[1452510000] TB: Preparing to send data 0x246246
[1455010000] TB: Preparing to send data 0x247247
[1457510000] TB: Preparing to send data 0x248248
[1460010000] TB: Preparing to send data 0x249249
[1462510000] TB: Preparing to send data 0x24a24a
[1465010000] TB: Preparing to send data 0x24b24b
[1467510000] TB: Preparing to send data 0x24c24c
[1470010000] TB: Preparing to send data 0x24d24d
[1472510000] TB: Preparing to send data 0x24e24e
[1475010000] TB: Preparing to send data 0x24f24f
[1477510000] TB: Preparing to send data 0x250250
[1480010000] TB: Preparing to send data 0x251251
[1482510000] TB: Preparing to send data 0x252252
[1485010000] TB: Preparing to send data 0x253253
[1487510000] TB: Preparing to send data 0x254254
[1490010000] TB: Preparing to send data 0x255255
[1492510000] TB: Preparing to send data 0x256256
[1495010000] TB: Preparing to send data 0x257257
[1497510000] TB: Preparing to send data 0x258258
[1500010000] TB: Preparing to send data 0x259259
[1502510000] TB: Preparing to send data 0x25a25a
[1505010000] TB: Preparing to send data 0x25b25b
[1507510000] TB: Preparing to send data 0x25c25c
[1510010000] TB: Preparing to send data 0x25d25d
[1512510000] TB: Preparing to send data 0x25e25e
[1515010000] TB: Preparing to send data 0x25f25f
[1517510000] TB: Preparing to send data 0x260260
[1520010000] TB: Preparing to send data 0x261261
[1522510000] TB: Preparing to send data 0x262262
[1525010000] TB: Preparing to send data 0x263263
[1527510000] TB: Preparing to send data 0x264264
[1530010000] TB: Preparing to send data 0x265265
[1532510000] TB: Preparing to send data 0x266266
[1535010000] TB: Preparing to send data 0x267267
[1537510000] TB: Preparing to send data 0x268268
[1540010000] TB: Preparing to send data 0x269269
[1542510000] TB: Preparing to send data 0x26a26a
[1545010000] TB: Preparing to send data 0x26b26b
[1547510000] TB: Preparing to send data 0x26c26c
[1550010000] TB: Preparing to send data 0x26d26d
[1552510000] TB: Preparing to send data 0x26e26e
[1555010000] TB: Preparing to send data 0x26f26f
[1557510000] TB: Preparing to send data 0x270270
[1560010000] TB: Preparing to send data 0x271271
[1562510000] TB: Preparing to send data 0x272272
[1565010000] TB: Preparing to send data 0x273273
[1567510000] TB: Preparing to send data 0x274274
[1570010000] TB: Preparing to send data 0x275275
[1572510000] TB: Preparing to send data 0x276276
[1575010000] TB: Preparing to send data 0x277277
[1577510000] TB: Preparing to send data 0x278278
[1580010000] TB: Preparing to send data 0x279279
[1582510000] TB: Preparing to send data 0x27a27a
[1585010000] TB: Preparing to send data 0x27b27b
[1587510000] TB: Preparing to send data 0x27c27c
[1590010000] TB: Preparing to send data 0x27d27d
[1592510000] TB: Preparing to send data 0x27e27e
[1595010000] TB: Preparing to send data 0x27f27f
[1597510000] TB: Preparing to send data 0x280280
[1600010000] TB: Preparing to send data 0x281281
[1602510000] TB: Preparing to send data 0x282282
[1605010000] TB: Preparing to send data 0x283283
[1607510000] TB: Preparing to send data 0x284284
[1610010000] TB: Preparing to send data 0x285285
[1612510000] TB: Preparing to send data 0x286286
[1615010000] TB: Preparing to send data 0x287287
[1617510000] TB: Preparing to send data 0x288288
[1620010000] TB: Preparing to send data 0x289289
[1622510000] TB: Preparing to send data 0x28a28a
[1625010000] TB: Preparing to send data 0x28b28b
[1627510000] TB: Preparing to send data 0x28c28c
[1630010000] TB: Preparing to send data 0x28d28d
[1632510000] TB: Preparing to send data 0x28e28e
[1635010000] TB: Preparing to send data 0x28f28f
[1637510000] TB: Preparing to send data 0x290290
[1640010000] TB: Preparing to send data 0x291291
[1642510000] TB: Preparing to send data 0x292292
[1645010000] TB: Preparing to send data 0x293293
[1647510000] TB: Preparing to send data 0x294294
[1650010000] TB: Preparing to send data 0x295295
[1652510000] TB: Preparing to send data 0x296296
[1655010000] TB: Preparing to send data 0x297297
[1657510000] TB: Preparing to send data 0x298298
[1660010000] TB: Preparing to send data 0x299299
[1662510000] TB: Preparing to send data 0x29a29a
[1665010000] TB: Preparing to send data 0x29b29b
[1667510000] TB: Preparing to send data 0x29c29c
[1670010000] TB: Preparing to send data 0x29d29d
[1672510000] TB: Preparing to send data 0x29e29e
[1675010000] TB: Preparing to send data 0x29f29f
[1677510000] TB: Preparing to send data 0x2a02a0
[1680010000] TB: Preparing to send data 0x2a12a1
[1682510000] TB: Preparing to send data 0x2a22a2
[1685010000] TB: Preparing to send data 0x2a32a3
[1687510000] TB: Preparing to send data 0x2a42a4
[1690010000] TB: Preparing to send data 0x2a52a5
[1692510000] TB: Preparing to send data 0x2a62a6
[1695010000] TB: Preparing to send data 0x2a72a7
[1697510000] TB: Preparing to send data 0x2a82a8
[1700010000] TB: Preparing to send data 0x2a92a9
[1702510000] TB: Preparing to send data 0x2aa2aa
[1705010000] TB: Preparing to send data 0x2ab2ab
[1707510000] TB: Preparing to send data 0x2ac2ac
[1710010000] TB: Preparing to send data 0x2ad2ad
[1712510000] TB: Preparing to send data 0x2ae2ae
[1715010000] TB: Preparing to send data 0x2af2af
[1717510000] TB: Preparing to send data 0x2b02b0
[1720010000] TB: Preparing to send data 0x2b12b1
[1722510000] TB: Preparing to send data 0x2b22b2
[1725010000] TB: Preparing to send data 0x2b32b3
[1727510000] TB: Preparing to send data 0x2b42b4
[1730010000] TB: Preparing to send data 0x2b52b5
[1732510000] TB: Preparing to send data 0x2b62b6
[1735010000] TB: Preparing to send data 0x2b72b7
[1737510000] TB: Preparing to send data 0x2b82b8
[1740010000] TB: Preparing to send data 0x2b92b9
[1742510000] TB: Preparing to send data 0x2ba2ba
[1745010000] TB: Preparing to send data 0x2bb2bb
[1747510000] TB: Preparing to send data 0x2bc2bc
[1750010000] TB: Preparing to send data 0x2bd2bd
[1752510000] TB: Preparing to send data 0x2be2be
[1755010000] TB: Preparing to send data 0x2bf2bf
[1757510000] TB: Preparing to send data 0x2c02c0
[1760010000] TB: Preparing to send data 0x2c12c1
[1762510000] TB: Preparing to send data 0x2c22c2
[1765010000] TB: Preparing to send data 0x2c32c3
[1767510000] TB: Preparing to send data 0x2c42c4
[1770010000] TB: Preparing to send data 0x2c52c5
[1772510000] TB: Preparing to send data 0x2c62c6
[1775010000] TB: Preparing to send data 0x2c72c7
[1777510000] TB: Preparing to send data 0x2c82c8
[1780010000] TB: Preparing to send data 0x2c92c9
[1782510000] TB: Preparing to send data 0x2ca2ca
[1785010000] TB: Preparing to send data 0x2cb2cb
[1787510000] TB: Preparing to send data 0x2cc2cc
[1790010000] TB: Preparing to send data 0x2cd2cd
[1792510000] TB: Preparing to send data 0x2ce2ce
[1795010000] TB: Preparing to send data 0x2cf2cf
[1797510000] TB: Preparing to send data 0x2d02d0
[1800010000] TB: Preparing to send data 0x2d12d1
[1802510000] TB: Preparing to send data 0x2d22d2
[1805010000] TB: Preparing to send data 0x2d32d3
[1807510000] TB: Preparing to send data 0x2d42d4
[1810010000] TB: Preparing to send data 0x2d52d5
[1812510000] TB: Preparing to send data 0x2d62d6
[1815010000] TB: Preparing to send data 0x2d72d7
[1817510000] TB: Preparing to send data 0x2d82d8
[1820010000] TB: Preparing to send data 0x2d92d9
[1822510000] TB: Preparing to send data 0x2da2da
[1825010000] TB: Preparing to send data 0x2db2db
[1827510000] TB: Preparing to send data 0x2dc2dc
[1830010000] TB: Preparing to send data 0x2dd2dd
[1832510000] TB: Preparing to send data 0x2de2de
[1835010000] TB: Preparing to send data 0x2df2df
[1837510000] TB: Preparing to send data 0x2e02e0
[1840010000] TB: Preparing to send data 0x2e12e1
[1842510000] TB: Preparing to send data 0x2e22e2
[1845010000] TB: Preparing to send data 0x2e32e3
[1847510000] TB: Preparing to send data 0x2e42e4
[1850010000] TB: Preparing to send data 0x2e52e5
[1852510000] TB: Preparing to send data 0x2e62e6
[1855010000] TB: Preparing to send data 0x2e72e7
[1857510000] TB: Preparing to send data 0x2e82e8
[1860010000] TB: Preparing to send data 0x2e92e9
[1862510000] TB: Preparing to send data 0x2ea2ea
[1865010000] TB: Preparing to send data 0x2eb2eb
[1867510000] TB: Preparing to send data 0x2ec2ec
[1870010000] TB: Preparing to send data 0x2ed2ed
[1872510000] TB: Preparing to send data 0x2ee2ee
[1875010000] TB: Preparing to send data 0x2ef2ef
[1877510000] TB: Preparing to send data 0x2f02f0
[1880010000] TB: Preparing to send data 0x2f12f1
[1882510000] TB: Preparing to send data 0x2f22f2
[1885010000] TB: Preparing to send data 0x2f32f3
[1887510000] TB: Preparing to send data 0x2f42f4
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_alu_datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\imports\new\tb_gpio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\exu_dispatch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
[10000] TB: Preparing to send data 0x001001
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
[2510000] TB: Preparing to send data 0x002002
[5010000] TB: Preparing to send data 0x003003
[7510000] TB: Preparing to send data 0x004004
[10010000] TB: Preparing to send data 0x005005
[12510000] TB: Preparing to send data 0x006006
[15010000] TB: Preparing to send data 0x007007
[17510000] TB: Preparing to send data 0x008008
[20010000] TB: Preparing to send data 0x009009
[22510000] TB: Preparing to send data 0x00a00a
[25010000] TB: Preparing to send data 0x00b00b
[27510000] TB: Preparing to send data 0x00c00c
[30010000] TB: Preparing to send data 0x00d00d
[32510000] TB: Preparing to send data 0x00e00e
[35010000] TB: Preparing to send data 0x00f00f
[37510000] TB: Preparing to send data 0x010010
[40010000] TB: Preparing to send data 0x011011
[42510000] TB: Preparing to send data 0x012012
[45010000] TB: Preparing to send data 0x013013
[47510000] TB: Preparing to send data 0x014014
[50010000] TB: Preparing to send data 0x015015
[52510000] TB: Preparing to send data 0x016016
[55010000] TB: Preparing to send data 0x017017
[57510000] TB: Preparing to send data 0x018018
[60010000] TB: Preparing to send data 0x019019
[62510000] TB: Preparing to send data 0x01a01a
[65010000] TB: Preparing to send data 0x01b01b
[67510000] TB: Preparing to send data 0x01c01c
[70010000] TB: Preparing to send data 0x01d01d
[72510000] TB: Preparing to send data 0x01e01e
[75010000] TB: Preparing to send data 0x01f01f
[77510000] TB: Preparing to send data 0x020020
[80010000] TB: Preparing to send data 0x021021
[82510000] TB: Preparing to send data 0x022022
[85010000] TB: Preparing to send data 0x023023
[87510000] TB: Preparing to send data 0x024024
[90010000] TB: Preparing to send data 0x025025
[92510000] TB: Preparing to send data 0x026026
[95010000] TB: Preparing to send data 0x027027
[97510000] TB: Preparing to send data 0x028028
[100010000] TB: Preparing to send data 0x029029
[102510000] TB: Preparing to send data 0x02a02a
[105010000] TB: Preparing to send data 0x02b02b
[107510000] TB: Preparing to send data 0x02c02c
[110010000] TB: Preparing to send data 0x02d02d
[112510000] TB: Preparing to send data 0x02e02e
[115010000] TB: Preparing to send data 0x02f02f
[117510000] TB: Preparing to send data 0x030030
[120010000] TB: Preparing to send data 0x031031
[122510000] TB: Preparing to send data 0x032032
[125010000] TB: Preparing to send data 0x033033
[127510000] TB: Preparing to send data 0x034034
[130010000] TB: Preparing to send data 0x035035
[132510000] TB: Preparing to send data 0x036036
[135010000] TB: Preparing to send data 0x037037
[137510000] TB: Preparing to send data 0x038038
[140010000] TB: Preparing to send data 0x039039
[142510000] TB: Preparing to send data 0x03a03a
[145010000] TB: Preparing to send data 0x03b03b
[147510000] TB: Preparing to send data 0x03c03c
[150010000] TB: Preparing to send data 0x03d03d
[152510000] TB: Preparing to send data 0x03e03e
[155010000] TB: Preparing to send data 0x03f03f
[157510000] TB: Preparing to send data 0x040040
[160010000] TB: Preparing to send data 0x041041
[162510000] TB: Preparing to send data 0x042042
[165010000] TB: Preparing to send data 0x043043
[167510000] TB: Preparing to send data 0x044044
[170010000] TB: Preparing to send data 0x045045
[172510000] TB: Preparing to send data 0x046046
[175010000] TB: Preparing to send data 0x047047
[177510000] TB: Preparing to send data 0x048048
[180010000] TB: Preparing to send data 0x049049
[182510000] TB: Preparing to send data 0x04a04a
[185010000] TB: Preparing to send data 0x04b04b
[187510000] TB: Preparing to send data 0x04c04c
[190010000] TB: Preparing to send data 0x04d04d
[192510000] TB: Preparing to send data 0x04e04e
[195010000] TB: Preparing to send data 0x04f04f
[197510000] TB: Preparing to send data 0x050050
[200010000] TB: Preparing to send data 0x051051
[202510000] TB: Preparing to send data 0x052052
[205010000] TB: Preparing to send data 0x053053
[207510000] TB: Preparing to send data 0x054054
[210010000] TB: Preparing to send data 0x055055
[212510000] TB: Preparing to send data 0x056056
[215010000] TB: Preparing to send data 0x057057
[217510000] TB: Preparing to send data 0x058058
[220010000] TB: Preparing to send data 0x059059
[222510000] TB: Preparing to send data 0x05a05a
[225010000] TB: Preparing to send data 0x05b05b
[227510000] TB: Preparing to send data 0x05c05c
[230010000] TB: Preparing to send data 0x05d05d
[232510000] TB: Preparing to send data 0x05e05e
[235010000] TB: Preparing to send data 0x05f05f
[237510000] TB: Preparing to send data 0x060060
[240010000] TB: Preparing to send data 0x061061
[242510000] TB: Preparing to send data 0x062062
[245010000] TB: Preparing to send data 0x063063
[247510000] TB: Preparing to send data 0x064064
[250010000] TB: Preparing to send data 0x065065
[252510000] TB: Preparing to send data 0x066066
[255010000] TB: Preparing to send data 0x067067
[257510000] TB: Preparing to send data 0x068068
[260010000] TB: Preparing to send data 0x069069
[262510000] TB: Preparing to send data 0x06a06a
[265010000] TB: Preparing to send data 0x06b06b
[267510000] TB: Preparing to send data 0x06c06c
[270010000] TB: Preparing to send data 0x06d06d
[272510000] TB: Preparing to send data 0x06e06e
[275010000] TB: Preparing to send data 0x06f06f
[277510000] TB: Preparing to send data 0x070070
[280010000] TB: Preparing to send data 0x071071
[282510000] TB: Preparing to send data 0x072072
[285010000] TB: Preparing to send data 0x073073
[287510000] TB: Preparing to send data 0x074074
[290010000] TB: Preparing to send data 0x075075
[292510000] TB: Preparing to send data 0x076076
[295010000] TB: Preparing to send data 0x077077
[297510000] TB: Preparing to send data 0x078078
[300010000] TB: Preparing to send data 0x079079
[302510000] TB: Preparing to send data 0x07a07a
[305010000] TB: Preparing to send data 0x07b07b
[307510000] TB: Preparing to send data 0x07c07c
[310010000] TB: Preparing to send data 0x07d07d
[312510000] TB: Preparing to send data 0x07e07e
[315010000] TB: Preparing to send data 0x07f07f
[317510000] TB: Preparing to send data 0x080080
[320010000] TB: Preparing to send data 0x081081
[322510000] TB: Preparing to send data 0x082082
[325010000] TB: Preparing to send data 0x083083
[327510000] TB: Preparing to send data 0x084084
[330010000] TB: Preparing to send data 0x085085
[332510000] TB: Preparing to send data 0x086086
[335010000] TB: Preparing to send data 0x087087
[337510000] TB: Preparing to send data 0x088088
[340010000] TB: Preparing to send data 0x089089
[342510000] TB: Preparing to send data 0x08a08a
[345010000] TB: Preparing to send data 0x08b08b
[347510000] TB: Preparing to send data 0x08c08c
[350010000] TB: Preparing to send data 0x08d08d
[352510000] TB: Preparing to send data 0x08e08e
[355010000] TB: Preparing to send data 0x08f08f
[357510000] TB: Preparing to send data 0x090090
[360010000] TB: Preparing to send data 0x091091
[362510000] TB: Preparing to send data 0x092092
[365010000] TB: Preparing to send data 0x093093
[367510000] TB: Preparing to send data 0x094094
[370010000] TB: Preparing to send data 0x095095
[372510000] TB: Preparing to send data 0x096096
[375010000] TB: Preparing to send data 0x097097
[377510000] TB: Preparing to send data 0x098098
[380010000] TB: Preparing to send data 0x099099
[382510000] TB: Preparing to send data 0x09a09a
[385010000] TB: Preparing to send data 0x09b09b
[387510000] TB: Preparing to send data 0x09c09c
[390010000] TB: Preparing to send data 0x09d09d
[392510000] TB: Preparing to send data 0x09e09e
[395010000] TB: Preparing to send data 0x09f09f
[397510000] TB: Preparing to send data 0x0a00a0
[400010000] TB: Preparing to send data 0x0a10a1
[402510000] TB: Preparing to send data 0x0a20a2
[405010000] TB: Preparing to send data 0x0a30a3
[407510000] TB: Preparing to send data 0x0a40a4
[410010000] TB: Preparing to send data 0x0a50a5
[412510000] TB: Preparing to send data 0x0a60a6
[415010000] TB: Preparing to send data 0x0a70a7
[417510000] TB: Preparing to send data 0x0a80a8
[420010000] TB: Preparing to send data 0x0a90a9
[422510000] TB: Preparing to send data 0x0aa0aa
[425010000] TB: Preparing to send data 0x0ab0ab
[427510000] TB: Preparing to send data 0x0ac0ac
[430010000] TB: Preparing to send data 0x0ad0ad
[432510000] TB: Preparing to send data 0x0ae0ae
[435010000] TB: Preparing to send data 0x0af0af
[437510000] TB: Preparing to send data 0x0b00b0
[440010000] TB: Preparing to send data 0x0b10b1
[442510000] TB: Preparing to send data 0x0b20b2
[445010000] TB: Preparing to send data 0x0b30b3
[447510000] TB: Preparing to send data 0x0b40b4
[450010000] TB: Preparing to send data 0x0b50b5
[452510000] TB: Preparing to send data 0x0b60b6
[455010000] TB: Preparing to send data 0x0b70b7
[457510000] TB: Preparing to send data 0x0b80b8
[460010000] TB: Preparing to send data 0x0b90b9
[462510000] TB: Preparing to send data 0x0ba0ba
[465010000] TB: Preparing to send data 0x0bb0bb
[467510000] TB: Preparing to send data 0x0bc0bc
[470010000] TB: Preparing to send data 0x0bd0bd
[472510000] TB: Preparing to send data 0x0be0be
[475010000] TB: Preparing to send data 0x0bf0bf
[477510000] TB: Preparing to send data 0x0c00c0
[480010000] TB: Preparing to send data 0x0c10c1
[482510000] TB: Preparing to send data 0x0c20c2
[485010000] TB: Preparing to send data 0x0c30c3
[487510000] TB: Preparing to send data 0x0c40c4
[490010000] TB: Preparing to send data 0x0c50c5
[492510000] TB: Preparing to send data 0x0c60c6
[495010000] TB: Preparing to send data 0x0c70c7
[497510000] TB: Preparing to send data 0x0c80c8
[500010000] TB: Preparing to send data 0x0c90c9
[502510000] TB: Preparing to send data 0x0ca0ca
[505010000] TB: Preparing to send data 0x0cb0cb
[507510000] TB: Preparing to send data 0x0cc0cc
[510010000] TB: Preparing to send data 0x0cd0cd
[512510000] TB: Preparing to send data 0x0ce0ce
[515010000] TB: Preparing to send data 0x0cf0cf
[517510000] TB: Preparing to send data 0x0d00d0
[520010000] TB: Preparing to send data 0x0d10d1
[522510000] TB: Preparing to send data 0x0d20d2
[525010000] TB: Preparing to send data 0x0d30d3
[527510000] TB: Preparing to send data 0x0d40d4
[530010000] TB: Preparing to send data 0x0d50d5
[532510000] TB: Preparing to send data 0x0d60d6
[535010000] TB: Preparing to send data 0x0d70d7
[537510000] TB: Preparing to send data 0x0d80d8
[540010000] TB: Preparing to send data 0x0d90d9
[542510000] TB: Preparing to send data 0x0da0da
[545010000] TB: Preparing to send data 0x0db0db
[547510000] TB: Preparing to send data 0x0dc0dc
[550010000] TB: Preparing to send data 0x0dd0dd
[552510000] TB: Preparing to send data 0x0de0de
[555010000] TB: Preparing to send data 0x0df0df
[557510000] TB: Preparing to send data 0x0e00e0
[560010000] TB: Preparing to send data 0x0e10e1
[562510000] TB: Preparing to send data 0x0e20e2
[565010000] TB: Preparing to send data 0x0e30e3
[567510000] TB: Preparing to send data 0x0e40e4
[570010000] TB: Preparing to send data 0x0e50e5
[572510000] TB: Preparing to send data 0x0e60e6
[575010000] TB: Preparing to send data 0x0e70e7
[577510000] TB: Preparing to send data 0x0e80e8
[580010000] TB: Preparing to send data 0x0e90e9
[582510000] TB: Preparing to send data 0x0ea0ea
[585010000] TB: Preparing to send data 0x0eb0eb
[587510000] TB: Preparing to send data 0x0ec0ec
[590010000] TB: Preparing to send data 0x0ed0ed
[592510000] TB: Preparing to send data 0x0ee0ee
[595010000] TB: Preparing to send data 0x0ef0ef
[597510000] TB: Preparing to send data 0x0f00f0
[600010000] TB: Preparing to send data 0x0f10f1
[602510000] TB: Preparing to send data 0x0f20f2
[605010000] TB: Preparing to send data 0x0f30f3
[607510000] TB: Preparing to send data 0x0f40f4
[610010000] TB: Preparing to send data 0x0f50f5
[612510000] TB: Preparing to send data 0x0f60f6
[615010000] TB: Preparing to send data 0x0f70f7
[617510000] TB: Preparing to send data 0x0f80f8
[620010000] TB: Preparing to send data 0x0f90f9
[622510000] TB: Preparing to send data 0x0fa0fa
[625010000] TB: Preparing to send data 0x0fb0fb
[627510000] TB: Preparing to send data 0x0fc0fc
[630010000] TB: Preparing to send data 0x0fd0fd
[632510000] TB: Preparing to send data 0x0fe0fe
[635010000] TB: Preparing to send data 0x0ff0ff
[637510000] TB: Preparing to send data 0x100100
[640010000] TB: Preparing to send data 0x101101
[642510000] TB: Preparing to send data 0x102102
[645010000] TB: Preparing to send data 0x103103
[647510000] TB: Preparing to send data 0x104104
[650010000] TB: Preparing to send data 0x105105
[652510000] TB: Preparing to send data 0x106106
[655010000] TB: Preparing to send data 0x107107
[657510000] TB: Preparing to send data 0x108108
[660010000] TB: Preparing to send data 0x109109
[662510000] TB: Preparing to send data 0x10a10a
[665010000] TB: Preparing to send data 0x10b10b
[667510000] TB: Preparing to send data 0x10c10c
[670010000] TB: Preparing to send data 0x10d10d
[672510000] TB: Preparing to send data 0x10e10e
[675010000] TB: Preparing to send data 0x10f10f
[677510000] TB: Preparing to send data 0x110110
[680010000] TB: Preparing to send data 0x111111
[682510000] TB: Preparing to send data 0x112112
[685010000] TB: Preparing to send data 0x113113
[687510000] TB: Preparing to send data 0x114114
[690010000] TB: Preparing to send data 0x115115
[692510000] TB: Preparing to send data 0x116116
[695010000] TB: Preparing to send data 0x117117
[697510000] TB: Preparing to send data 0x118118
[700010000] TB: Preparing to send data 0x119119
[702510000] TB: Preparing to send data 0x11a11a
[705010000] TB: Preparing to send data 0x11b11b
[707510000] TB: Preparing to send data 0x11c11c
[710010000] TB: Preparing to send data 0x11d11d
[712510000] TB: Preparing to send data 0x11e11e
[715010000] TB: Preparing to send data 0x11f11f
[717510000] TB: Preparing to send data 0x120120
[720010000] TB: Preparing to send data 0x121121
[722510000] TB: Preparing to send data 0x122122
[725010000] TB: Preparing to send data 0x123123
[727510000] TB: Preparing to send data 0x124124
[730010000] TB: Preparing to send data 0x125125
[732510000] TB: Preparing to send data 0x126126
[735010000] TB: Preparing to send data 0x127127
[737510000] TB: Preparing to send data 0x128128
[740010000] TB: Preparing to send data 0x129129
[742510000] TB: Preparing to send data 0x12a12a
[745010000] TB: Preparing to send data 0x12b12b
[747510000] TB: Preparing to send data 0x12c12c
[750010000] TB: Preparing to send data 0x12d12d
[752510000] TB: Preparing to send data 0x12e12e
[755010000] TB: Preparing to send data 0x12f12f
[757510000] TB: Preparing to send data 0x130130
[760010000] TB: Preparing to send data 0x131131
[762510000] TB: Preparing to send data 0x132132
[765010000] TB: Preparing to send data 0x133133
[767510000] TB: Preparing to send data 0x134134
[770010000] TB: Preparing to send data 0x135135
[772510000] TB: Preparing to send data 0x136136
[775010000] TB: Preparing to send data 0x137137
[777510000] TB: Preparing to send data 0x138138
[780010000] TB: Preparing to send data 0x139139
[782510000] TB: Preparing to send data 0x13a13a
[785010000] TB: Preparing to send data 0x13b13b
[787510000] TB: Preparing to send data 0x13c13c
[790010000] TB: Preparing to send data 0x13d13d
[792510000] TB: Preparing to send data 0x13e13e
[795010000] TB: Preparing to send data 0x13f13f
[797510000] TB: Preparing to send data 0x140140
[800010000] TB: Preparing to send data 0x141141
[802510000] TB: Preparing to send data 0x142142
[805010000] TB: Preparing to send data 0x143143
[807510000] TB: Preparing to send data 0x144144
[810010000] TB: Preparing to send data 0x145145
[812510000] TB: Preparing to send data 0x146146
[815010000] TB: Preparing to send data 0x147147
[817510000] TB: Preparing to send data 0x148148
[820010000] TB: Preparing to send data 0x149149
[822510000] TB: Preparing to send data 0x14a14a
[825010000] TB: Preparing to send data 0x14b14b
[827510000] TB: Preparing to send data 0x14c14c
[830010000] TB: Preparing to send data 0x14d14d
[832510000] TB: Preparing to send data 0x14e14e
[835010000] TB: Preparing to send data 0x14f14f
[837510000] TB: Preparing to send data 0x150150
[840010000] TB: Preparing to send data 0x151151
[842510000] TB: Preparing to send data 0x152152
[845010000] TB: Preparing to send data 0x153153
[847510000] TB: Preparing to send data 0x154154
[850010000] TB: Preparing to send data 0x155155
[852510000] TB: Preparing to send data 0x156156
[855010000] TB: Preparing to send data 0x157157
[857510000] TB: Preparing to send data 0x158158
[860010000] TB: Preparing to send data 0x159159
[862510000] TB: Preparing to send data 0x15a15a
[865010000] TB: Preparing to send data 0x15b15b
[867510000] TB: Preparing to send data 0x15c15c
[870010000] TB: Preparing to send data 0x15d15d
[872510000] TB: Preparing to send data 0x15e15e
[875010000] TB: Preparing to send data 0x15f15f
[877510000] TB: Preparing to send data 0x160160
[880010000] TB: Preparing to send data 0x161161
[882510000] TB: Preparing to send data 0x162162
[885010000] TB: Preparing to send data 0x163163
[887510000] TB: Preparing to send data 0x164164
[890010000] TB: Preparing to send data 0x165165
[892510000] TB: Preparing to send data 0x166166
[895010000] TB: Preparing to send data 0x167167
[897510000] TB: Preparing to send data 0x168168
[900010000] TB: Preparing to send data 0x169169
[902510000] TB: Preparing to send data 0x16a16a
[905010000] TB: Preparing to send data 0x16b16b
[907510000] TB: Preparing to send data 0x16c16c
[910010000] TB: Preparing to send data 0x16d16d
[912510000] TB: Preparing to send data 0x16e16e
[915010000] TB: Preparing to send data 0x16f16f
[917510000] TB: Preparing to send data 0x170170
[920010000] TB: Preparing to send data 0x171171
[922510000] TB: Preparing to send data 0x172172
[925010000] TB: Preparing to send data 0x173173
[927510000] TB: Preparing to send data 0x174174
[930010000] TB: Preparing to send data 0x175175
[932510000] TB: Preparing to send data 0x176176
[935010000] TB: Preparing to send data 0x177177
[937510000] TB: Preparing to send data 0x178178
[940010000] TB: Preparing to send data 0x179179
[942510000] TB: Preparing to send data 0x17a17a
[945010000] TB: Preparing to send data 0x17b17b
[947510000] TB: Preparing to send data 0x17c17c
[950010000] TB: Preparing to send data 0x17d17d
[952510000] TB: Preparing to send data 0x17e17e
[955010000] TB: Preparing to send data 0x17f17f
[957510000] TB: Preparing to send data 0x180180
[960010000] TB: Preparing to send data 0x181181
[962510000] TB: Preparing to send data 0x182182
[965010000] TB: Preparing to send data 0x183183
[967510000] TB: Preparing to send data 0x184184
[970010000] TB: Preparing to send data 0x185185
[972510000] TB: Preparing to send data 0x186186
[975010000] TB: Preparing to send data 0x187187
[977510000] TB: Preparing to send data 0x188188
[980010000] TB: Preparing to send data 0x189189
[982510000] TB: Preparing to send data 0x18a18a
[985010000] TB: Preparing to send data 0x18b18b
[987510000] TB: Preparing to send data 0x18c18c
[990010000] TB: Preparing to send data 0x18d18d
[992510000] TB: Preparing to send data 0x18e18e
[995010000] TB: Preparing to send data 0x18f18f
[997510000] TB: Preparing to send data 0x190190
[1000010000] TB: Preparing to send data 0x191191
[1002510000] TB: Preparing to send data 0x192192
[1005010000] TB: Preparing to send data 0x193193
[1007510000] TB: Preparing to send data 0x194194
[1010010000] TB: Preparing to send data 0x195195
[1012510000] TB: Preparing to send data 0x196196
[1015010000] TB: Preparing to send data 0x197197
[1017510000] TB: Preparing to send data 0x198198
[1020010000] TB: Preparing to send data 0x199199
[1022510000] TB: Preparing to send data 0x19a19a
[1025010000] TB: Preparing to send data 0x19b19b
[1027510000] TB: Preparing to send data 0x19c19c
[1030010000] TB: Preparing to send data 0x19d19d
[1032510000] TB: Preparing to send data 0x19e19e
[1035010000] TB: Preparing to send data 0x19f19f
[1037510000] TB: Preparing to send data 0x1a01a0
[1040010000] TB: Preparing to send data 0x1a11a1
[1042510000] TB: Preparing to send data 0x1a21a2
[1045010000] TB: Preparing to send data 0x1a31a3
[1047510000] TB: Preparing to send data 0x1a41a4
[1050010000] TB: Preparing to send data 0x1a51a5
[1052510000] TB: Preparing to send data 0x1a61a6
[1055010000] TB: Preparing to send data 0x1a71a7
[1057510000] TB: Preparing to send data 0x1a81a8
[1060010000] TB: Preparing to send data 0x1a91a9
[1062510000] TB: Preparing to send data 0x1aa1aa
[1065010000] TB: Preparing to send data 0x1ab1ab
[1067510000] TB: Preparing to send data 0x1ac1ac
[1070010000] TB: Preparing to send data 0x1ad1ad
[1072510000] TB: Preparing to send data 0x1ae1ae
[1075010000] TB: Preparing to send data 0x1af1af
[1077510000] TB: Preparing to send data 0x1b01b0
[1080010000] TB: Preparing to send data 0x1b11b1
[1082510000] TB: Preparing to send data 0x1b21b2
[1085010000] TB: Preparing to send data 0x1b31b3
[1087510000] TB: Preparing to send data 0x1b41b4
[1090010000] TB: Preparing to send data 0x1b51b5
[1092510000] TB: Preparing to send data 0x1b61b6
[1095010000] TB: Preparing to send data 0x1b71b7
[1097510000] TB: Preparing to send data 0x1b81b8
[1100010000] TB: Preparing to send data 0x1b91b9
[1102510000] TB: Preparing to send data 0x1ba1ba
[1105010000] TB: Preparing to send data 0x1bb1bb
[1107510000] TB: Preparing to send data 0x1bc1bc
[1110010000] TB: Preparing to send data 0x1bd1bd
[1112510000] TB: Preparing to send data 0x1be1be
[1115010000] TB: Preparing to send data 0x1bf1bf
[1117510000] TB: Preparing to send data 0x1c01c0
[1120010000] TB: Preparing to send data 0x1c11c1
[1122510000] TB: Preparing to send data 0x1c21c2
[1125010000] TB: Preparing to send data 0x1c31c3
[1127510000] TB: Preparing to send data 0x1c41c4
[1130010000] TB: Preparing to send data 0x1c51c5
[1132510000] TB: Preparing to send data 0x1c61c6
[1135010000] TB: Preparing to send data 0x1c71c7
[1137510000] TB: Preparing to send data 0x1c81c8
[1140010000] TB: Preparing to send data 0x1c91c9
[1142510000] TB: Preparing to send data 0x1ca1ca
[1145010000] TB: Preparing to send data 0x1cb1cb
[1147510000] TB: Preparing to send data 0x1cc1cc
[1150010000] TB: Preparing to send data 0x1cd1cd
[1152510000] TB: Preparing to send data 0x1ce1ce
[1155010000] TB: Preparing to send data 0x1cf1cf
[1157510000] TB: Preparing to send data 0x1d01d0
[1160010000] TB: Preparing to send data 0x1d11d1
[1162510000] TB: Preparing to send data 0x1d21d2
[1165010000] TB: Preparing to send data 0x1d31d3
[1167510000] TB: Preparing to send data 0x1d41d4
[1170010000] TB: Preparing to send data 0x1d51d5
[1172510000] TB: Preparing to send data 0x1d61d6
[1175010000] TB: Preparing to send data 0x1d71d7
[1177510000] TB: Preparing to send data 0x1d81d8
[1180010000] TB: Preparing to send data 0x1d91d9
[1182510000] TB: Preparing to send data 0x1da1da
[1185010000] TB: Preparing to send data 0x1db1db
[1187510000] TB: Preparing to send data 0x1dc1dc
[1190010000] TB: Preparing to send data 0x1dd1dd
[1192510000] TB: Preparing to send data 0x1de1de
[1195010000] TB: Preparing to send data 0x1df1df
[1197510000] TB: Preparing to send data 0x1e01e0
[1200010000] TB: Preparing to send data 0x1e11e1
[1202510000] TB: Preparing to send data 0x1e21e2
[1205010000] TB: Preparing to send data 0x1e31e3
[1207510000] TB: Preparing to send data 0x1e41e4
[1210010000] TB: Preparing to send data 0x1e51e5
[1212510000] TB: Preparing to send data 0x1e61e6
[1215010000] TB: Preparing to send data 0x1e71e7
[1217510000] TB: Preparing to send data 0x1e81e8
[1220010000] TB: Preparing to send data 0x1e91e9
[1222510000] TB: Preparing to send data 0x1ea1ea
[1225010000] TB: Preparing to send data 0x1eb1eb
[1227510000] TB: Preparing to send data 0x1ec1ec
[1230010000] TB: Preparing to send data 0x1ed1ed
[1232510000] TB: Preparing to send data 0x1ee1ee
[1235010000] TB: Preparing to send data 0x1ef1ef
[1237510000] TB: Preparing to send data 0x1f01f0
[1240010000] TB: Preparing to send data 0x1f11f1
[1242510000] TB: Preparing to send data 0x1f21f2
[1245010000] TB: Preparing to send data 0x1f31f3
[1247510000] TB: Preparing to send data 0x1f41f4
[1250010000] TB: Preparing to send data 0x1f51f5
[1252510000] TB: Preparing to send data 0x1f61f6
[1255010000] TB: Preparing to send data 0x1f71f7
[1257510000] TB: Preparing to send data 0x1f81f8
[1260010000] TB: Preparing to send data 0x1f91f9
[1262510000] TB: Preparing to send data 0x1fa1fa
[1265010000] TB: Preparing to send data 0x1fb1fb
[1267510000] TB: Preparing to send data 0x1fc1fc
[1270010000] TB: Preparing to send data 0x1fd1fd
[1272510000] TB: Preparing to send data 0x1fe1fe
[1275010000] TB: Preparing to send data 0x1ff1ff
[1277510000] TB: Preparing to send data 0x200200
[1280010000] TB: Preparing to send data 0x201201
[1282510000] TB: Preparing to send data 0x202202
[1285010000] TB: Preparing to send data 0x203203
[1287510000] TB: Preparing to send data 0x204204
[1290010000] TB: Preparing to send data 0x205205
[1292510000] TB: Preparing to send data 0x206206
[1295010000] TB: Preparing to send data 0x207207
[1297510000] TB: Preparing to send data 0x208208
[1300010000] TB: Preparing to send data 0x209209
[1302510000] TB: Preparing to send data 0x20a20a
[1305010000] TB: Preparing to send data 0x20b20b
[1307510000] TB: Preparing to send data 0x20c20c
[1310010000] TB: Preparing to send data 0x20d20d
[1312510000] TB: Preparing to send data 0x20e20e
[1315010000] TB: Preparing to send data 0x20f20f
[1317510000] TB: Preparing to send data 0x210210
[1320010000] TB: Preparing to send data 0x211211
[1322510000] TB: Preparing to send data 0x212212
[1325010000] TB: Preparing to send data 0x213213
[1327510000] TB: Preparing to send data 0x214214
[1330010000] TB: Preparing to send data 0x215215
[1332510000] TB: Preparing to send data 0x216216
[1335010000] TB: Preparing to send data 0x217217
[1337510000] TB: Preparing to send data 0x218218
[1340010000] TB: Preparing to send data 0x219219
[1342510000] TB: Preparing to send data 0x21a21a
[1345010000] TB: Preparing to send data 0x21b21b
[1347510000] TB: Preparing to send data 0x21c21c
[1350010000] TB: Preparing to send data 0x21d21d
[1352510000] TB: Preparing to send data 0x21e21e
[1355010000] TB: Preparing to send data 0x21f21f
[1357510000] TB: Preparing to send data 0x220220
[1360010000] TB: Preparing to send data 0x221221
[1362510000] TB: Preparing to send data 0x222222
[1365010000] TB: Preparing to send data 0x223223
[1367510000] TB: Preparing to send data 0x224224
[1370010000] TB: Preparing to send data 0x225225
[1372510000] TB: Preparing to send data 0x226226
[1375010000] TB: Preparing to send data 0x227227
[1377510000] TB: Preparing to send data 0x228228
[1380010000] TB: Preparing to send data 0x229229
[1382510000] TB: Preparing to send data 0x22a22a
[1385010000] TB: Preparing to send data 0x22b22b
[1387510000] TB: Preparing to send data 0x22c22c
[1390010000] TB: Preparing to send data 0x22d22d
[1392510000] TB: Preparing to send data 0x22e22e
[1395010000] TB: Preparing to send data 0x22f22f
[1397510000] TB: Preparing to send data 0x230230
[1400010000] TB: Preparing to send data 0x231231
[1402510000] TB: Preparing to send data 0x232232
[1405010000] TB: Preparing to send data 0x233233
[1407510000] TB: Preparing to send data 0x234234
[1410010000] TB: Preparing to send data 0x235235
[1412510000] TB: Preparing to send data 0x236236
[1415010000] TB: Preparing to send data 0x237237
[1417510000] TB: Preparing to send data 0x238238
[1420010000] TB: Preparing to send data 0x239239
[1422510000] TB: Preparing to send data 0x23a23a
[1425010000] TB: Preparing to send data 0x23b23b
[1427510000] TB: Preparing to send data 0x23c23c
[1430010000] TB: Preparing to send data 0x23d23d
[1432510000] TB: Preparing to send data 0x23e23e
[1435010000] TB: Preparing to send data 0x23f23f
[1437510000] TB: Preparing to send data 0x240240
[1440010000] TB: Preparing to send data 0x241241
[1442510000] TB: Preparing to send data 0x242242
[1445010000] TB: Preparing to send data 0x243243
[1447510000] TB: Preparing to send data 0x244244
[1450010000] TB: Preparing to send data 0x245245
[1452510000] TB: Preparing to send data 0x246246
[1455010000] TB: Preparing to send data 0x247247
[1457510000] TB: Preparing to send data 0x248248
[1460010000] TB: Preparing to send data 0x249249
[1462510000] TB: Preparing to send data 0x24a24a
[1465010000] TB: Preparing to send data 0x24b24b
[1467510000] TB: Preparing to send data 0x24c24c
[1470010000] TB: Preparing to send data 0x24d24d
[1472510000] TB: Preparing to send data 0x24e24e
[1475010000] TB: Preparing to send data 0x24f24f
[1477510000] TB: Preparing to send data 0x250250
[1480010000] TB: Preparing to send data 0x251251
[1482510000] TB: Preparing to send data 0x252252
[1485010000] TB: Preparing to send data 0x253253
[1487510000] TB: Preparing to send data 0x254254
[1490010000] TB: Preparing to send data 0x255255
[1492510000] TB: Preparing to send data 0x256256
[1495010000] TB: Preparing to send data 0x257257
[1497510000] TB: Preparing to send data 0x258258
[1500010000] TB: Preparing to send data 0x259259
[1502510000] TB: Preparing to send data 0x25a25a
[1505010000] TB: Preparing to send data 0x25b25b
[1507510000] TB: Preparing to send data 0x25c25c
[1510010000] TB: Preparing to send data 0x25d25d
[1512510000] TB: Preparing to send data 0x25e25e
[1515010000] TB: Preparing to send data 0x25f25f
[1517510000] TB: Preparing to send data 0x260260
[1520010000] TB: Preparing to send data 0x261261
[1522510000] TB: Preparing to send data 0x262262
[1525010000] TB: Preparing to send data 0x263263
[1527510000] TB: Preparing to send data 0x264264
[1530010000] TB: Preparing to send data 0x265265
[1532510000] TB: Preparing to send data 0x266266
[1535010000] TB: Preparing to send data 0x267267
[1537510000] TB: Preparing to send data 0x268268
[1540010000] TB: Preparing to send data 0x269269
[1542510000] TB: Preparing to send data 0x26a26a
[1545010000] TB: Preparing to send data 0x26b26b
[1547510000] TB: Preparing to send data 0x26c26c
[1550010000] TB: Preparing to send data 0x26d26d
[1552510000] TB: Preparing to send data 0x26e26e
[1555010000] TB: Preparing to send data 0x26f26f
[1557510000] TB: Preparing to send data 0x270270
[1560010000] TB: Preparing to send data 0x271271
[1562510000] TB: Preparing to send data 0x272272
[1565010000] TB: Preparing to send data 0x273273
[1567510000] TB: Preparing to send data 0x274274
[1570010000] TB: Preparing to send data 0x275275
[1572510000] TB: Preparing to send data 0x276276
[1575010000] TB: Preparing to send data 0x277277
[1577510000] TB: Preparing to send data 0x278278
[1580010000] TB: Preparing to send data 0x279279
[1582510000] TB: Preparing to send data 0x27a27a
[1585010000] TB: Preparing to send data 0x27b27b
[1587510000] TB: Preparing to send data 0x27c27c
[1590010000] TB: Preparing to send data 0x27d27d
[1592510000] TB: Preparing to send data 0x27e27e
[1595010000] TB: Preparing to send data 0x27f27f
[1597510000] TB: Preparing to send data 0x280280
[1600010000] TB: Preparing to send data 0x281281
[1602510000] TB: Preparing to send data 0x282282
[1605010000] TB: Preparing to send data 0x283283
[1607510000] TB: Preparing to send data 0x284284
[1610010000] TB: Preparing to send data 0x285285
[1612510000] TB: Preparing to send data 0x286286
[1615010000] TB: Preparing to send data 0x287287
[1617510000] TB: Preparing to send data 0x288288
[1620010000] TB: Preparing to send data 0x289289
[1622510000] TB: Preparing to send data 0x28a28a
[1625010000] TB: Preparing to send data 0x28b28b
[1627510000] TB: Preparing to send data 0x28c28c
[1630010000] TB: Preparing to send data 0x28d28d
[1632510000] TB: Preparing to send data 0x28e28e
[1635010000] TB: Preparing to send data 0x28f28f
[1637510000] TB: Preparing to send data 0x290290
[1640010000] TB: Preparing to send data 0x291291
[1642510000] TB: Preparing to send data 0x292292
[1645010000] TB: Preparing to send data 0x293293
[1647510000] TB: Preparing to send data 0x294294
[1650010000] TB: Preparing to send data 0x295295
[1652510000] TB: Preparing to send data 0x296296
[1655010000] TB: Preparing to send data 0x297297
[1657510000] TB: Preparing to send data 0x298298
[1660010000] TB: Preparing to send data 0x299299
[1662510000] TB: Preparing to send data 0x29a29a
[1665010000] TB: Preparing to send data 0x29b29b
[1667510000] TB: Preparing to send data 0x29c29c
[1670010000] TB: Preparing to send data 0x29d29d
[1672510000] TB: Preparing to send data 0x29e29e
[1675010000] TB: Preparing to send data 0x29f29f
[1677510000] TB: Preparing to send data 0x2a02a0
[1680010000] TB: Preparing to send data 0x2a12a1
[1682510000] TB: Preparing to send data 0x2a22a2
[1685010000] TB: Preparing to send data 0x2a32a3
[1687510000] TB: Preparing to send data 0x2a42a4
[1690010000] TB: Preparing to send data 0x2a52a5
[1692510000] TB: Preparing to send data 0x2a62a6
[1695010000] TB: Preparing to send data 0x2a72a7
[1697510000] TB: Preparing to send data 0x2a82a8
[1700010000] TB: Preparing to send data 0x2a92a9
[1702510000] TB: Preparing to send data 0x2aa2aa
[1705010000] TB: Preparing to send data 0x2ab2ab
[1707510000] TB: Preparing to send data 0x2ac2ac
[1710010000] TB: Preparing to send data 0x2ad2ad
[1712510000] TB: Preparing to send data 0x2ae2ae
[1715010000] TB: Preparing to send data 0x2af2af
[1717510000] TB: Preparing to send data 0x2b02b0
[1720010000] TB: Preparing to send data 0x2b12b1
[1722510000] TB: Preparing to send data 0x2b22b2
[1725010000] TB: Preparing to send data 0x2b32b3
[1727510000] TB: Preparing to send data 0x2b42b4
[1730010000] TB: Preparing to send data 0x2b52b5
[1732510000] TB: Preparing to send data 0x2b62b6
[1735010000] TB: Preparing to send data 0x2b72b7
[1737510000] TB: Preparing to send data 0x2b82b8
[1740010000] TB: Preparing to send data 0x2b92b9
[1742510000] TB: Preparing to send data 0x2ba2ba
[1745010000] TB: Preparing to send data 0x2bb2bb
[1747510000] TB: Preparing to send data 0x2bc2bc
[1750010000] TB: Preparing to send data 0x2bd2bd
[1752510000] TB: Preparing to send data 0x2be2be
[1755010000] TB: Preparing to send data 0x2bf2bf
[1757510000] TB: Preparing to send data 0x2c02c0
[1760010000] TB: Preparing to send data 0x2c12c1
[1762510000] TB: Preparing to send data 0x2c22c2
[1765010000] TB: Preparing to send data 0x2c32c3
[1767510000] TB: Preparing to send data 0x2c42c4
[1770010000] TB: Preparing to send data 0x2c52c5
[1772510000] TB: Preparing to send data 0x2c62c6
[1775010000] TB: Preparing to send data 0x2c72c7
[1777510000] TB: Preparing to send data 0x2c82c8
[1780010000] TB: Preparing to send data 0x2c92c9
[1782510000] TB: Preparing to send data 0x2ca2ca
[1785010000] TB: Preparing to send data 0x2cb2cb
[1787510000] TB: Preparing to send data 0x2cc2cc
[1790010000] TB: Preparing to send data 0x2cd2cd
[1792510000] TB: Preparing to send data 0x2ce2ce
[1795010000] TB: Preparing to send data 0x2cf2cf
[1797510000] TB: Preparing to send data 0x2d02d0
[1800010000] TB: Preparing to send data 0x2d12d1
[1802510000] TB: Preparing to send data 0x2d22d2
[1805010000] TB: Preparing to send data 0x2d32d3
[1807510000] TB: Preparing to send data 0x2d42d4
[1810010000] TB: Preparing to send data 0x2d52d5
[1812510000] TB: Preparing to send data 0x2d62d6
[1815010000] TB: Preparing to send data 0x2d72d7
[1817510000] TB: Preparing to send data 0x2d82d8
[1820010000] TB: Preparing to send data 0x2d92d9
[1822510000] TB: Preparing to send data 0x2da2da
[1825010000] TB: Preparing to send data 0x2db2db
[1827510000] TB: Preparing to send data 0x2dc2dc
[1830010000] TB: Preparing to send data 0x2dd2dd
[1832510000] TB: Preparing to send data 0x2de2de
[1835010000] TB: Preparing to send data 0x2df2df
[1837510000] TB: Preparing to send data 0x2e02e0
[1840010000] TB: Preparing to send data 0x2e12e1
[1842510000] TB: Preparing to send data 0x2e22e2
[1845010000] TB: Preparing to send data 0x2e32e3
[1847510000] TB: Preparing to send data 0x2e42e4
[1850010000] TB: Preparing to send data 0x2e52e5
[1852510000] TB: Preparing to send data 0x2e62e6
[1855010000] TB: Preparing to send data 0x2e72e7
[1857510000] TB: Preparing to send data 0x2e82e8
[1860010000] TB: Preparing to send data 0x2e92e9
[1862510000] TB: Preparing to send data 0x2ea2ea
[1865010000] TB: Preparing to send data 0x2eb2eb
[1867510000] TB: Preparing to send data 0x2ec2ec
[1870010000] TB: Preparing to send data 0x2ed2ed
[1872510000] TB: Preparing to send data 0x2ee2ee
[1875010000] TB: Preparing to send data 0x2ef2ef
[1877510000] TB: Preparing to send data 0x2f02f0
[1880010000] TB: Preparing to send data 0x2f12f1
[1882510000] TB: Preparing to send data 0x2f22f2
[1885010000] TB: Preparing to send data 0x2f32f3
[1887510000] TB: Preparing to send data 0x2f42f4
[1890010000] TB: Preparing to send data 0x2f52f5
[1892510000] TB: Preparing to send data 0x2f62f6
[1895010000] TB: Preparing to send data 0x2f72f7
[1897510000] TB: Preparing to send data 0x2f82f8
[1900010000] TB: Preparing to send data 0x2f92f9
[1902510000] TB: Preparing to send data 0x2fa2fa
[1905010000] TB: Preparing to send data 0x2fb2fb
[1907510000] TB: Preparing to send data 0x2fc2fc
[1910010000] TB: Preparing to send data 0x2fd2fd
[1912510000] TB: Preparing to send data 0x2fe2fe
[1915010000] TB: Preparing to send data 0x2ff2ff
[1917510000] TB: Preparing to send data 0x300300
[1920010000] TB: Preparing to send data 0x301301
[1922510000] TB: Preparing to send data 0x302302
[1925010000] TB: Preparing to send data 0x303303
[1927510000] TB: Preparing to send data 0x304304
[1930010000] TB: Preparing to send data 0x305305
[1932510000] TB: Preparing to send data 0x306306
[1935010000] TB: Preparing to send data 0x307307
[1937510000] TB: Preparing to send data 0x308308
[1940010000] TB: Preparing to send data 0x309309
[1942510000] TB: Preparing to send data 0x30a30a
[1945010000] TB: Preparing to send data 0x30b30b
[1947510000] TB: Preparing to send data 0x30c30c
[1950010000] TB: Preparing to send data 0x30d30d
[1952510000] TB: Preparing to send data 0x30e30e
[1955010000] TB: Preparing to send data 0x30f30f
[1957510000] TB: Preparing to send data 0x310310
[1960010000] TB: Preparing to send data 0x311311
[1962510000] TB: Preparing to send data 0x312312
[1965010000] TB: Preparing to send data 0x313313
[1967510000] TB: Preparing to send data 0x314314
[1970010000] TB: Preparing to send data 0x315315
[1972510000] TB: Preparing to send data 0x316316
[1975010000] TB: Preparing to send data 0x317317
[1977510000] TB: Preparing to send data 0x318318
[1980010000] TB: Preparing to send data 0x319319
[1982510000] TB: Preparing to send data 0x31a31a
[1985010000] TB: Preparing to send data 0x31b31b
[1987510000] TB: Preparing to send data 0x31c31c
[1990010000] TB: Preparing to send data 0x31d31d
[1992510000] TB: Preparing to send data 0x31e31e
[1995010000] TB: Preparing to send data 0x31f31f
[1997510000] TB: Preparing to send data 0x320320
[2000010000] TB: Preparing to send data 0x321321
[2002510000] TB: Preparing to send data 0x322322
[2005010000] TB: Preparing to send data 0x323323
[2007510000] TB: Preparing to send data 0x324324
[2010010000] TB: Preparing to send data 0x325325
[2012510000] TB: Preparing to send data 0x326326
[2015010000] TB: Preparing to send data 0x327327
[2017510000] TB: Preparing to send data 0x328328
[2020010000] TB: Preparing to send data 0x329329
[2022510000] TB: Preparing to send data 0x32a32a
[2025010000] TB: Preparing to send data 0x32b32b
[2027510000] TB: Preparing to send data 0x32c32c
[2030010000] TB: Preparing to send data 0x32d32d
[2032510000] TB: Preparing to send data 0x32e32e
[2035010000] TB: Preparing to send data 0x32f32f
[2037510000] TB: Preparing to send data 0x330330
[2040010000] TB: Preparing to send data 0x331331
[2042510000] TB: Preparing to send data 0x332332
[2045010000] TB: Preparing to send data 0x333333
[2047510000] TB: Preparing to send data 0x334334
[2050010000] TB: Preparing to send data 0x335335
[2052510000] TB: Preparing to send data 0x336336
[2055010000] TB: Preparing to send data 0x337337
[2057510000] TB: Preparing to send data 0x338338
[2060010000] TB: Preparing to send data 0x339339
[2062510000] TB: Preparing to send data 0x33a33a
[2065010000] TB: Preparing to send data 0x33b33b
[2067510000] TB: Preparing to send data 0x33c33c
[2070010000] TB: Preparing to send data 0x33d33d
[2072510000] TB: Preparing to send data 0x33e33e
[2075010000] TB: Preparing to send data 0x33f33f
[2077510000] TB: Preparing to send data 0x340340
[2080010000] TB: Preparing to send data 0x341341
[2082510000] TB: Preparing to send data 0x342342
[2085010000] TB: Preparing to send data 0x343343
[2087510000] TB: Preparing to send data 0x344344
[2090010000] TB: Preparing to send data 0x345345
[2092510000] TB: Preparing to send data 0x346346
[2095010000] TB: Preparing to send data 0x347347
[2097510000] TB: Preparing to send data 0x348348
[2100010000] TB: Preparing to send data 0x349349
[2102510000] TB: Preparing to send data 0x34a34a
[2105010000] TB: Preparing to send data 0x34b34b
[2107510000] TB: Preparing to send data 0x34c34c
[2110010000] TB: Preparing to send data 0x34d34d
[2112510000] TB: Preparing to send data 0x34e34e
[2115010000] TB: Preparing to send data 0x34f34f
[2117510000] TB: Preparing to send data 0x350350
[2120010000] TB: Preparing to send data 0x351351
[2122510000] TB: Preparing to send data 0x352352
[2125010000] TB: Preparing to send data 0x353353
[2127510000] TB: Preparing to send data 0x354354
[2130010000] TB: Preparing to send data 0x355355
[2132510000] TB: Preparing to send data 0x356356
[2135010000] TB: Preparing to send data 0x357357
[2137510000] TB: Preparing to send data 0x358358
[2140010000] TB: Preparing to send data 0x359359
[2142510000] TB: Preparing to send data 0x35a35a
[2145010000] TB: Preparing to send data 0x35b35b
[2147510000] TB: Preparing to send data 0x35c35c
[2150010000] TB: Preparing to send data 0x35d35d
[2152510000] TB: Preparing to send data 0x35e35e
[2155010000] TB: Preparing to send data 0x35f35f
[2157510000] TB: Preparing to send data 0x360360
[2160010000] TB: Preparing to send data 0x361361
[2162510000] TB: Preparing to send data 0x362362
[2165010000] TB: Preparing to send data 0x363363
[2167510000] TB: Preparing to send data 0x364364
[2170010000] TB: Preparing to send data 0x365365
[2172510000] TB: Preparing to send data 0x366366
[2175010000] TB: Preparing to send data 0x367367
[2177510000] TB: Preparing to send data 0x368368
[2180010000] TB: Preparing to send data 0x369369
[2182510000] TB: Preparing to send data 0x36a36a
[2185010000] TB: Preparing to send data 0x36b36b
[2187510000] TB: Preparing to send data 0x36c36c
[2190010000] TB: Preparing to send data 0x36d36d
[2192510000] TB: Preparing to send data 0x36e36e
[2195010000] TB: Preparing to send data 0x36f36f
[2197510000] TB: Preparing to send data 0x370370
[2200010000] TB: Preparing to send data 0x371371
[2202510000] TB: Preparing to send data 0x372372
[2205010000] TB: Preparing to send data 0x373373
[2207510000] TB: Preparing to send data 0x374374
[2210010000] TB: Preparing to send data 0x375375
[2212510000] TB: Preparing to send data 0x376376
[2215010000] TB: Preparing to send data 0x377377
[2217510000] TB: Preparing to send data 0x378378
[2220010000] TB: Preparing to send data 0x379379
[2222510000] TB: Preparing to send data 0x37a37a
[2225010000] TB: Preparing to send data 0x37b37b
[2227510000] TB: Preparing to send data 0x37c37c
[2230010000] TB: Preparing to send data 0x37d37d
[2232510000] TB: Preparing to send data 0x37e37e
[2235010000] TB: Preparing to send data 0x37f37f
[2237510000] TB: Preparing to send data 0x380380
[2240010000] TB: Preparing to send data 0x381381
[2242510000] TB: Preparing to send data 0x382382
[2245010000] TB: Preparing to send data 0x383383
[2247510000] TB: Preparing to send data 0x384384
[2250010000] TB: Preparing to send data 0x385385
[2252510000] TB: Preparing to send data 0x386386
[2255010000] TB: Preparing to send data 0x387387
[2257510000] TB: Preparing to send data 0x388388
[2260010000] TB: Preparing to send data 0x389389
[2262510000] TB: Preparing to send data 0x38a38a
[2265010000] TB: Preparing to send data 0x38b38b
[2267510000] TB: Preparing to send data 0x38c38c
[2270010000] TB: Preparing to send data 0x38d38d
[2272510000] TB: Preparing to send data 0x38e38e
[2275010000] TB: Preparing to send data 0x38f38f
[2277510000] TB: Preparing to send data 0x390390
[2280010000] TB: Preparing to send data 0x391391
[2282510000] TB: Preparing to send data 0x392392
[2285010000] TB: Preparing to send data 0x393393
[2287510000] TB: Preparing to send data 0x394394
[2290010000] TB: Preparing to send data 0x395395
[2292510000] TB: Preparing to send data 0x396396
[2295010000] TB: Preparing to send data 0x397397
[2297510000] TB: Preparing to send data 0x398398
[2300010000] TB: Preparing to send data 0x399399
[2302510000] TB: Preparing to send data 0x39a39a
[2305010000] TB: Preparing to send data 0x39b39b
[2307510000] TB: Preparing to send data 0x39c39c
[2310010000] TB: Preparing to send data 0x39d39d
[2312510000] TB: Preparing to send data 0x39e39e
[2315010000] TB: Preparing to send data 0x39f39f
[2317510000] TB: Preparing to send data 0x3a03a0
[2320010000] TB: Preparing to send data 0x3a13a1
[2322510000] TB: Preparing to send data 0x3a23a2
[2325010000] TB: Preparing to send data 0x3a33a3
[2327510000] TB: Preparing to send data 0x3a43a4
[2330010000] TB: Preparing to send data 0x3a53a5
[2332510000] TB: Preparing to send data 0x3a63a6
[2335010000] TB: Preparing to send data 0x3a73a7
[2337510000] TB: Preparing to send data 0x3a83a8
[2340010000] TB: Preparing to send data 0x3a93a9
[2342510000] TB: Preparing to send data 0x3aa3aa
[2345010000] TB: Preparing to send data 0x3ab3ab
[2347510000] TB: Preparing to send data 0x3ac3ac
[2350010000] TB: Preparing to send data 0x3ad3ad
[2352510000] TB: Preparing to send data 0x3ae3ae
[2355010000] TB: Preparing to send data 0x3af3af
[2357510000] TB: Preparing to send data 0x3b03b0
[2360010000] TB: Preparing to send data 0x3b13b1
[2362510000] TB: Preparing to send data 0x3b23b2
[2365010000] TB: Preparing to send data 0x3b33b3
[2367510000] TB: Preparing to send data 0x3b43b4
[2370010000] TB: Preparing to send data 0x3b53b5
[2372510000] TB: Preparing to send data 0x3b63b6
[2375010000] TB: Preparing to send data 0x3b73b7
[2377510000] TB: Preparing to send data 0x3b83b8
[2380010000] TB: Preparing to send data 0x3b93b9
[2382510000] TB: Preparing to send data 0x3ba3ba
[2385010000] TB: Preparing to send data 0x3bb3bb
[2387510000] TB: Preparing to send data 0x3bc3bc
[2390010000] TB: Preparing to send data 0x3bd3bd
[2392510000] TB: Preparing to send data 0x3be3be
[2395010000] TB: Preparing to send data 0x3bf3bf
[2397510000] TB: Preparing to send data 0x3c03c0
[2400010000] TB: Preparing to send data 0x3c13c1
[2402510000] TB: Preparing to send data 0x3c23c2
[2405010000] TB: Preparing to send data 0x3c33c3
[2407510000] TB: Preparing to send data 0x3c43c4
[2410010000] TB: Preparing to send data 0x3c53c5
[2412510000] TB: Preparing to send data 0x3c63c6
[2415010000] TB: Preparing to send data 0x3c73c7
[2417510000] TB: Preparing to send data 0x3c83c8
[2420010000] TB: Preparing to send data 0x3c93c9
[2422510000] TB: Preparing to send data 0x3ca3ca
[2425010000] TB: Preparing to send data 0x3cb3cb
[2427510000] TB: Preparing to send data 0x3cc3cc
[2430010000] TB: Preparing to send data 0x3cd3cd
[2432510000] TB: Preparing to send data 0x3ce3ce
[2435010000] TB: Preparing to send data 0x3cf3cf
[2437510000] TB: Preparing to send data 0x3d03d0
[2440010000] TB: Preparing to send data 0x3d13d1
[2442510000] TB: Preparing to send data 0x3d23d2
[2445010000] TB: Preparing to send data 0x3d33d3
run all
[2447510000] TB: Preparing to send data 0x3d43d4
[2450010000] TB: Preparing to send data 0x3d53d5
[2452510000] TB: Preparing to send data 0x3d63d6
[2455010000] TB: Preparing to send data 0x3d73d7
[2457510000] TB: Preparing to send data 0x3d83d8
[2460010000] TB: Preparing to send data 0x3d93d9
[2462510000] TB: Preparing to send data 0x3da3da
[2465010000] TB: Preparing to send data 0x3db3db
[2467510000] TB: Preparing to send data 0x3dc3dc
[2470010000] TB: Preparing to send data 0x3dd3dd
[2472510000] TB: Preparing to send data 0x3de3de
[2475010000] TB: Preparing to send data 0x3df3df
[2477510000] TB: Preparing to send data 0x3e03e0
[2480010000] TB: Preparing to send data 0x3e13e1
[2482510000] TB: Preparing to send data 0x3e23e2
[2485010000] TB: Preparing to send data 0x3e33e3
[2487510000] TB: Preparing to send data 0x3e43e4
[2490010000] TB: Preparing to send data 0x3e53e5
[2492510000] TB: Preparing to send data 0x3e63e6
[2495010000] TB: Preparing to send data 0x3e73e7
[2497510000] TB: Preparing to send data 0x3e83e8
[2500010000] TB: Preparing to send data 0x3e93e9
[2502510000] TB: Preparing to send data 0x3ea3ea
[2505010000] TB: Preparing to send data 0x3eb3eb
[2507510000] TB: Preparing to send data 0x3ec3ec
[2510010000] TB: Preparing to send data 0x3ed3ed
[2512510000] TB: Preparing to send data 0x3ee3ee
[2515010000] TB: Preparing to send data 0x3ef3ef
[2517510000] TB: Preparing to send data 0x3f03f0
[2520010000] TB: Preparing to send data 0x3f13f1
[2522510000] TB: Preparing to send data 0x3f23f2
[2525010000] TB: Preparing to send data 0x3f33f3
[2527510000] TB: Preparing to send data 0x3f43f4
[2530010000] TB: Preparing to send data 0x3f53f5
[2532510000] TB: Preparing to send data 0x3f63f6
[2535010000] TB: Preparing to send data 0x3f73f7
[2537510000] TB: Preparing to send data 0x3f83f8
[2540010000] TB: Preparing to send data 0x3f93f9
[2542510000] TB: Preparing to send data 0x3fa3fa
[2545010000] TB: Preparing to send data 0x3fb3fb
[2547510000] TB: Preparing to send data 0x3fc3fc
[2550010000] TB: Preparing to send data 0x3fd3fd
[2552510000] TB: Preparing to send data 0x3fe3fe
[2555010000] TB: Preparing to send data 0x3ff3ff
[2557510000] TB: Preparing to send data 0x400400
[2560010000] TB: Preparing to send data 0x401401
[2562510000] TB: Preparing to send data 0x402402
[2565010000] TB: Preparing to send data 0x403403
[2567510000] TB: Preparing to send data 0x404404
[2570010000] TB: Preparing to send data 0x405405
[2572510000] TB: Preparing to send data 0x406406
[2575010000] TB: Preparing to send data 0x407407
[2577510000] TB: Preparing to send data 0x408408
[2580010000] TB: Preparing to send data 0x409409
[2582510000] TB: Preparing to send data 0x40a40a
[2585010000] TB: Preparing to send data 0x40b40b
[2587510000] TB: Preparing to send data 0x40c40c
[2590010000] TB: Preparing to send data 0x40d40d
[2592510000] TB: Preparing to send data 0x40e40e
[2595010000] TB: Preparing to send data 0x40f40f
[2597510000] TB: Preparing to send data 0x410410
[2600010000] TB: Preparing to send data 0x411411
[2602510000] TB: Preparing to send data 0x412412
[2605010000] TB: Preparing to send data 0x413413
[2607510000] TB: Preparing to send data 0x414414
[2610010000] TB: Preparing to send data 0x415415
[2612510000] TB: Preparing to send data 0x416416
[2615010000] TB: Preparing to send data 0x417417
[2617510000] TB: Preparing to send data 0x418418
[2620010000] TB: Preparing to send data 0x419419
[2622510000] TB: Preparing to send data 0x41a41a
[2625010000] TB: Preparing to send data 0x41b41b
[2627510000] TB: Preparing to send data 0x41c41c
[2630010000] TB: Preparing to send data 0x41d41d
[2632510000] TB: Preparing to send data 0x41e41e
[2635010000] TB: Preparing to send data 0x41f41f
[2637510000] TB: Preparing to send data 0x420420
[2640010000] TB: Preparing to send data 0x421421
[2642510000] TB: Preparing to send data 0x422422
[2645010000] TB: Preparing to send data 0x423423
[2647510000] TB: Preparing to send data 0x424424
[2650010000] TB: Preparing to send data 0x425425
[2652510000] TB: Preparing to send data 0x426426
[2655010000] TB: Preparing to send data 0x427427
[2657510000] TB: Preparing to send data 0x428428
[2660010000] TB: Preparing to send data 0x429429
[2662510000] TB: Preparing to send data 0x42a42a
[2665010000] TB: Preparing to send data 0x42b42b
[2667510000] TB: Preparing to send data 0x42c42c
[2670010000] TB: Preparing to send data 0x42d42d
[2672510000] TB: Preparing to send data 0x42e42e
[2675010000] TB: Preparing to send data 0x42f42f
[2677510000] TB: Preparing to send data 0x430430
[2680010000] TB: Preparing to send data 0x431431
[2682510000] TB: Preparing to send data 0x432432
[2685010000] TB: Preparing to send data 0x433433
[2687510000] TB: Preparing to send data 0x434434
[2690010000] TB: Preparing to send data 0x435435
[2692510000] TB: Preparing to send data 0x436436
[2695010000] TB: Preparing to send data 0x437437
[2697510000] TB: Preparing to send data 0x438438
[2700010000] TB: Preparing to send data 0x439439
[2702510000] TB: Preparing to send data 0x43a43a
[2705010000] TB: Preparing to send data 0x43b43b
[2707510000] TB: Preparing to send data 0x43c43c
[2710010000] TB: Preparing to send data 0x43d43d
[2712510000] TB: Preparing to send data 0x43e43e
[2715010000] TB: Preparing to send data 0x43f43f
[2717510000] TB: Preparing to send data 0x440440
[2720010000] TB: Preparing to send data 0x441441
[2722510000] TB: Preparing to send data 0x442442
[2725010000] TB: Preparing to send data 0x443443
[2727510000] TB: Preparing to send data 0x444444
[2730010000] TB: Preparing to send data 0x445445
[2732510000] TB: Preparing to send data 0x446446
[2735010000] TB: Preparing to send data 0x447447
[2737510000] TB: Preparing to send data 0x448448
[2740010000] TB: Preparing to send data 0x449449
[2742510000] TB: Preparing to send data 0x44a44a
[2745010000] TB: Preparing to send data 0x44b44b
[2747510000] TB: Preparing to send data 0x44c44c
[2750010000] TB: Preparing to send data 0x44d44d
[2752510000] TB: Preparing to send data 0x44e44e
[2755010000] TB: Preparing to send data 0x44f44f
[2757510000] TB: Preparing to send data 0x450450
[2760010000] TB: Preparing to send data 0x451451
[2762510000] TB: Preparing to send data 0x452452
[2765010000] TB: Preparing to send data 0x453453
[2767510000] TB: Preparing to send data 0x454454
[2770010000] TB: Preparing to send data 0x455455
[2772510000] TB: Preparing to send data 0x456456
[2775010000] TB: Preparing to send data 0x457457
[2777510000] TB: Preparing to send data 0x458458
[2780010000] TB: Preparing to send data 0x459459
[2782510000] TB: Preparing to send data 0x45a45a
[2785010000] TB: Preparing to send data 0x45b45b
[2787510000] TB: Preparing to send data 0x45c45c
[2790010000] TB: Preparing to send data 0x45d45d
[2792510000] TB: Preparing to send data 0x45e45e
[2795010000] TB: Preparing to send data 0x45f45f
[2797510000] TB: Preparing to send data 0x460460
[2800010000] TB: Preparing to send data 0x461461
[2802510000] TB: Preparing to send data 0x462462
[2805010000] TB: Preparing to send data 0x463463
[2807510000] TB: Preparing to send data 0x464464
[2810010000] TB: Preparing to send data 0x465465
[2812510000] TB: Preparing to send data 0x466466
[2815010000] TB: Preparing to send data 0x467467
[2817510000] TB: Preparing to send data 0x468468
[2820010000] TB: Preparing to send data 0x469469
[2822510000] TB: Preparing to send data 0x46a46a
[2825010000] TB: Preparing to send data 0x46b46b
[2827510000] TB: Preparing to send data 0x46c46c
[2830010000] TB: Preparing to send data 0x46d46d
[2832510000] TB: Preparing to send data 0x46e46e
[2835010000] TB: Preparing to send data 0x46f46f
[2837510000] TB: Preparing to send data 0x470470
[2840010000] TB: Preparing to send data 0x471471
[2842510000] TB: Preparing to send data 0x472472
[2845010000] TB: Preparing to send data 0x473473
[2847510000] TB: Preparing to send data 0x474474
[2850010000] TB: Preparing to send data 0x475475
[2852510000] TB: Preparing to send data 0x476476
[2855010000] TB: Preparing to send data 0x477477
[2857510000] TB: Preparing to send data 0x478478
[2860010000] TB: Preparing to send data 0x479479
[2862510000] TB: Preparing to send data 0x47a47a
[2865010000] TB: Preparing to send data 0x47b47b
[2867510000] TB: Preparing to send data 0x47c47c
[2870010000] TB: Preparing to send data 0x47d47d
[2872510000] TB: Preparing to send data 0x47e47e
[2875010000] TB: Preparing to send data 0x47f47f
[2877510000] TB: Preparing to send data 0x480480
[2880010000] TB: Preparing to send data 0x481481
[2882510000] TB: Preparing to send data 0x482482
[2885010000] TB: Preparing to send data 0x483483
[2887510000] TB: Preparing to send data 0x484484
[2890010000] TB: Preparing to send data 0x485485
[2892510000] TB: Preparing to send data 0x486486
[2895010000] TB: Preparing to send data 0x487487
[2897510000] TB: Preparing to send data 0x488488
[2900010000] TB: Preparing to send data 0x489489
[2902510000] TB: Preparing to send data 0x48a48a
[2905010000] TB: Preparing to send data 0x48b48b
[2907510000] TB: Preparing to send data 0x48c48c
[2910010000] TB: Preparing to send data 0x48d48d
[2912510000] TB: Preparing to send data 0x48e48e
[2915010000] TB: Preparing to send data 0x48f48f
[2917510000] TB: Preparing to send data 0x490490
[2920010000] TB: Preparing to send data 0x491491
[2922510000] TB: Preparing to send data 0x492492
[2925010000] TB: Preparing to send data 0x493493
[2927510000] TB: Preparing to send data 0x494494
[2930010000] TB: Preparing to send data 0x495495
[2932510000] TB: Preparing to send data 0x496496
[2935010000] TB: Preparing to send data 0x497497
[2937510000] TB: Preparing to send data 0x498498
[2940010000] TB: Preparing to send data 0x499499
[2942510000] TB: Preparing to send data 0x49a49a
[2945010000] TB: Preparing to send data 0x49b49b
[2947510000] TB: Preparing to send data 0x49c49c
[2950010000] TB: Preparing to send data 0x49d49d
[2952510000] TB: Preparing to send data 0x49e49e
[2955010000] TB: Preparing to send data 0x49f49f
[2957510000] TB: Preparing to send data 0x4a04a0
[2960010000] TB: Preparing to send data 0x4a14a1
[2962510000] TB: Preparing to send data 0x4a24a2
[2965010000] TB: Preparing to send data 0x4a34a3
[2967510000] TB: Preparing to send data 0x4a44a4
[2970010000] TB: Preparing to send data 0x4a54a5
[2972510000] TB: Preparing to send data 0x4a64a6
[2975010000] TB: Preparing to send data 0x4a74a7
[2977510000] TB: Preparing to send data 0x4a84a8
[2980010000] TB: Preparing to send data 0x4a94a9
[2982510000] TB: Preparing to send data 0x4aa4aa
[2985010000] TB: Preparing to send data 0x4ab4ab
[2987510000] TB: Preparing to send data 0x4ac4ac
[2990010000] TB: Preparing to send data 0x4ad4ad
[2992510000] TB: Preparing to send data 0x4ae4ae
[2995010000] TB: Preparing to send data 0x4af4af
[2997510000] TB: Preparing to send data 0x4b04b0
[3000010000] TB: Preparing to send data 0x4b14b1
[3002510000] TB: Preparing to send data 0x4b24b2
[3005010000] TB: Preparing to send data 0x4b34b3
[3007510000] TB: Preparing to send data 0x4b44b4
[3010010000] TB: Preparing to send data 0x4b54b5
[3012510000] TB: Preparing to send data 0x4b64b6
[3015010000] TB: Preparing to send data 0x4b74b7
[3017510000] TB: Preparing to send data 0x4b84b8
[3020010000] TB: Preparing to send data 0x4b94b9
[3022510000] TB: Preparing to send data 0x4ba4ba
[3025010000] TB: Preparing to send data 0x4bb4bb
[3027510000] TB: Preparing to send data 0x4bc4bc
[3030010000] TB: Preparing to send data 0x4bd4bd
[3032510000] TB: Preparing to send data 0x4be4be
[3035010000] TB: Preparing to send data 0x4bf4bf
[3037510000] TB: Preparing to send data 0x4c04c0
[3040010000] TB: Preparing to send data 0x4c14c1
[3042510000] TB: Preparing to send data 0x4c24c2
[3045010000] TB: Preparing to send data 0x4c34c3
[3047510000] TB: Preparing to send data 0x4c44c4
[3050010000] TB: Preparing to send data 0x4c54c5
[3052510000] TB: Preparing to send data 0x4c64c6
[3055010000] TB: Preparing to send data 0x4c74c7
[3057510000] TB: Preparing to send data 0x4c84c8
[3060010000] TB: Preparing to send data 0x4c94c9
[3062510000] TB: Preparing to send data 0x4ca4ca
[3065010000] TB: Preparing to send data 0x4cb4cb
[3067510000] TB: Preparing to send data 0x4cc4cc
[3070010000] TB: Preparing to send data 0x4cd4cd
[3072510000] TB: Preparing to send data 0x4ce4ce
[3075010000] TB: Preparing to send data 0x4cf4cf
[3077510000] TB: Preparing to send data 0x4d04d0
[3080010000] TB: Preparing to send data 0x4d14d1
[3082510000] TB: Preparing to send data 0x4d24d2
[3085010000] TB: Preparing to send data 0x4d34d3
[3087510000] TB: Preparing to send data 0x4d44d4
[3090010000] TB: Preparing to send data 0x4d54d5
[3092510000] TB: Preparing to send data 0x4d64d6
[3095010000] TB: Preparing to send data 0x4d74d7
[3097510000] TB: Preparing to send data 0x4d84d8
[3100010000] TB: Preparing to send data 0x4d94d9
[3102510000] TB: Preparing to send data 0x4da4da
[3105010000] TB: Preparing to send data 0x4db4db
[3107510000] TB: Preparing to send data 0x4dc4dc
[3110010000] TB: Preparing to send data 0x4dd4dd
[3112510000] TB: Preparing to send data 0x4de4de
[3115010000] TB: Preparing to send data 0x4df4df
[3117510000] TB: Preparing to send data 0x4e04e0
[3120010000] TB: Preparing to send data 0x4e14e1
[3122510000] TB: Preparing to send data 0x4e24e2
[3125010000] TB: Preparing to send data 0x4e34e3
[3127510000] TB: Preparing to send data 0x4e44e4
[3130010000] TB: Preparing to send data 0x4e54e5
[3132510000] TB: Preparing to send data 0x4e64e6
[3135010000] TB: Preparing to send data 0x4e74e7
[3137510000] TB: Preparing to send data 0x4e84e8
[3140010000] TB: Preparing to send data 0x4e94e9
[3142510000] TB: Preparing to send data 0x4ea4ea
[3145010000] TB: Preparing to send data 0x4eb4eb
[3147510000] TB: Preparing to send data 0x4ec4ec
[3150010000] TB: Preparing to send data 0x4ed4ed
[3152510000] TB: Preparing to send data 0x4ee4ee
[3155010000] TB: Preparing to send data 0x4ef4ef
[3157510000] TB: Preparing to send data 0x4f04f0
[3160010000] TB: Preparing to send data 0x4f14f1
[3162510000] TB: Preparing to send data 0x4f24f2
[3165010000] TB: Preparing to send data 0x4f34f3
[3167510000] TB: Preparing to send data 0x4f44f4
[3170010000] TB: Preparing to send data 0x4f54f5
[3172510000] TB: Preparing to send data 0x4f64f6
[3175010000] TB: Preparing to send data 0x4f74f7
[3177510000] TB: Preparing to send data 0x4f84f8
[3180010000] TB: Preparing to send data 0x4f94f9
[3182510000] TB: Preparing to send data 0x4fa4fa
[3185010000] TB: Preparing to send data 0x4fb4fb
[3187510000] TB: Preparing to send data 0x4fc4fc
[3190010000] TB: Preparing to send data 0x4fd4fd
[3192510000] TB: Preparing to send data 0x4fe4fe
[3195010000] TB: Preparing to send data 0x4ff4ff
[3197510000] TB: Preparing to send data 0x500500
[3200010000] TB: Preparing to send data 0x501501
[3202510000] TB: Preparing to send data 0x502502
[3205010000] TB: Preparing to send data 0x503503
[3207510000] TB: Preparing to send data 0x504504
[3210010000] TB: Preparing to send data 0x505505
[3212510000] TB: Preparing to send data 0x506506
[3215010000] TB: Preparing to send data 0x507507
[3217510000] TB: Preparing to send data 0x508508
[3220010000] TB: Preparing to send data 0x509509
[3222510000] TB: Preparing to send data 0x50a50a
[3225010000] TB: Preparing to send data 0x50b50b
[3227510000] TB: Preparing to send data 0x50c50c
[3230010000] TB: Preparing to send data 0x50d50d
[3232510000] TB: Preparing to send data 0x50e50e
[3235010000] TB: Preparing to send data 0x50f50f
[3237510000] TB: Preparing to send data 0x510510
[3240010000] TB: Preparing to send data 0x511511
[3242510000] TB: Preparing to send data 0x512512
[3245010000] TB: Preparing to send data 0x513513
[3247510000] TB: Preparing to send data 0x514514
[3250010000] TB: Preparing to send data 0x515515
[3252510000] TB: Preparing to send data 0x516516
[3255010000] TB: Preparing to send data 0x517517
[3257510000] TB: Preparing to send data 0x518518
[3260010000] TB: Preparing to send data 0x519519
[3262510000] TB: Preparing to send data 0x51a51a
[3265010000] TB: Preparing to send data 0x51b51b
[3267510000] TB: Preparing to send data 0x51c51c
[3270010000] TB: Preparing to send data 0x51d51d
[3272510000] TB: Preparing to send data 0x51e51e
[3275010000] TB: Preparing to send data 0x51f51f
[3277510000] TB: Preparing to send data 0x520520
[3280010000] TB: Preparing to send data 0x521521
[3282510000] TB: Preparing to send data 0x522522
[3285010000] TB: Preparing to send data 0x523523
[3287510000] TB: Preparing to send data 0x524524
[3290010000] TB: Preparing to send data 0x525525
[3292510000] TB: Preparing to send data 0x526526
[3295010000] TB: Preparing to send data 0x527527
[3297510000] TB: Preparing to send data 0x528528
[3300010000] TB: Preparing to send data 0x529529
[3302510000] TB: Preparing to send data 0x52a52a
[3305010000] TB: Preparing to send data 0x52b52b
[3307510000] TB: Preparing to send data 0x52c52c
[3310010000] TB: Preparing to send data 0x52d52d
[3312510000] TB: Preparing to send data 0x52e52e
[3315010000] TB: Preparing to send data 0x52f52f
[3317510000] TB: Preparing to send data 0x530530
[3320010000] TB: Preparing to send data 0x531531
[3322510000] TB: Preparing to send data 0x532532
[3325010000] TB: Preparing to send data 0x533533
[3327510000] TB: Preparing to send data 0x534534
[3330010000] TB: Preparing to send data 0x535535
[3332510000] TB: Preparing to send data 0x536536
[3335010000] TB: Preparing to send data 0x537537
[3337510000] TB: Preparing to send data 0x538538
[3340010000] TB: Preparing to send data 0x539539
[3342510000] TB: Preparing to send data 0x53a53a
[3345010000] TB: Preparing to send data 0x53b53b
[3347510000] TB: Preparing to send data 0x53c53c
[3350010000] TB: Preparing to send data 0x53d53d
[3352510000] TB: Preparing to send data 0x53e53e
[3355010000] TB: Preparing to send data 0x53f53f
[3357510000] TB: Preparing to send data 0x540540
[3360010000] TB: Preparing to send data 0x541541
[3362510000] TB: Preparing to send data 0x542542
[3365010000] TB: Preparing to send data 0x543543
[3367510000] TB: Preparing to send data 0x544544
[3370010000] TB: Preparing to send data 0x545545
[3372510000] TB: Preparing to send data 0x546546
[3375010000] TB: Preparing to send data 0x547547
[3377510000] TB: Preparing to send data 0x548548
[3380010000] TB: Preparing to send data 0x549549
[3382510000] TB: Preparing to send data 0x54a54a
[3385010000] TB: Preparing to send data 0x54b54b
[3387510000] TB: Preparing to send data 0x54c54c
[3390010000] TB: Preparing to send data 0x54d54d
[3392510000] TB: Preparing to send data 0x54e54e
[3395010000] TB: Preparing to send data 0x54f54f
[3397510000] TB: Preparing to send data 0x550550
[3400010000] TB: Preparing to send data 0x551551
[3402510000] TB: Preparing to send data 0x552552
[3405010000] TB: Preparing to send data 0x553553
[3407510000] TB: Preparing to send data 0x554554
[3410010000] TB: Preparing to send data 0x555555
[3412510000] TB: Preparing to send data 0x556556
[3415010000] TB: Preparing to send data 0x557557
[3417510000] TB: Preparing to send data 0x558558
[3420010000] TB: Preparing to send data 0x559559
[3422510000] TB: Preparing to send data 0x55a55a
[3425010000] TB: Preparing to send data 0x55b55b
[3427510000] TB: Preparing to send data 0x55c55c
[3430010000] TB: Preparing to send data 0x55d55d
[3432510000] TB: Preparing to send data 0x55e55e
[3435010000] TB: Preparing to send data 0x55f55f
[3437510000] TB: Preparing to send data 0x560560
[3440010000] TB: Preparing to send data 0x561561
[3442510000] TB: Preparing to send data 0x562562
[3445010000] TB: Preparing to send data 0x563563
[3447510000] TB: Preparing to send data 0x564564
[3450010000] TB: Preparing to send data 0x565565
[3452510000] TB: Preparing to send data 0x566566
[3455010000] TB: Preparing to send data 0x567567
[3457510000] TB: Preparing to send data 0x568568
[3460010000] TB: Preparing to send data 0x569569
[3462510000] TB: Preparing to send data 0x56a56a
[3465010000] TB: Preparing to send data 0x56b56b
[3467510000] TB: Preparing to send data 0x56c56c
[3470010000] TB: Preparing to send data 0x56d56d
[3472510000] TB: Preparing to send data 0x56e56e
[3475010000] TB: Preparing to send data 0x56f56f
[3477510000] TB: Preparing to send data 0x570570
[3480010000] TB: Preparing to send data 0x571571
[3482510000] TB: Preparing to send data 0x572572
[3485010000] TB: Preparing to send data 0x573573
[3487510000] TB: Preparing to send data 0x574574
[3490010000] TB: Preparing to send data 0x575575
[3492510000] TB: Preparing to send data 0x576576
[3495010000] TB: Preparing to send data 0x577577
[3497510000] TB: Preparing to send data 0x578578
[3500010000] TB: Preparing to send data 0x579579
[3502510000] TB: Preparing to send data 0x57a57a
[3505010000] TB: Preparing to send data 0x57b57b
[3507510000] TB: Preparing to send data 0x57c57c
[3510010000] TB: Preparing to send data 0x57d57d
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
[10000] TB: Preparing to send data 0x001001
Reset released, simulation running...
run all
[2510000] TB: Preparing to send data 0x002002
[5010000] TB: Preparing to send data 0x003003
[7510000] TB: Preparing to send data 0x004004
[10010000] TB: Preparing to send data 0x005005
[12510000] TB: Preparing to send data 0x006006
[15010000] TB: Preparing to send data 0x007007
[17510000] TB: Preparing to send data 0x008008
[20010000] TB: Preparing to send data 0x009009
[22510000] TB: Preparing to send data 0x00a00a
[25010000] TB: Preparing to send data 0x00b00b
[27510000] TB: Preparing to send data 0x00c00c
[30010000] TB: Preparing to send data 0x00d00d
[32510000] TB: Preparing to send data 0x00e00e
[35010000] TB: Preparing to send data 0x00f00f
[37510000] TB: Preparing to send data 0x010010
[40010000] TB: Preparing to send data 0x011011
[42510000] TB: Preparing to send data 0x012012
[45010000] TB: Preparing to send data 0x013013
[47510000] TB: Preparing to send data 0x014014
[50010000] TB: Preparing to send data 0x015015
[52510000] TB: Preparing to send data 0x016016
[55010000] TB: Preparing to send data 0x017017
[57510000] TB: Preparing to send data 0x018018
[60010000] TB: Preparing to send data 0x019019
[62510000] TB: Preparing to send data 0x01a01a
[65010000] TB: Preparing to send data 0x01b01b
[67510000] TB: Preparing to send data 0x01c01c
[70010000] TB: Preparing to send data 0x01d01d
[72510000] TB: Preparing to send data 0x01e01e
[75010000] TB: Preparing to send data 0x01f01f
[77510000] TB: Preparing to send data 0x020020
[80010000] TB: Preparing to send data 0x021021
[82510000] TB: Preparing to send data 0x022022
[85010000] TB: Preparing to send data 0x023023
[87510000] TB: Preparing to send data 0x024024
[90010000] TB: Preparing to send data 0x025025
[92510000] TB: Preparing to send data 0x026026
[95010000] TB: Preparing to send data 0x027027
[97510000] TB: Preparing to send data 0x028028
[100010000] TB: Preparing to send data 0x029029
[102510000] TB: Preparing to send data 0x02a02a
[105010000] TB: Preparing to send data 0x02b02b
[107510000] TB: Preparing to send data 0x02c02c
[110010000] TB: Preparing to send data 0x02d02d
[112510000] TB: Preparing to send data 0x02e02e
[115010000] TB: Preparing to send data 0x02f02f
[117510000] TB: Preparing to send data 0x030030
[120010000] TB: Preparing to send data 0x031031
[122510000] TB: Preparing to send data 0x032032
[125010000] TB: Preparing to send data 0x033033
[127510000] TB: Preparing to send data 0x034034
[130010000] TB: Preparing to send data 0x035035
[132510000] TB: Preparing to send data 0x036036
[135010000] TB: Preparing to send data 0x037037
[137510000] TB: Preparing to send data 0x038038
[140010000] TB: Preparing to send data 0x039039
[142510000] TB: Preparing to send data 0x03a03a
[145010000] TB: Preparing to send data 0x03b03b
[147510000] TB: Preparing to send data 0x03c03c
[150010000] TB: Preparing to send data 0x03d03d
[152510000] TB: Preparing to send data 0x03e03e
[155010000] TB: Preparing to send data 0x03f03f
[157510000] TB: Preparing to send data 0x040040
[160010000] TB: Preparing to send data 0x041041
[162510000] TB: Preparing to send data 0x042042
[165010000] TB: Preparing to send data 0x043043
[167510000] TB: Preparing to send data 0x044044
[170010000] TB: Preparing to send data 0x045045
[172510000] TB: Preparing to send data 0x046046
[175010000] TB: Preparing to send data 0x047047
[177510000] TB: Preparing to send data 0x048048
[180010000] TB: Preparing to send data 0x049049
[182510000] TB: Preparing to send data 0x04a04a
[185010000] TB: Preparing to send data 0x04b04b
[187510000] TB: Preparing to send data 0x04c04c
[190010000] TB: Preparing to send data 0x04d04d
[192510000] TB: Preparing to send data 0x04e04e
[195010000] TB: Preparing to send data 0x04f04f
[197510000] TB: Preparing to send data 0x050050
[200010000] TB: Preparing to send data 0x051051
[202510000] TB: Preparing to send data 0x052052
[205010000] TB: Preparing to send data 0x053053
[207510000] TB: Preparing to send data 0x054054
[210010000] TB: Preparing to send data 0x055055
[212510000] TB: Preparing to send data 0x056056
[215010000] TB: Preparing to send data 0x057057
[217510000] TB: Preparing to send data 0x058058
[220010000] TB: Preparing to send data 0x059059
[222510000] TB: Preparing to send data 0x05a05a
[225010000] TB: Preparing to send data 0x05b05b
[227510000] TB: Preparing to send data 0x05c05c
[230010000] TB: Preparing to send data 0x05d05d
[232510000] TB: Preparing to send data 0x05e05e
[235010000] TB: Preparing to send data 0x05f05f
[237510000] TB: Preparing to send data 0x060060
[240010000] TB: Preparing to send data 0x061061
[242510000] TB: Preparing to send data 0x062062
[245010000] TB: Preparing to send data 0x063063
[247510000] TB: Preparing to send data 0x064064
[250010000] TB: Preparing to send data 0x065065
[252510000] TB: Preparing to send data 0x066066
[255010000] TB: Preparing to send data 0x067067
[257510000] TB: Preparing to send data 0x068068
[260010000] TB: Preparing to send data 0x069069
[262510000] TB: Preparing to send data 0x06a06a
[265010000] TB: Preparing to send data 0x06b06b
[267510000] TB: Preparing to send data 0x06c06c
[270010000] TB: Preparing to send data 0x06d06d
[272510000] TB: Preparing to send data 0x06e06e
[275010000] TB: Preparing to send data 0x06f06f
[277510000] TB: Preparing to send data 0x070070
[280010000] TB: Preparing to send data 0x071071
[282510000] TB: Preparing to send data 0x072072
[285010000] TB: Preparing to send data 0x073073
[287510000] TB: Preparing to send data 0x074074
[290010000] TB: Preparing to send data 0x075075
[292510000] TB: Preparing to send data 0x076076
[295010000] TB: Preparing to send data 0x077077
[297510000] TB: Preparing to send data 0x078078
[300010000] TB: Preparing to send data 0x079079
[302510000] TB: Preparing to send data 0x07a07a
[305010000] TB: Preparing to send data 0x07b07b
[307510000] TB: Preparing to send data 0x07c07c
[310010000] TB: Preparing to send data 0x07d07d
[312510000] TB: Preparing to send data 0x07e07e
[315010000] TB: Preparing to send data 0x07f07f
[317510000] TB: Preparing to send data 0x080080
[320010000] TB: Preparing to send data 0x081081
[322510000] TB: Preparing to send data 0x082082
[325010000] TB: Preparing to send data 0x083083
[327510000] TB: Preparing to send data 0x084084
[330010000] TB: Preparing to send data 0x085085
[332510000] TB: Preparing to send data 0x086086
[335010000] TB: Preparing to send data 0x087087
[337510000] TB: Preparing to send data 0x088088
[340010000] TB: Preparing to send data 0x089089
[342510000] TB: Preparing to send data 0x08a08a
[345010000] TB: Preparing to send data 0x08b08b
[347510000] TB: Preparing to send data 0x08c08c
[350010000] TB: Preparing to send data 0x08d08d
[352510000] TB: Preparing to send data 0x08e08e
[355010000] TB: Preparing to send data 0x08f08f
[357510000] TB: Preparing to send data 0x090090
[360010000] TB: Preparing to send data 0x091091
[362510000] TB: Preparing to send data 0x092092
[365010000] TB: Preparing to send data 0x093093
[367510000] TB: Preparing to send data 0x094094
[370010000] TB: Preparing to send data 0x095095
[372510000] TB: Preparing to send data 0x096096
[375010000] TB: Preparing to send data 0x097097
[377510000] TB: Preparing to send data 0x098098
[380010000] TB: Preparing to send data 0x099099
[382510000] TB: Preparing to send data 0x09a09a
[385010000] TB: Preparing to send data 0x09b09b
[387510000] TB: Preparing to send data 0x09c09c
[390010000] TB: Preparing to send data 0x09d09d
[392510000] TB: Preparing to send data 0x09e09e
[395010000] TB: Preparing to send data 0x09f09f
[397510000] TB: Preparing to send data 0x0a00a0
[400010000] TB: Preparing to send data 0x0a10a1
[402510000] TB: Preparing to send data 0x0a20a2
[405010000] TB: Preparing to send data 0x0a30a3
[407510000] TB: Preparing to send data 0x0a40a4
[410010000] TB: Preparing to send data 0x0a50a5
[412510000] TB: Preparing to send data 0x0a60a6
[415010000] TB: Preparing to send data 0x0a70a7
[417510000] TB: Preparing to send data 0x0a80a8
[420010000] TB: Preparing to send data 0x0a90a9
[422510000] TB: Preparing to send data 0x0aa0aa
[425010000] TB: Preparing to send data 0x0ab0ab
[427510000] TB: Preparing to send data 0x0ac0ac
[430010000] TB: Preparing to send data 0x0ad0ad
[432510000] TB: Preparing to send data 0x0ae0ae
[435010000] TB: Preparing to send data 0x0af0af
[437510000] TB: Preparing to send data 0x0b00b0
[440010000] TB: Preparing to send data 0x0b10b1
[442510000] TB: Preparing to send data 0x0b20b2
[445010000] TB: Preparing to send data 0x0b30b3
[447510000] TB: Preparing to send data 0x0b40b4
[450010000] TB: Preparing to send data 0x0b50b5
[452510000] TB: Preparing to send data 0x0b60b6
[455010000] TB: Preparing to send data 0x0b70b7
[457510000] TB: Preparing to send data 0x0b80b8
[460010000] TB: Preparing to send data 0x0b90b9
[462510000] TB: Preparing to send data 0x0ba0ba
[465010000] TB: Preparing to send data 0x0bb0bb
[467510000] TB: Preparing to send data 0x0bc0bc
[470010000] TB: Preparing to send data 0x0bd0bd
[472510000] TB: Preparing to send data 0x0be0be
[475010000] TB: Preparing to send data 0x0bf0bf
[477510000] TB: Preparing to send data 0x0c00c0
[480010000] TB: Preparing to send data 0x0c10c1
[482510000] TB: Preparing to send data 0x0c20c2
[485010000] TB: Preparing to send data 0x0c30c3
[487510000] TB: Preparing to send data 0x0c40c4
[490010000] TB: Preparing to send data 0x0c50c5
[492510000] TB: Preparing to send data 0x0c60c6
[495010000] TB: Preparing to send data 0x0c70c7
[497510000] TB: Preparing to send data 0x0c80c8
[500010000] TB: Preparing to send data 0x0c90c9
[502510000] TB: Preparing to send data 0x0ca0ca
[505010000] TB: Preparing to send data 0x0cb0cb
[507510000] TB: Preparing to send data 0x0cc0cc
[510010000] TB: Preparing to send data 0x0cd0cd
[512510000] TB: Preparing to send data 0x0ce0ce
[515010000] TB: Preparing to send data 0x0cf0cf
[517510000] TB: Preparing to send data 0x0d00d0
[520010000] TB: Preparing to send data 0x0d10d1
[522510000] TB: Preparing to send data 0x0d20d2
[525010000] TB: Preparing to send data 0x0d30d3
[527510000] TB: Preparing to send data 0x0d40d4
[530010000] TB: Preparing to send data 0x0d50d5
[532510000] TB: Preparing to send data 0x0d60d6
[535010000] TB: Preparing to send data 0x0d70d7
[537510000] TB: Preparing to send data 0x0d80d8
[540010000] TB: Preparing to send data 0x0d90d9
[542510000] TB: Preparing to send data 0x0da0da
[545010000] TB: Preparing to send data 0x0db0db
[547510000] TB: Preparing to send data 0x0dc0dc
[550010000] TB: Preparing to send data 0x0dd0dd
[552510000] TB: Preparing to send data 0x0de0de
[555010000] TB: Preparing to send data 0x0df0df
[557510000] TB: Preparing to send data 0x0e00e0
[560010000] TB: Preparing to send data 0x0e10e1
[562510000] TB: Preparing to send data 0x0e20e2
[565010000] TB: Preparing to send data 0x0e30e3
[567510000] TB: Preparing to send data 0x0e40e4
[570010000] TB: Preparing to send data 0x0e50e5
[572510000] TB: Preparing to send data 0x0e60e6
[575010000] TB: Preparing to send data 0x0e70e7
[577510000] TB: Preparing to send data 0x0e80e8
[580010000] TB: Preparing to send data 0x0e90e9
[582510000] TB: Preparing to send data 0x0ea0ea
[585010000] TB: Preparing to send data 0x0eb0eb
[587510000] TB: Preparing to send data 0x0ec0ec
[590010000] TB: Preparing to send data 0x0ed0ed
[592510000] TB: Preparing to send data 0x0ee0ee
[595010000] TB: Preparing to send data 0x0ef0ef
[597510000] TB: Preparing to send data 0x0f00f0
[600010000] TB: Preparing to send data 0x0f10f1
[602510000] TB: Preparing to send data 0x0f20f2
[605010000] TB: Preparing to send data 0x0f30f3
[607510000] TB: Preparing to send data 0x0f40f4
[610010000] TB: Preparing to send data 0x0f50f5
[612510000] TB: Preparing to send data 0x0f60f6
[615010000] TB: Preparing to send data 0x0f70f7
[617510000] TB: Preparing to send data 0x0f80f8
[620010000] TB: Preparing to send data 0x0f90f9
[622510000] TB: Preparing to send data 0x0fa0fa
[625010000] TB: Preparing to send data 0x0fb0fb
[627510000] TB: Preparing to send data 0x0fc0fc
[630010000] TB: Preparing to send data 0x0fd0fd
[632510000] TB: Preparing to send data 0x0fe0fe
[635010000] TB: Preparing to send data 0x0ff0ff
[637510000] TB: Preparing to send data 0x100100
[640010000] TB: Preparing to send data 0x101101
[642510000] TB: Preparing to send data 0x102102
[645010000] TB: Preparing to send data 0x103103
[647510000] TB: Preparing to send data 0x104104
[650010000] TB: Preparing to send data 0x105105
[652510000] TB: Preparing to send data 0x106106
[655010000] TB: Preparing to send data 0x107107
[657510000] TB: Preparing to send data 0x108108
[660010000] TB: Preparing to send data 0x109109
[662510000] TB: Preparing to send data 0x10a10a
[665010000] TB: Preparing to send data 0x10b10b
[667510000] TB: Preparing to send data 0x10c10c
[670010000] TB: Preparing to send data 0x10d10d
[672510000] TB: Preparing to send data 0x10e10e
[675010000] TB: Preparing to send data 0x10f10f
[677510000] TB: Preparing to send data 0x110110
[680010000] TB: Preparing to send data 0x111111
[682510000] TB: Preparing to send data 0x112112
[685010000] TB: Preparing to send data 0x113113
[687510000] TB: Preparing to send data 0x114114
[690010000] TB: Preparing to send data 0x115115
[692510000] TB: Preparing to send data 0x116116
[695010000] TB: Preparing to send data 0x117117
[697510000] TB: Preparing to send data 0x118118
[700010000] TB: Preparing to send data 0x119119
[702510000] TB: Preparing to send data 0x11a11a
[705010000] TB: Preparing to send data 0x11b11b
[707510000] TB: Preparing to send data 0x11c11c
[710010000] TB: Preparing to send data 0x11d11d
[712510000] TB: Preparing to send data 0x11e11e
[715010000] TB: Preparing to send data 0x11f11f
[717510000] TB: Preparing to send data 0x120120
[720010000] TB: Preparing to send data 0x121121
[722510000] TB: Preparing to send data 0x122122
[725010000] TB: Preparing to send data 0x123123
[727510000] TB: Preparing to send data 0x124124
[730010000] TB: Preparing to send data 0x125125
[732510000] TB: Preparing to send data 0x126126
[735010000] TB: Preparing to send data 0x127127
[737510000] TB: Preparing to send data 0x128128
[740010000] TB: Preparing to send data 0x129129
[742510000] TB: Preparing to send data 0x12a12a
[745010000] TB: Preparing to send data 0x12b12b
[747510000] TB: Preparing to send data 0x12c12c
[750010000] TB: Preparing to send data 0x12d12d
[752510000] TB: Preparing to send data 0x12e12e
[755010000] TB: Preparing to send data 0x12f12f
[757510000] TB: Preparing to send data 0x130130
[760010000] TB: Preparing to send data 0x131131
[762510000] TB: Preparing to send data 0x132132
[765010000] TB: Preparing to send data 0x133133
[767510000] TB: Preparing to send data 0x134134
[770010000] TB: Preparing to send data 0x135135
[772510000] TB: Preparing to send data 0x136136
[775010000] TB: Preparing to send data 0x137137
[777510000] TB: Preparing to send data 0x138138
[780010000] TB: Preparing to send data 0x139139
[782510000] TB: Preparing to send data 0x13a13a
[785010000] TB: Preparing to send data 0x13b13b
[787510000] TB: Preparing to send data 0x13c13c
[790010000] TB: Preparing to send data 0x13d13d
[792510000] TB: Preparing to send data 0x13e13e
[795010000] TB: Preparing to send data 0x13f13f
[797510000] TB: Preparing to send data 0x140140
[800010000] TB: Preparing to send data 0x141141
[802510000] TB: Preparing to send data 0x142142
[805010000] TB: Preparing to send data 0x143143
[807510000] TB: Preparing to send data 0x144144
[810010000] TB: Preparing to send data 0x145145
[812510000] TB: Preparing to send data 0x146146
[815010000] TB: Preparing to send data 0x147147
[817510000] TB: Preparing to send data 0x148148
[820010000] TB: Preparing to send data 0x149149
[822510000] TB: Preparing to send data 0x14a14a
[825010000] TB: Preparing to send data 0x14b14b
[827510000] TB: Preparing to send data 0x14c14c
[830010000] TB: Preparing to send data 0x14d14d
[832510000] TB: Preparing to send data 0x14e14e
[835010000] TB: Preparing to send data 0x14f14f
[837510000] TB: Preparing to send data 0x150150
[840010000] TB: Preparing to send data 0x151151
[842510000] TB: Preparing to send data 0x152152
[845010000] TB: Preparing to send data 0x153153
[847510000] TB: Preparing to send data 0x154154
[850010000] TB: Preparing to send data 0x155155
[852510000] TB: Preparing to send data 0x156156
[855010000] TB: Preparing to send data 0x157157
[857510000] TB: Preparing to send data 0x158158
[860010000] TB: Preparing to send data 0x159159
[862510000] TB: Preparing to send data 0x15a15a
[865010000] TB: Preparing to send data 0x15b15b
[867510000] TB: Preparing to send data 0x15c15c
[870010000] TB: Preparing to send data 0x15d15d
[872510000] TB: Preparing to send data 0x15e15e
[875010000] TB: Preparing to send data 0x15f15f
[877510000] TB: Preparing to send data 0x160160
[880010000] TB: Preparing to send data 0x161161
[882510000] TB: Preparing to send data 0x162162
[885010000] TB: Preparing to send data 0x163163
[887510000] TB: Preparing to send data 0x164164
[890010000] TB: Preparing to send data 0x165165
[892510000] TB: Preparing to send data 0x166166
[895010000] TB: Preparing to send data 0x167167
[897510000] TB: Preparing to send data 0x168168
[900010000] TB: Preparing to send data 0x169169
[902510000] TB: Preparing to send data 0x16a16a
[905010000] TB: Preparing to send data 0x16b16b
[907510000] TB: Preparing to send data 0x16c16c
[910010000] TB: Preparing to send data 0x16d16d
[912510000] TB: Preparing to send data 0x16e16e
[915010000] TB: Preparing to send data 0x16f16f
[917510000] TB: Preparing to send data 0x170170
[920010000] TB: Preparing to send data 0x171171
[922510000] TB: Preparing to send data 0x172172
[925010000] TB: Preparing to send data 0x173173
[927510000] TB: Preparing to send data 0x174174
[930010000] TB: Preparing to send data 0x175175
[932510000] TB: Preparing to send data 0x176176
[935010000] TB: Preparing to send data 0x177177
[937510000] TB: Preparing to send data 0x178178
[940010000] TB: Preparing to send data 0x179179
[942510000] TB: Preparing to send data 0x17a17a
[945010000] TB: Preparing to send data 0x17b17b
[947510000] TB: Preparing to send data 0x17c17c
[950010000] TB: Preparing to send data 0x17d17d
[952510000] TB: Preparing to send data 0x17e17e
[955010000] TB: Preparing to send data 0x17f17f
[957510000] TB: Preparing to send data 0x180180
[960010000] TB: Preparing to send data 0x181181
[962510000] TB: Preparing to send data 0x182182
[965010000] TB: Preparing to send data 0x183183
[967510000] TB: Preparing to send data 0x184184
[970010000] TB: Preparing to send data 0x185185
[972510000] TB: Preparing to send data 0x186186
[975010000] TB: Preparing to send data 0x187187
[977510000] TB: Preparing to send data 0x188188
[980010000] TB: Preparing to send data 0x189189
[982510000] TB: Preparing to send data 0x18a18a
[985010000] TB: Preparing to send data 0x18b18b
[987510000] TB: Preparing to send data 0x18c18c
[990010000] TB: Preparing to send data 0x18d18d
[992510000] TB: Preparing to send data 0x18e18e
[995010000] TB: Preparing to send data 0x18f18f
[997510000] TB: Preparing to send data 0x190190
[1000010000] TB: Preparing to send data 0x191191
[1002510000] TB: Preparing to send data 0x192192
[1005010000] TB: Preparing to send data 0x193193
[1007510000] TB: Preparing to send data 0x194194
[1010010000] TB: Preparing to send data 0x195195
[1012510000] TB: Preparing to send data 0x196196
[1015010000] TB: Preparing to send data 0x197197
[1017510000] TB: Preparing to send data 0x198198
[1020010000] TB: Preparing to send data 0x199199
[1022510000] TB: Preparing to send data 0x19a19a
[1025010000] TB: Preparing to send data 0x19b19b
[1027510000] TB: Preparing to send data 0x19c19c
[1030010000] TB: Preparing to send data 0x19d19d
[1032510000] TB: Preparing to send data 0x19e19e
[1035010000] TB: Preparing to send data 0x19f19f
[1037510000] TB: Preparing to send data 0x1a01a0
[1040010000] TB: Preparing to send data 0x1a11a1
[1042510000] TB: Preparing to send data 0x1a21a2
[1045010000] TB: Preparing to send data 0x1a31a3
[1047510000] TB: Preparing to send data 0x1a41a4
[1050010000] TB: Preparing to send data 0x1a51a5
[1052510000] TB: Preparing to send data 0x1a61a6
[1055010000] TB: Preparing to send data 0x1a71a7
[1057510000] TB: Preparing to send data 0x1a81a8
[1060010000] TB: Preparing to send data 0x1a91a9
[1062510000] TB: Preparing to send data 0x1aa1aa
[1065010000] TB: Preparing to send data 0x1ab1ab
[1067510000] TB: Preparing to send data 0x1ac1ac
[1070010000] TB: Preparing to send data 0x1ad1ad
[1072510000] TB: Preparing to send data 0x1ae1ae
[1075010000] TB: Preparing to send data 0x1af1af
[1077510000] TB: Preparing to send data 0x1b01b0
[1080010000] TB: Preparing to send data 0x1b11b1
[1082510000] TB: Preparing to send data 0x1b21b2
[1085010000] TB: Preparing to send data 0x1b31b3
[1087510000] TB: Preparing to send data 0x1b41b4
[1090010000] TB: Preparing to send data 0x1b51b5
[1092510000] TB: Preparing to send data 0x1b61b6
[1095010000] TB: Preparing to send data 0x1b71b7
[1097510000] TB: Preparing to send data 0x1b81b8
[1100010000] TB: Preparing to send data 0x1b91b9
[1102510000] TB: Preparing to send data 0x1ba1ba
[1105010000] TB: Preparing to send data 0x1bb1bb
[1107510000] TB: Preparing to send data 0x1bc1bc
[1110010000] TB: Preparing to send data 0x1bd1bd
[1112510000] TB: Preparing to send data 0x1be1be
[1115010000] TB: Preparing to send data 0x1bf1bf
[1117510000] TB: Preparing to send data 0x1c01c0
[1120010000] TB: Preparing to send data 0x1c11c1
[1122510000] TB: Preparing to send data 0x1c21c2
[1125010000] TB: Preparing to send data 0x1c31c3
[1127510000] TB: Preparing to send data 0x1c41c4
[1130010000] TB: Preparing to send data 0x1c51c5
[1132510000] TB: Preparing to send data 0x1c61c6
[1135010000] TB: Preparing to send data 0x1c71c7
[1137510000] TB: Preparing to send data 0x1c81c8
[1140010000] TB: Preparing to send data 0x1c91c9
[1142510000] TB: Preparing to send data 0x1ca1ca
[1145010000] TB: Preparing to send data 0x1cb1cb
[1147510000] TB: Preparing to send data 0x1cc1cc
[1150010000] TB: Preparing to send data 0x1cd1cd
[1152510000] TB: Preparing to send data 0x1ce1ce
[1155010000] TB: Preparing to send data 0x1cf1cf
[1157510000] TB: Preparing to send data 0x1d01d0
[1160010000] TB: Preparing to send data 0x1d11d1
[1162510000] TB: Preparing to send data 0x1d21d2
[1165010000] TB: Preparing to send data 0x1d31d3
[1167510000] TB: Preparing to send data 0x1d41d4
[1170010000] TB: Preparing to send data 0x1d51d5
[1172510000] TB: Preparing to send data 0x1d61d6
[1175010000] TB: Preparing to send data 0x1d71d7
[1177510000] TB: Preparing to send data 0x1d81d8
[1180010000] TB: Preparing to send data 0x1d91d9
[1182510000] TB: Preparing to send data 0x1da1da
[1185010000] TB: Preparing to send data 0x1db1db
[1187510000] TB: Preparing to send data 0x1dc1dc
[1190010000] TB: Preparing to send data 0x1dd1dd
[1192510000] TB: Preparing to send data 0x1de1de
[1195010000] TB: Preparing to send data 0x1df1df
[1197510000] TB: Preparing to send data 0x1e01e0
[1200010000] TB: Preparing to send data 0x1e11e1
[1202510000] TB: Preparing to send data 0x1e21e2
[1205010000] TB: Preparing to send data 0x1e31e3
[1207510000] TB: Preparing to send data 0x1e41e4
[1210010000] TB: Preparing to send data 0x1e51e5
[1212510000] TB: Preparing to send data 0x1e61e6
[1215010000] TB: Preparing to send data 0x1e71e7
[1217510000] TB: Preparing to send data 0x1e81e8
[1220010000] TB: Preparing to send data 0x1e91e9
[1222510000] TB: Preparing to send data 0x1ea1ea
[1225010000] TB: Preparing to send data 0x1eb1eb
[1227510000] TB: Preparing to send data 0x1ec1ec
[1230010000] TB: Preparing to send data 0x1ed1ed
[1232510000] TB: Preparing to send data 0x1ee1ee
[1235010000] TB: Preparing to send data 0x1ef1ef
[1237510000] TB: Preparing to send data 0x1f01f0
[1240010000] TB: Preparing to send data 0x1f11f1
[1242510000] TB: Preparing to send data 0x1f21f2
[1245010000] TB: Preparing to send data 0x1f31f3
[1247510000] TB: Preparing to send data 0x1f41f4
[1250010000] TB: Preparing to send data 0x1f51f5
[1252510000] TB: Preparing to send data 0x1f61f6
[1255010000] TB: Preparing to send data 0x1f71f7
[1257510000] TB: Preparing to send data 0x1f81f8
[1260010000] TB: Preparing to send data 0x1f91f9
[1262510000] TB: Preparing to send data 0x1fa1fa
[1265010000] TB: Preparing to send data 0x1fb1fb
[1267510000] TB: Preparing to send data 0x1fc1fc
[1270010000] TB: Preparing to send data 0x1fd1fd
[1272510000] TB: Preparing to send data 0x1fe1fe
[1275010000] TB: Preparing to send data 0x1ff1ff
[1277510000] TB: Preparing to send data 0x200200
[1280010000] TB: Preparing to send data 0x201201
[1282510000] TB: Preparing to send data 0x202202
[1285010000] TB: Preparing to send data 0x203203
[1287510000] TB: Preparing to send data 0x204204
[1290010000] TB: Preparing to send data 0x205205
[1292510000] TB: Preparing to send data 0x206206
[1295010000] TB: Preparing to send data 0x207207
[1297510000] TB: Preparing to send data 0x208208
[1300010000] TB: Preparing to send data 0x209209
[1302510000] TB: Preparing to send data 0x20a20a
[1305010000] TB: Preparing to send data 0x20b20b
[1307510000] TB: Preparing to send data 0x20c20c
[1310010000] TB: Preparing to send data 0x20d20d
[1312510000] TB: Preparing to send data 0x20e20e
[1315010000] TB: Preparing to send data 0x20f20f
[1317510000] TB: Preparing to send data 0x210210
[1320010000] TB: Preparing to send data 0x211211
[1322510000] TB: Preparing to send data 0x212212
[1325010000] TB: Preparing to send data 0x213213
[1327510000] TB: Preparing to send data 0x214214
[1330010000] TB: Preparing to send data 0x215215
[1332510000] TB: Preparing to send data 0x216216
[1335010000] TB: Preparing to send data 0x217217
[1337510000] TB: Preparing to send data 0x218218
[1340010000] TB: Preparing to send data 0x219219
[1342510000] TB: Preparing to send data 0x21a21a
[1345010000] TB: Preparing to send data 0x21b21b
[1347510000] TB: Preparing to send data 0x21c21c
[1350010000] TB: Preparing to send data 0x21d21d
[1352510000] TB: Preparing to send data 0x21e21e
[1355010000] TB: Preparing to send data 0x21f21f
[1357510000] TB: Preparing to send data 0x220220
[1360010000] TB: Preparing to send data 0x221221
[1362510000] TB: Preparing to send data 0x222222
[1365010000] TB: Preparing to send data 0x223223
[1367510000] TB: Preparing to send data 0x224224
[1370010000] TB: Preparing to send data 0x225225
[1372510000] TB: Preparing to send data 0x226226
[1375010000] TB: Preparing to send data 0x227227
[1377510000] TB: Preparing to send data 0x228228
[1380010000] TB: Preparing to send data 0x229229
[1382510000] TB: Preparing to send data 0x22a22a
[1385010000] TB: Preparing to send data 0x22b22b
[1387510000] TB: Preparing to send data 0x22c22c
[1390010000] TB: Preparing to send data 0x22d22d
[1392510000] TB: Preparing to send data 0x22e22e
[1395010000] TB: Preparing to send data 0x22f22f
[1397510000] TB: Preparing to send data 0x230230
[1400010000] TB: Preparing to send data 0x231231
[1402510000] TB: Preparing to send data 0x232232
[1405010000] TB: Preparing to send data 0x233233
[1407510000] TB: Preparing to send data 0x234234
[1410010000] TB: Preparing to send data 0x235235
[1412510000] TB: Preparing to send data 0x236236
[1415010000] TB: Preparing to send data 0x237237
[1417510000] TB: Preparing to send data 0x238238
[1420010000] TB: Preparing to send data 0x239239
[1422510000] TB: Preparing to send data 0x23a23a
[1425010000] TB: Preparing to send data 0x23b23b
[1427510000] TB: Preparing to send data 0x23c23c
[1430010000] TB: Preparing to send data 0x23d23d
[1432510000] TB: Preparing to send data 0x23e23e
[1435010000] TB: Preparing to send data 0x23f23f
[1437510000] TB: Preparing to send data 0x240240
[1440010000] TB: Preparing to send data 0x241241
[1442510000] TB: Preparing to send data 0x242242
[1445010000] TB: Preparing to send data 0x243243
[1447510000] TB: Preparing to send data 0x244244
[1450010000] TB: Preparing to send data 0x245245
[1452510000] TB: Preparing to send data 0x246246
[1455010000] TB: Preparing to send data 0x247247
[1457510000] TB: Preparing to send data 0x248248
[1460010000] TB: Preparing to send data 0x249249
[1462510000] TB: Preparing to send data 0x24a24a
[1465010000] TB: Preparing to send data 0x24b24b
[1467510000] TB: Preparing to send data 0x24c24c
[1470010000] TB: Preparing to send data 0x24d24d
[1472510000] TB: Preparing to send data 0x24e24e
[1475010000] TB: Preparing to send data 0x24f24f
[1477510000] TB: Preparing to send data 0x250250
[1480010000] TB: Preparing to send data 0x251251
[1482510000] TB: Preparing to send data 0x252252
[1485010000] TB: Preparing to send data 0x253253
[1487510000] TB: Preparing to send data 0x254254
[1490010000] TB: Preparing to send data 0x255255
[1492510000] TB: Preparing to send data 0x256256
[1495010000] TB: Preparing to send data 0x257257
[1497510000] TB: Preparing to send data 0x258258
[1500010000] TB: Preparing to send data 0x259259
[1502510000] TB: Preparing to send data 0x25a25a
[1505010000] TB: Preparing to send data 0x25b25b
[1507510000] TB: Preparing to send data 0x25c25c
[1510010000] TB: Preparing to send data 0x25d25d
[1512510000] TB: Preparing to send data 0x25e25e
[1515010000] TB: Preparing to send data 0x25f25f
[1517510000] TB: Preparing to send data 0x260260
[1520010000] TB: Preparing to send data 0x261261
[1522510000] TB: Preparing to send data 0x262262
[1525010000] TB: Preparing to send data 0x263263
[1527510000] TB: Preparing to send data 0x264264
[1530010000] TB: Preparing to send data 0x265265
[1532510000] TB: Preparing to send data 0x266266
[1535010000] TB: Preparing to send data 0x267267
[1537510000] TB: Preparing to send data 0x268268
[1540010000] TB: Preparing to send data 0x269269
[1542510000] TB: Preparing to send data 0x26a26a
[1545010000] TB: Preparing to send data 0x26b26b
[1547510000] TB: Preparing to send data 0x26c26c
[1550010000] TB: Preparing to send data 0x26d26d
[1552510000] TB: Preparing to send data 0x26e26e
[1555010000] TB: Preparing to send data 0x26f26f
[1557510000] TB: Preparing to send data 0x270270
[1560010000] TB: Preparing to send data 0x271271
[1562510000] TB: Preparing to send data 0x272272
[1565010000] TB: Preparing to send data 0x273273
[1567510000] TB: Preparing to send data 0x274274
[1570010000] TB: Preparing to send data 0x275275
[1572510000] TB: Preparing to send data 0x276276
[1575010000] TB: Preparing to send data 0x277277
[1577510000] TB: Preparing to send data 0x278278
[1580010000] TB: Preparing to send data 0x279279
[1582510000] TB: Preparing to send data 0x27a27a
[1585010000] TB: Preparing to send data 0x27b27b
[1587510000] TB: Preparing to send data 0x27c27c
[1590010000] TB: Preparing to send data 0x27d27d
[1592510000] TB: Preparing to send data 0x27e27e
[1595010000] TB: Preparing to send data 0x27f27f
[1597510000] TB: Preparing to send data 0x280280
[1600010000] TB: Preparing to send data 0x281281
[1602510000] TB: Preparing to send data 0x282282
[1605010000] TB: Preparing to send data 0x283283
[1607510000] TB: Preparing to send data 0x284284
[1610010000] TB: Preparing to send data 0x285285
[1612510000] TB: Preparing to send data 0x286286
[1615010000] TB: Preparing to send data 0x287287
[1617510000] TB: Preparing to send data 0x288288
[1620010000] TB: Preparing to send data 0x289289
[1622510000] TB: Preparing to send data 0x28a28a
[1625010000] TB: Preparing to send data 0x28b28b
[1627510000] TB: Preparing to send data 0x28c28c
[1630010000] TB: Preparing to send data 0x28d28d
[1632510000] TB: Preparing to send data 0x28e28e
[1635010000] TB: Preparing to send data 0x28f28f
[1637510000] TB: Preparing to send data 0x290290
[1640010000] TB: Preparing to send data 0x291291
[1642510000] TB: Preparing to send data 0x292292
[1645010000] TB: Preparing to send data 0x293293
[1647510000] TB: Preparing to send data 0x294294
[1650010000] TB: Preparing to send data 0x295295
[1652510000] TB: Preparing to send data 0x296296
[1655010000] TB: Preparing to send data 0x297297
[1657510000] TB: Preparing to send data 0x298298
[1660010000] TB: Preparing to send data 0x299299
[1662510000] TB: Preparing to send data 0x29a29a
[1665010000] TB: Preparing to send data 0x29b29b
[1667510000] TB: Preparing to send data 0x29c29c
[1670010000] TB: Preparing to send data 0x29d29d
[1672510000] TB: Preparing to send data 0x29e29e
[1675010000] TB: Preparing to send data 0x29f29f
[1677510000] TB: Preparing to send data 0x2a02a0
[1680010000] TB: Preparing to send data 0x2a12a1
[1682510000] TB: Preparing to send data 0x2a22a2
[1685010000] TB: Preparing to send data 0x2a32a3
[1687510000] TB: Preparing to send data 0x2a42a4
[1690010000] TB: Preparing to send data 0x2a52a5
[1692510000] TB: Preparing to send data 0x2a62a6
[1695010000] TB: Preparing to send data 0x2a72a7
[1697510000] TB: Preparing to send data 0x2a82a8
[1700010000] TB: Preparing to send data 0x2a92a9
[1702510000] TB: Preparing to send data 0x2aa2aa
[1705010000] TB: Preparing to send data 0x2ab2ab
[1707510000] TB: Preparing to send data 0x2ac2ac
[1710010000] TB: Preparing to send data 0x2ad2ad
[1712510000] TB: Preparing to send data 0x2ae2ae
[1715010000] TB: Preparing to send data 0x2af2af
[1717510000] TB: Preparing to send data 0x2b02b0
[1720010000] TB: Preparing to send data 0x2b12b1
[1722510000] TB: Preparing to send data 0x2b22b2
[1725010000] TB: Preparing to send data 0x2b32b3
[1727510000] TB: Preparing to send data 0x2b42b4
[1730010000] TB: Preparing to send data 0x2b52b5
[1732510000] TB: Preparing to send data 0x2b62b6
[1735010000] TB: Preparing to send data 0x2b72b7
[1737510000] TB: Preparing to send data 0x2b82b8
[1740010000] TB: Preparing to send data 0x2b92b9
[1742510000] TB: Preparing to send data 0x2ba2ba
[1745010000] TB: Preparing to send data 0x2bb2bb
[1747510000] TB: Preparing to send data 0x2bc2bc
[1750010000] TB: Preparing to send data 0x2bd2bd
[1752510000] TB: Preparing to send data 0x2be2be
[1755010000] TB: Preparing to send data 0x2bf2bf
[1757510000] TB: Preparing to send data 0x2c02c0
[1760010000] TB: Preparing to send data 0x2c12c1
[1762510000] TB: Preparing to send data 0x2c22c2
[1765010000] TB: Preparing to send data 0x2c32c3
[1767510000] TB: Preparing to send data 0x2c42c4
[1770010000] TB: Preparing to send data 0x2c52c5
[1772510000] TB: Preparing to send data 0x2c62c6
[1775010000] TB: Preparing to send data 0x2c72c7
[1777510000] TB: Preparing to send data 0x2c82c8
[1780010000] TB: Preparing to send data 0x2c92c9
[1782510000] TB: Preparing to send data 0x2ca2ca
[1785010000] TB: Preparing to send data 0x2cb2cb
[1787510000] TB: Preparing to send data 0x2cc2cc
[1790010000] TB: Preparing to send data 0x2cd2cd
[1792510000] TB: Preparing to send data 0x2ce2ce
[1795010000] TB: Preparing to send data 0x2cf2cf
[1797510000] TB: Preparing to send data 0x2d02d0
[1800010000] TB: Preparing to send data 0x2d12d1
[1802510000] TB: Preparing to send data 0x2d22d2
[1805010000] TB: Preparing to send data 0x2d32d3
[1807510000] TB: Preparing to send data 0x2d42d4
[1810010000] TB: Preparing to send data 0x2d52d5
[1812510000] TB: Preparing to send data 0x2d62d6
[1815010000] TB: Preparing to send data 0x2d72d7
[1817510000] TB: Preparing to send data 0x2d82d8
[1820010000] TB: Preparing to send data 0x2d92d9
[1822510000] TB: Preparing to send data 0x2da2da
[1825010000] TB: Preparing to send data 0x2db2db
[1827510000] TB: Preparing to send data 0x2dc2dc
[1830010000] TB: Preparing to send data 0x2dd2dd
[1832510000] TB: Preparing to send data 0x2de2de
[1835010000] TB: Preparing to send data 0x2df2df
[1837510000] TB: Preparing to send data 0x2e02e0
[1840010000] TB: Preparing to send data 0x2e12e1
[1842510000] TB: Preparing to send data 0x2e22e2
[1845010000] TB: Preparing to send data 0x2e32e3
[1847510000] TB: Preparing to send data 0x2e42e4
[1850010000] TB: Preparing to send data 0x2e52e5
[1852510000] TB: Preparing to send data 0x2e62e6
[1855010000] TB: Preparing to send data 0x2e72e7
[1857510000] TB: Preparing to send data 0x2e82e8
[1860010000] TB: Preparing to send data 0x2e92e9
[1862510000] TB: Preparing to send data 0x2ea2ea
[1865010000] TB: Preparing to send data 0x2eb2eb
[1867510000] TB: Preparing to send data 0x2ec2ec
[1870010000] TB: Preparing to send data 0x2ed2ed
[1872510000] TB: Preparing to send data 0x2ee2ee
[1875010000] TB: Preparing to send data 0x2ef2ef
[1877510000] TB: Preparing to send data 0x2f02f0
[1880010000] TB: Preparing to send data 0x2f12f1
[1882510000] TB: Preparing to send data 0x2f22f2
[1885010000] TB: Preparing to send data 0x2f32f3
[1887510000] TB: Preparing to send data 0x2f42f4
[1890010000] TB: Preparing to send data 0x2f52f5
[1892510000] TB: Preparing to send data 0x2f62f6
[1895010000] TB: Preparing to send data 0x2f72f7
[1897510000] TB: Preparing to send data 0x2f82f8
[1900010000] TB: Preparing to send data 0x2f92f9
[1902510000] TB: Preparing to send data 0x2fa2fa
[1905010000] TB: Preparing to send data 0x2fb2fb
[1907510000] TB: Preparing to send data 0x2fc2fc
[1910010000] TB: Preparing to send data 0x2fd2fd
[1912510000] TB: Preparing to send data 0x2fe2fe
[1915010000] TB: Preparing to send data 0x2ff2ff
[1917510000] TB: Preparing to send data 0x300300
[1920010000] TB: Preparing to send data 0x301301
[1922510000] TB: Preparing to send data 0x302302
[1925010000] TB: Preparing to send data 0x303303
[1927510000] TB: Preparing to send data 0x304304
[1930010000] TB: Preparing to send data 0x305305
[1932510000] TB: Preparing to send data 0x306306
[1935010000] TB: Preparing to send data 0x307307
[1937510000] TB: Preparing to send data 0x308308
[1940010000] TB: Preparing to send data 0x309309
[1942510000] TB: Preparing to send data 0x30a30a
[1945010000] TB: Preparing to send data 0x30b30b
[1947510000] TB: Preparing to send data 0x30c30c
[1950010000] TB: Preparing to send data 0x30d30d
[1952510000] TB: Preparing to send data 0x30e30e
[1955010000] TB: Preparing to send data 0x30f30f
[1957510000] TB: Preparing to send data 0x310310
[1960010000] TB: Preparing to send data 0x311311
[1962510000] TB: Preparing to send data 0x312312
[1965010000] TB: Preparing to send data 0x313313
[1967510000] TB: Preparing to send data 0x314314
[1970010000] TB: Preparing to send data 0x315315
[1972510000] TB: Preparing to send data 0x316316
[1975010000] TB: Preparing to send data 0x317317
[1977510000] TB: Preparing to send data 0x318318
[1980010000] TB: Preparing to send data 0x319319
[1982510000] TB: Preparing to send data 0x31a31a
[1985010000] TB: Preparing to send data 0x31b31b
[1987510000] TB: Preparing to send data 0x31c31c
[1990010000] TB: Preparing to send data 0x31d31d
[1992510000] TB: Preparing to send data 0x31e31e
[1995010000] TB: Preparing to send data 0x31f31f
[1997510000] TB: Preparing to send data 0x320320
[2000010000] TB: Preparing to send data 0x321321
[2002510000] TB: Preparing to send data 0x322322
[2005010000] TB: Preparing to send data 0x323323
[2007510000] TB: Preparing to send data 0x324324
[2010010000] TB: Preparing to send data 0x325325
[2012510000] TB: Preparing to send data 0x326326
[2015010000] TB: Preparing to send data 0x327327
[2017510000] TB: Preparing to send data 0x328328
[2020010000] TB: Preparing to send data 0x329329
[2022510000] TB: Preparing to send data 0x32a32a
[2025010000] TB: Preparing to send data 0x32b32b
[2027510000] TB: Preparing to send data 0x32c32c
[2030010000] TB: Preparing to send data 0x32d32d
[2032510000] TB: Preparing to send data 0x32e32e
[2035010000] TB: Preparing to send data 0x32f32f
[2037510000] TB: Preparing to send data 0x330330
[2040010000] TB: Preparing to send data 0x331331
[2042510000] TB: Preparing to send data 0x332332
[2045010000] TB: Preparing to send data 0x333333
[2047510000] TB: Preparing to send data 0x334334
[2050010000] TB: Preparing to send data 0x335335
[2052510000] TB: Preparing to send data 0x336336
[2055010000] TB: Preparing to send data 0x337337
[2057510000] TB: Preparing to send data 0x338338
[2060010000] TB: Preparing to send data 0x339339
[2062510000] TB: Preparing to send data 0x33a33a
[2065010000] TB: Preparing to send data 0x33b33b
[2067510000] TB: Preparing to send data 0x33c33c
[2070010000] TB: Preparing to send data 0x33d33d
[2072510000] TB: Preparing to send data 0x33e33e
[2075010000] TB: Preparing to send data 0x33f33f
[2077510000] TB: Preparing to send data 0x340340
[2080010000] TB: Preparing to send data 0x341341
[2082510000] TB: Preparing to send data 0x342342
[2085010000] TB: Preparing to send data 0x343343
[2087510000] TB: Preparing to send data 0x344344
[2090010000] TB: Preparing to send data 0x345345
[2092510000] TB: Preparing to send data 0x346346
[2095010000] TB: Preparing to send data 0x347347
[2097510000] TB: Preparing to send data 0x348348
[2100010000] TB: Preparing to send data 0x349349
[2102510000] TB: Preparing to send data 0x34a34a
[2105010000] TB: Preparing to send data 0x34b34b
[2107510000] TB: Preparing to send data 0x34c34c
[2110010000] TB: Preparing to send data 0x34d34d
[2112510000] TB: Preparing to send data 0x34e34e
[2115010000] TB: Preparing to send data 0x34f34f
[2117510000] TB: Preparing to send data 0x350350
[2120010000] TB: Preparing to send data 0x351351
[2122510000] TB: Preparing to send data 0x352352
[2125010000] TB: Preparing to send data 0x353353
[2127510000] TB: Preparing to send data 0x354354
[2130010000] TB: Preparing to send data 0x355355
[2132510000] TB: Preparing to send data 0x356356
[2135010000] TB: Preparing to send data 0x357357
[2137510000] TB: Preparing to send data 0x358358
[2140010000] TB: Preparing to send data 0x359359
[2142510000] TB: Preparing to send data 0x35a35a
[2145010000] TB: Preparing to send data 0x35b35b
[2147510000] TB: Preparing to send data 0x35c35c
[2150010000] TB: Preparing to send data 0x35d35d
[2152510000] TB: Preparing to send data 0x35e35e
[2155010000] TB: Preparing to send data 0x35f35f
[2157510000] TB: Preparing to send data 0x360360
[2160010000] TB: Preparing to send data 0x361361
[2162510000] TB: Preparing to send data 0x362362
[2165010000] TB: Preparing to send data 0x363363
[2167510000] TB: Preparing to send data 0x364364
[2170010000] TB: Preparing to send data 0x365365
[2172510000] TB: Preparing to send data 0x366366
[2175010000] TB: Preparing to send data 0x367367
[2177510000] TB: Preparing to send data 0x368368
[2180010000] TB: Preparing to send data 0x369369
[2182510000] TB: Preparing to send data 0x36a36a
[2185010000] TB: Preparing to send data 0x36b36b
[2187510000] TB: Preparing to send data 0x36c36c
[2190010000] TB: Preparing to send data 0x36d36d
[2192510000] TB: Preparing to send data 0x36e36e
[2195010000] TB: Preparing to send data 0x36f36f
[2197510000] TB: Preparing to send data 0x370370
[2200010000] TB: Preparing to send data 0x371371
[2202510000] TB: Preparing to send data 0x372372
[2205010000] TB: Preparing to send data 0x373373
[2207510000] TB: Preparing to send data 0x374374
[2210010000] TB: Preparing to send data 0x375375
[2212510000] TB: Preparing to send data 0x376376
[2215010000] TB: Preparing to send data 0x377377
[2217510000] TB: Preparing to send data 0x378378
[2220010000] TB: Preparing to send data 0x379379
[2222510000] TB: Preparing to send data 0x37a37a
[2225010000] TB: Preparing to send data 0x37b37b
[2227510000] TB: Preparing to send data 0x37c37c
[2230010000] TB: Preparing to send data 0x37d37d
[2232510000] TB: Preparing to send data 0x37e37e
[2235010000] TB: Preparing to send data 0x37f37f
[2237510000] TB: Preparing to send data 0x380380
[2240010000] TB: Preparing to send data 0x381381
[2242510000] TB: Preparing to send data 0x382382
[2245010000] TB: Preparing to send data 0x383383
[2247510000] TB: Preparing to send data 0x384384
[2250010000] TB: Preparing to send data 0x385385
[2252510000] TB: Preparing to send data 0x386386
[2255010000] TB: Preparing to send data 0x387387
[2257510000] TB: Preparing to send data 0x388388
[2260010000] TB: Preparing to send data 0x389389
[2262510000] TB: Preparing to send data 0x38a38a
[2265010000] TB: Preparing to send data 0x38b38b
[2267510000] TB: Preparing to send data 0x38c38c
[2270010000] TB: Preparing to send data 0x38d38d
[2272510000] TB: Preparing to send data 0x38e38e
[2275010000] TB: Preparing to send data 0x38f38f
[2277510000] TB: Preparing to send data 0x390390
[2280010000] TB: Preparing to send data 0x391391
[2282510000] TB: Preparing to send data 0x392392
[2285010000] TB: Preparing to send data 0x393393
[2287510000] TB: Preparing to send data 0x394394
[2290010000] TB: Preparing to send data 0x395395
[2292510000] TB: Preparing to send data 0x396396
[2295010000] TB: Preparing to send data 0x397397
[2297510000] TB: Preparing to send data 0x398398
[2300010000] TB: Preparing to send data 0x399399
[2302510000] TB: Preparing to send data 0x39a39a
[2305010000] TB: Preparing to send data 0x39b39b
[2307510000] TB: Preparing to send data 0x39c39c
[2310010000] TB: Preparing to send data 0x39d39d
[2312510000] TB: Preparing to send data 0x39e39e
[2315010000] TB: Preparing to send data 0x39f39f
[2317510000] TB: Preparing to send data 0x3a03a0
[2320010000] TB: Preparing to send data 0x3a13a1
[2322510000] TB: Preparing to send data 0x3a23a2
[2325010000] TB: Preparing to send data 0x3a33a3
[2327510000] TB: Preparing to send data 0x3a43a4
[2330010000] TB: Preparing to send data 0x3a53a5
[2332510000] TB: Preparing to send data 0x3a63a6
[2335010000] TB: Preparing to send data 0x3a73a7
[2337510000] TB: Preparing to send data 0x3a83a8
[2340010000] TB: Preparing to send data 0x3a93a9
[2342510000] TB: Preparing to send data 0x3aa3aa
[2345010000] TB: Preparing to send data 0x3ab3ab
[2347510000] TB: Preparing to send data 0x3ac3ac
[2350010000] TB: Preparing to send data 0x3ad3ad
[2352510000] TB: Preparing to send data 0x3ae3ae
[2355010000] TB: Preparing to send data 0x3af3af
[2357510000] TB: Preparing to send data 0x3b03b0
[2360010000] TB: Preparing to send data 0x3b13b1
[2362510000] TB: Preparing to send data 0x3b23b2
[2365010000] TB: Preparing to send data 0x3b33b3
[2367510000] TB: Preparing to send data 0x3b43b4
[2370010000] TB: Preparing to send data 0x3b53b5
[2372510000] TB: Preparing to send data 0x3b63b6
[2375010000] TB: Preparing to send data 0x3b73b7
[2377510000] TB: Preparing to send data 0x3b83b8
[2380010000] TB: Preparing to send data 0x3b93b9
[2382510000] TB: Preparing to send data 0x3ba3ba
[2385010000] TB: Preparing to send data 0x3bb3bb
[2387510000] TB: Preparing to send data 0x3bc3bc
[2390010000] TB: Preparing to send data 0x3bd3bd
[2392510000] TB: Preparing to send data 0x3be3be
[2395010000] TB: Preparing to send data 0x3bf3bf
[2397510000] TB: Preparing to send data 0x3c03c0
[2400010000] TB: Preparing to send data 0x3c13c1
[2402510000] TB: Preparing to send data 0x3c23c2
[2405010000] TB: Preparing to send data 0x3c33c3
[2407510000] TB: Preparing to send data 0x3c43c4
[2410010000] TB: Preparing to send data 0x3c53c5
[2412510000] TB: Preparing to send data 0x3c63c6
[2415010000] TB: Preparing to send data 0x3c73c7
[2417510000] TB: Preparing to send data 0x3c83c8
[2420010000] TB: Preparing to send data 0x3c93c9
[2422510000] TB: Preparing to send data 0x3ca3ca
[2425010000] TB: Preparing to send data 0x3cb3cb
[2427510000] TB: Preparing to send data 0x3cc3cc
[2430010000] TB: Preparing to send data 0x3cd3cd
[2432510000] TB: Preparing to send data 0x3ce3ce
[2435010000] TB: Preparing to send data 0x3cf3cf
[2437510000] TB: Preparing to send data 0x3d03d0
[2440010000] TB: Preparing to send data 0x3d13d1
[2442510000] TB: Preparing to send data 0x3d23d2
[2445010000] TB: Preparing to send data 0x3d33d3
[2447510000] TB: Preparing to send data 0x3d43d4
[2450010000] TB: Preparing to send data 0x3d53d5
[2452510000] TB: Preparing to send data 0x3d63d6
[2455010000] TB: Preparing to send data 0x3d73d7
[2457510000] TB: Preparing to send data 0x3d83d8
[2460010000] TB: Preparing to send data 0x3d93d9
[2462510000] TB: Preparing to send data 0x3da3da
[2465010000] TB: Preparing to send data 0x3db3db
[2467510000] TB: Preparing to send data 0x3dc3dc
[2470010000] TB: Preparing to send data 0x3dd3dd
[2472510000] TB: Preparing to send data 0x3de3de
[2475010000] TB: Preparing to send data 0x3df3df
[2477510000] TB: Preparing to send data 0x3e03e0
[2480010000] TB: Preparing to send data 0x3e13e1
[2482510000] TB: Preparing to send data 0x3e23e2
[2485010000] TB: Preparing to send data 0x3e33e3
[2487510000] TB: Preparing to send data 0x3e43e4
[2490010000] TB: Preparing to send data 0x3e53e5
[2492510000] TB: Preparing to send data 0x3e63e6
[2495010000] TB: Preparing to send data 0x3e73e7
[2497510000] TB: Preparing to send data 0x3e83e8
[2500010000] TB: Preparing to send data 0x3e93e9
[2502510000] TB: Preparing to send data 0x3ea3ea
[2505010000] TB: Preparing to send data 0x3eb3eb
[2507510000] TB: Preparing to send data 0x3ec3ec
[2510010000] TB: Preparing to send data 0x3ed3ed
[2512510000] TB: Preparing to send data 0x3ee3ee
[2515010000] TB: Preparing to send data 0x3ef3ef
[2517510000] TB: Preparing to send data 0x3f03f0
[2520010000] TB: Preparing to send data 0x3f13f1
[2522510000] TB: Preparing to send data 0x3f23f2
[2525010000] TB: Preparing to send data 0x3f33f3
[2527510000] TB: Preparing to send data 0x3f43f4
[2530010000] TB: Preparing to send data 0x3f53f5
[2532510000] TB: Preparing to send data 0x3f63f6
[2535010000] TB: Preparing to send data 0x3f73f7
[2537510000] TB: Preparing to send data 0x3f83f8
[2540010000] TB: Preparing to send data 0x3f93f9
[2542510000] TB: Preparing to send data 0x3fa3fa
[2545010000] TB: Preparing to send data 0x3fb3fb
[2547510000] TB: Preparing to send data 0x3fc3fc
[2550010000] TB: Preparing to send data 0x3fd3fd
[2552510000] TB: Preparing to send data 0x3fe3fe
[2555010000] TB: Preparing to send data 0x3ff3ff
[2557510000] TB: Preparing to send data 0x400400
[2560010000] TB: Preparing to send data 0x401401
[2562510000] TB: Preparing to send data 0x402402
[2565010000] TB: Preparing to send data 0x403403
[2567510000] TB: Preparing to send data 0x404404
[2570010000] TB: Preparing to send data 0x405405
[2572510000] TB: Preparing to send data 0x406406
[2575010000] TB: Preparing to send data 0x407407
[2577510000] TB: Preparing to send data 0x408408
[2580010000] TB: Preparing to send data 0x409409
[2582510000] TB: Preparing to send data 0x40a40a
[2585010000] TB: Preparing to send data 0x40b40b
[2587510000] TB: Preparing to send data 0x40c40c
[2590010000] TB: Preparing to send data 0x40d40d
[2592510000] TB: Preparing to send data 0x40e40e
[2595010000] TB: Preparing to send data 0x40f40f
[2597510000] TB: Preparing to send data 0x410410
[2600010000] TB: Preparing to send data 0x411411
[2602510000] TB: Preparing to send data 0x412412
[2605010000] TB: Preparing to send data 0x413413
[2607510000] TB: Preparing to send data 0x414414
[2610010000] TB: Preparing to send data 0x415415
[2612510000] TB: Preparing to send data 0x416416
[2615010000] TB: Preparing to send data 0x417417
[2617510000] TB: Preparing to send data 0x418418
[2620010000] TB: Preparing to send data 0x419419
[2622510000] TB: Preparing to send data 0x41a41a
[2625010000] TB: Preparing to send data 0x41b41b
[2627510000] TB: Preparing to send data 0x41c41c
[2630010000] TB: Preparing to send data 0x41d41d
[2632510000] TB: Preparing to send data 0x41e41e
[2635010000] TB: Preparing to send data 0x41f41f
[2637510000] TB: Preparing to send data 0x420420
[2640010000] TB: Preparing to send data 0x421421
[2642510000] TB: Preparing to send data 0x422422
[2645010000] TB: Preparing to send data 0x423423
[2647510000] TB: Preparing to send data 0x424424
[2650010000] TB: Preparing to send data 0x425425
[2652510000] TB: Preparing to send data 0x426426
[2655010000] TB: Preparing to send data 0x427427
[2657510000] TB: Preparing to send data 0x428428
[2660010000] TB: Preparing to send data 0x429429
[2662510000] TB: Preparing to send data 0x42a42a
[2665010000] TB: Preparing to send data 0x42b42b
[2667510000] TB: Preparing to send data 0x42c42c
[2670010000] TB: Preparing to send data 0x42d42d
[2672510000] TB: Preparing to send data 0x42e42e
[2675010000] TB: Preparing to send data 0x42f42f
[2677510000] TB: Preparing to send data 0x430430
[2680010000] TB: Preparing to send data 0x431431
[2682510000] TB: Preparing to send data 0x432432
[2685010000] TB: Preparing to send data 0x433433
[2687510000] TB: Preparing to send data 0x434434
[2690010000] TB: Preparing to send data 0x435435
[2692510000] TB: Preparing to send data 0x436436
[2695010000] TB: Preparing to send data 0x437437
[2697510000] TB: Preparing to send data 0x438438
[2700010000] TB: Preparing to send data 0x439439
[2702510000] TB: Preparing to send data 0x43a43a
[2705010000] TB: Preparing to send data 0x43b43b
[2707510000] TB: Preparing to send data 0x43c43c
[2710010000] TB: Preparing to send data 0x43d43d
[2712510000] TB: Preparing to send data 0x43e43e
[2715010000] TB: Preparing to send data 0x43f43f
[2717510000] TB: Preparing to send data 0x440440
[2720010000] TB: Preparing to send data 0x441441
[2722510000] TB: Preparing to send data 0x442442
[2725010000] TB: Preparing to send data 0x443443
[2727510000] TB: Preparing to send data 0x444444
[2730010000] TB: Preparing to send data 0x445445
[2732510000] TB: Preparing to send data 0x446446
[2735010000] TB: Preparing to send data 0x447447
[2737510000] TB: Preparing to send data 0x448448
[2740010000] TB: Preparing to send data 0x449449
[2742510000] TB: Preparing to send data 0x44a44a
[2745010000] TB: Preparing to send data 0x44b44b
[2747510000] TB: Preparing to send data 0x44c44c
[2750010000] TB: Preparing to send data 0x44d44d
[2752510000] TB: Preparing to send data 0x44e44e
[2755010000] TB: Preparing to send data 0x44f44f
[2757510000] TB: Preparing to send data 0x450450
[2760010000] TB: Preparing to send data 0x451451
[2762510000] TB: Preparing to send data 0x452452
[2765010000] TB: Preparing to send data 0x453453
[2767510000] TB: Preparing to send data 0x454454
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
[10000] TB: Preparing to send data 0x001001
Reset released, simulation running...
run all
[2510000] TB: Preparing to send data 0x002002
[5010000] TB: Preparing to send data 0x003003
[7510000] TB: Preparing to send data 0x004004
[10010000] TB: Preparing to send data 0x005005
[12510000] TB: Preparing to send data 0x006006
[15010000] TB: Preparing to send data 0x007007
[17510000] TB: Preparing to send data 0x008008
[20010000] TB: Preparing to send data 0x009009
[22510000] TB: Preparing to send data 0x00a00a
[25010000] TB: Preparing to send data 0x00b00b
[27510000] TB: Preparing to send data 0x00c00c
[30010000] TB: Preparing to send data 0x00d00d
[32510000] TB: Preparing to send data 0x00e00e
[35010000] TB: Preparing to send data 0x00f00f
[37510000] TB: Preparing to send data 0x010010
[40010000] TB: Preparing to send data 0x011011
[42510000] TB: Preparing to send data 0x012012
[45010000] TB: Preparing to send data 0x013013
[47510000] TB: Preparing to send data 0x014014
[50010000] TB: Preparing to send data 0x015015
[52510000] TB: Preparing to send data 0x016016
[55010000] TB: Preparing to send data 0x017017
[57510000] TB: Preparing to send data 0x018018
[60010000] TB: Preparing to send data 0x019019
[62510000] TB: Preparing to send data 0x01a01a
[65010000] TB: Preparing to send data 0x01b01b
[67510000] TB: Preparing to send data 0x01c01c
[70010000] TB: Preparing to send data 0x01d01d
[72510000] TB: Preparing to send data 0x01e01e
[75010000] TB: Preparing to send data 0x01f01f
[77510000] TB: Preparing to send data 0x020020
[80010000] TB: Preparing to send data 0x021021
[82510000] TB: Preparing to send data 0x022022
[85010000] TB: Preparing to send data 0x023023
[87510000] TB: Preparing to send data 0x024024
[90010000] TB: Preparing to send data 0x025025
[92510000] TB: Preparing to send data 0x026026
[95010000] TB: Preparing to send data 0x027027
[97510000] TB: Preparing to send data 0x028028
[100010000] TB: Preparing to send data 0x029029
[102510000] TB: Preparing to send data 0x02a02a
[105010000] TB: Preparing to send data 0x02b02b
[107510000] TB: Preparing to send data 0x02c02c
[110010000] TB: Preparing to send data 0x02d02d
[112510000] TB: Preparing to send data 0x02e02e
[115010000] TB: Preparing to send data 0x02f02f
[117510000] TB: Preparing to send data 0x030030
[120010000] TB: Preparing to send data 0x031031
[122510000] TB: Preparing to send data 0x032032
[125010000] TB: Preparing to send data 0x033033
[127510000] TB: Preparing to send data 0x034034
[130010000] TB: Preparing to send data 0x035035
[132510000] TB: Preparing to send data 0x036036
[135010000] TB: Preparing to send data 0x037037
[137510000] TB: Preparing to send data 0x038038
[140010000] TB: Preparing to send data 0x039039
[142510000] TB: Preparing to send data 0x03a03a
[145010000] TB: Preparing to send data 0x03b03b
[147510000] TB: Preparing to send data 0x03c03c
[150010000] TB: Preparing to send data 0x03d03d
[152510000] TB: Preparing to send data 0x03e03e
[155010000] TB: Preparing to send data 0x03f03f
[157510000] TB: Preparing to send data 0x040040
[160010000] TB: Preparing to send data 0x041041
[162510000] TB: Preparing to send data 0x042042
[165010000] TB: Preparing to send data 0x043043
[167510000] TB: Preparing to send data 0x044044
[170010000] TB: Preparing to send data 0x045045
[172510000] TB: Preparing to send data 0x046046
[175010000] TB: Preparing to send data 0x047047
[177510000] TB: Preparing to send data 0x048048
[180010000] TB: Preparing to send data 0x049049
[182510000] TB: Preparing to send data 0x04a04a
[185010000] TB: Preparing to send data 0x04b04b
[187510000] TB: Preparing to send data 0x04c04c
[190010000] TB: Preparing to send data 0x04d04d
[192510000] TB: Preparing to send data 0x04e04e
[195010000] TB: Preparing to send data 0x04f04f
[197510000] TB: Preparing to send data 0x050050
[200010000] TB: Preparing to send data 0x051051
[202510000] TB: Preparing to send data 0x052052
[205010000] TB: Preparing to send data 0x053053
[207510000] TB: Preparing to send data 0x054054
[210010000] TB: Preparing to send data 0x055055
[212510000] TB: Preparing to send data 0x056056
[215010000] TB: Preparing to send data 0x057057
[217510000] TB: Preparing to send data 0x058058
[220010000] TB: Preparing to send data 0x059059
[222510000] TB: Preparing to send data 0x05a05a
[225010000] TB: Preparing to send data 0x05b05b
[227510000] TB: Preparing to send data 0x05c05c
[230010000] TB: Preparing to send data 0x05d05d
[232510000] TB: Preparing to send data 0x05e05e
[235010000] TB: Preparing to send data 0x05f05f
[237510000] TB: Preparing to send data 0x060060
[240010000] TB: Preparing to send data 0x061061
[242510000] TB: Preparing to send data 0x062062
[245010000] TB: Preparing to send data 0x063063
[247510000] TB: Preparing to send data 0x064064
[250010000] TB: Preparing to send data 0x065065
[252510000] TB: Preparing to send data 0x066066
[255010000] TB: Preparing to send data 0x067067
[257510000] TB: Preparing to send data 0x068068
[260010000] TB: Preparing to send data 0x069069
[262510000] TB: Preparing to send data 0x06a06a
[265010000] TB: Preparing to send data 0x06b06b
[267510000] TB: Preparing to send data 0x06c06c
[270010000] TB: Preparing to send data 0x06d06d
[272510000] TB: Preparing to send data 0x06e06e
[275010000] TB: Preparing to send data 0x06f06f
[277510000] TB: Preparing to send data 0x070070
[280010000] TB: Preparing to send data 0x071071
[282510000] TB: Preparing to send data 0x072072
[285010000] TB: Preparing to send data 0x073073
[287510000] TB: Preparing to send data 0x074074
[290010000] TB: Preparing to send data 0x075075
[292510000] TB: Preparing to send data 0x076076
[295010000] TB: Preparing to send data 0x077077
[297510000] TB: Preparing to send data 0x078078
[300010000] TB: Preparing to send data 0x079079
[302510000] TB: Preparing to send data 0x07a07a
[305010000] TB: Preparing to send data 0x07b07b
[307510000] TB: Preparing to send data 0x07c07c
[310010000] TB: Preparing to send data 0x07d07d
[312510000] TB: Preparing to send data 0x07e07e
[315010000] TB: Preparing to send data 0x07f07f
[317510000] TB: Preparing to send data 0x080080
[320010000] TB: Preparing to send data 0x081081
[322510000] TB: Preparing to send data 0x082082
[325010000] TB: Preparing to send data 0x083083
[327510000] TB: Preparing to send data 0x084084
[330010000] TB: Preparing to send data 0x085085
[332510000] TB: Preparing to send data 0x086086
[335010000] TB: Preparing to send data 0x087087
[337510000] TB: Preparing to send data 0x088088
[340010000] TB: Preparing to send data 0x089089
[342510000] TB: Preparing to send data 0x08a08a
[345010000] TB: Preparing to send data 0x08b08b
[347510000] TB: Preparing to send data 0x08c08c
[350010000] TB: Preparing to send data 0x08d08d
[352510000] TB: Preparing to send data 0x08e08e
[355010000] TB: Preparing to send data 0x08f08f
[357510000] TB: Preparing to send data 0x090090
[360010000] TB: Preparing to send data 0x091091
[362510000] TB: Preparing to send data 0x092092
[365010000] TB: Preparing to send data 0x093093
[367510000] TB: Preparing to send data 0x094094
[370010000] TB: Preparing to send data 0x095095
[372510000] TB: Preparing to send data 0x096096
[375010000] TB: Preparing to send data 0x097097
[377510000] TB: Preparing to send data 0x098098
[380010000] TB: Preparing to send data 0x099099
[382510000] TB: Preparing to send data 0x09a09a
[385010000] TB: Preparing to send data 0x09b09b
[387510000] TB: Preparing to send data 0x09c09c
[390010000] TB: Preparing to send data 0x09d09d
[392510000] TB: Preparing to send data 0x09e09e
[395010000] TB: Preparing to send data 0x09f09f
[397510000] TB: Preparing to send data 0x0a00a0
[400010000] TB: Preparing to send data 0x0a10a1
[402510000] TB: Preparing to send data 0x0a20a2
[405010000] TB: Preparing to send data 0x0a30a3
[407510000] TB: Preparing to send data 0x0a40a4
[410010000] TB: Preparing to send data 0x0a50a5
[412510000] TB: Preparing to send data 0x0a60a6
[415010000] TB: Preparing to send data 0x0a70a7
[417510000] TB: Preparing to send data 0x0a80a8
[420010000] TB: Preparing to send data 0x0a90a9
[422510000] TB: Preparing to send data 0x0aa0aa
[425010000] TB: Preparing to send data 0x0ab0ab
[427510000] TB: Preparing to send data 0x0ac0ac
[430010000] TB: Preparing to send data 0x0ad0ad
[432510000] TB: Preparing to send data 0x0ae0ae
[435010000] TB: Preparing to send data 0x0af0af
[437510000] TB: Preparing to send data 0x0b00b0
[440010000] TB: Preparing to send data 0x0b10b1
[442510000] TB: Preparing to send data 0x0b20b2
[445010000] TB: Preparing to send data 0x0b30b3
[447510000] TB: Preparing to send data 0x0b40b4
[450010000] TB: Preparing to send data 0x0b50b5
[452510000] TB: Preparing to send data 0x0b60b6
[455010000] TB: Preparing to send data 0x0b70b7
[457510000] TB: Preparing to send data 0x0b80b8
[460010000] TB: Preparing to send data 0x0b90b9
[462510000] TB: Preparing to send data 0x0ba0ba
[465010000] TB: Preparing to send data 0x0bb0bb
[467510000] TB: Preparing to send data 0x0bc0bc
[470010000] TB: Preparing to send data 0x0bd0bd
[472510000] TB: Preparing to send data 0x0be0be
[475010000] TB: Preparing to send data 0x0bf0bf
[477510000] TB: Preparing to send data 0x0c00c0
[480010000] TB: Preparing to send data 0x0c10c1
[482510000] TB: Preparing to send data 0x0c20c2
[485010000] TB: Preparing to send data 0x0c30c3
[487510000] TB: Preparing to send data 0x0c40c4
[490010000] TB: Preparing to send data 0x0c50c5
[492510000] TB: Preparing to send data 0x0c60c6
[495010000] TB: Preparing to send data 0x0c70c7
[497510000] TB: Preparing to send data 0x0c80c8
[500010000] TB: Preparing to send data 0x0c90c9
[502510000] TB: Preparing to send data 0x0ca0ca
[505010000] TB: Preparing to send data 0x0cb0cb
[507510000] TB: Preparing to send data 0x0cc0cc
[510010000] TB: Preparing to send data 0x0cd0cd
[512510000] TB: Preparing to send data 0x0ce0ce
[515010000] TB: Preparing to send data 0x0cf0cf
[517510000] TB: Preparing to send data 0x0d00d0
[520010000] TB: Preparing to send data 0x0d10d1
[522510000] TB: Preparing to send data 0x0d20d2
[525010000] TB: Preparing to send data 0x0d30d3
[527510000] TB: Preparing to send data 0x0d40d4
[530010000] TB: Preparing to send data 0x0d50d5
[532510000] TB: Preparing to send data 0x0d60d6
[535010000] TB: Preparing to send data 0x0d70d7
[537510000] TB: Preparing to send data 0x0d80d8
[540010000] TB: Preparing to send data 0x0d90d9
[542510000] TB: Preparing to send data 0x0da0da
[545010000] TB: Preparing to send data 0x0db0db
[547510000] TB: Preparing to send data 0x0dc0dc
[550010000] TB: Preparing to send data 0x0dd0dd
[552510000] TB: Preparing to send data 0x0de0de
[555010000] TB: Preparing to send data 0x0df0df
[557510000] TB: Preparing to send data 0x0e00e0
[560010000] TB: Preparing to send data 0x0e10e1
[562510000] TB: Preparing to send data 0x0e20e2
[565010000] TB: Preparing to send data 0x0e30e3
[567510000] TB: Preparing to send data 0x0e40e4
[570010000] TB: Preparing to send data 0x0e50e5
[572510000] TB: Preparing to send data 0x0e60e6
[575010000] TB: Preparing to send data 0x0e70e7
[577510000] TB: Preparing to send data 0x0e80e8
[580010000] TB: Preparing to send data 0x0e90e9
[582510000] TB: Preparing to send data 0x0ea0ea
[585010000] TB: Preparing to send data 0x0eb0eb
[587510000] TB: Preparing to send data 0x0ec0ec
[590010000] TB: Preparing to send data 0x0ed0ed
[592510000] TB: Preparing to send data 0x0ee0ee
[595010000] TB: Preparing to send data 0x0ef0ef
[597510000] TB: Preparing to send data 0x0f00f0
[600010000] TB: Preparing to send data 0x0f10f1
[602510000] TB: Preparing to send data 0x0f20f2
[605010000] TB: Preparing to send data 0x0f30f3
[607510000] TB: Preparing to send data 0x0f40f4
[610010000] TB: Preparing to send data 0x0f50f5
[612510000] TB: Preparing to send data 0x0f60f6
[615010000] TB: Preparing to send data 0x0f70f7
[617510000] TB: Preparing to send data 0x0f80f8
[620010000] TB: Preparing to send data 0x0f90f9
[622510000] TB: Preparing to send data 0x0fa0fa
[625010000] TB: Preparing to send data 0x0fb0fb
[627510000] TB: Preparing to send data 0x0fc0fc
[630010000] TB: Preparing to send data 0x0fd0fd
[632510000] TB: Preparing to send data 0x0fe0fe
[635010000] TB: Preparing to send data 0x0ff0ff
[637510000] TB: Preparing to send data 0x100100
[640010000] TB: Preparing to send data 0x101101
[642510000] TB: Preparing to send data 0x102102
[645010000] TB: Preparing to send data 0x103103
[647510000] TB: Preparing to send data 0x104104
[650010000] TB: Preparing to send data 0x105105
[652510000] TB: Preparing to send data 0x106106
[655010000] TB: Preparing to send data 0x107107
[657510000] TB: Preparing to send data 0x108108
[660010000] TB: Preparing to send data 0x109109
[662510000] TB: Preparing to send data 0x10a10a
[665010000] TB: Preparing to send data 0x10b10b
[667510000] TB: Preparing to send data 0x10c10c
[670010000] TB: Preparing to send data 0x10d10d
[672510000] TB: Preparing to send data 0x10e10e
[675010000] TB: Preparing to send data 0x10f10f
[677510000] TB: Preparing to send data 0x110110
[680010000] TB: Preparing to send data 0x111111
[682510000] TB: Preparing to send data 0x112112
[685010000] TB: Preparing to send data 0x113113
[687510000] TB: Preparing to send data 0x114114
[690010000] TB: Preparing to send data 0x115115
[692510000] TB: Preparing to send data 0x116116
[695010000] TB: Preparing to send data 0x117117
[697510000] TB: Preparing to send data 0x118118
[700010000] TB: Preparing to send data 0x119119
[702510000] TB: Preparing to send data 0x11a11a
[705010000] TB: Preparing to send data 0x11b11b
[707510000] TB: Preparing to send data 0x11c11c
[710010000] TB: Preparing to send data 0x11d11d
[712510000] TB: Preparing to send data 0x11e11e
[715010000] TB: Preparing to send data 0x11f11f
[717510000] TB: Preparing to send data 0x120120
[720010000] TB: Preparing to send data 0x121121
[722510000] TB: Preparing to send data 0x122122
[725010000] TB: Preparing to send data 0x123123
[727510000] TB: Preparing to send data 0x124124
[730010000] TB: Preparing to send data 0x125125
[732510000] TB: Preparing to send data 0x126126
[735010000] TB: Preparing to send data 0x127127
[737510000] TB: Preparing to send data 0x128128
[740010000] TB: Preparing to send data 0x129129
[742510000] TB: Preparing to send data 0x12a12a
[745010000] TB: Preparing to send data 0x12b12b
[747510000] TB: Preparing to send data 0x12c12c
[750010000] TB: Preparing to send data 0x12d12d
[752510000] TB: Preparing to send data 0x12e12e
[755010000] TB: Preparing to send data 0x12f12f
[757510000] TB: Preparing to send data 0x130130
[760010000] TB: Preparing to send data 0x131131
[762510000] TB: Preparing to send data 0x132132
[765010000] TB: Preparing to send data 0x133133
[767510000] TB: Preparing to send data 0x134134
[770010000] TB: Preparing to send data 0x135135
[772510000] TB: Preparing to send data 0x136136
[775010000] TB: Preparing to send data 0x137137
[777510000] TB: Preparing to send data 0x138138
[780010000] TB: Preparing to send data 0x139139
[782510000] TB: Preparing to send data 0x13a13a
[785010000] TB: Preparing to send data 0x13b13b
[787510000] TB: Preparing to send data 0x13c13c
[790010000] TB: Preparing to send data 0x13d13d
[792510000] TB: Preparing to send data 0x13e13e
[795010000] TB: Preparing to send data 0x13f13f
[797510000] TB: Preparing to send data 0x140140
[800010000] TB: Preparing to send data 0x141141
[802510000] TB: Preparing to send data 0x142142
[805010000] TB: Preparing to send data 0x143143
[807510000] TB: Preparing to send data 0x144144
[810010000] TB: Preparing to send data 0x145145
[812510000] TB: Preparing to send data 0x146146
[815010000] TB: Preparing to send data 0x147147
[817510000] TB: Preparing to send data 0x148148
[820010000] TB: Preparing to send data 0x149149
[822510000] TB: Preparing to send data 0x14a14a
[825010000] TB: Preparing to send data 0x14b14b
[827510000] TB: Preparing to send data 0x14c14c
[830010000] TB: Preparing to send data 0x14d14d
[832510000] TB: Preparing to send data 0x14e14e
[835010000] TB: Preparing to send data 0x14f14f
[837510000] TB: Preparing to send data 0x150150
[840010000] TB: Preparing to send data 0x151151
[842510000] TB: Preparing to send data 0x152152
[845010000] TB: Preparing to send data 0x153153
[847510000] TB: Preparing to send data 0x154154
[850010000] TB: Preparing to send data 0x155155
[852510000] TB: Preparing to send data 0x156156
[855010000] TB: Preparing to send data 0x157157
[857510000] TB: Preparing to send data 0x158158
[860010000] TB: Preparing to send data 0x159159
[862510000] TB: Preparing to send data 0x15a15a
[865010000] TB: Preparing to send data 0x15b15b
[867510000] TB: Preparing to send data 0x15c15c
[870010000] TB: Preparing to send data 0x15d15d
[872510000] TB: Preparing to send data 0x15e15e
[875010000] TB: Preparing to send data 0x15f15f
[877510000] TB: Preparing to send data 0x160160
[880010000] TB: Preparing to send data 0x161161
[882510000] TB: Preparing to send data 0x162162
[885010000] TB: Preparing to send data 0x163163
[887510000] TB: Preparing to send data 0x164164
[890010000] TB: Preparing to send data 0x165165
[892510000] TB: Preparing to send data 0x166166
[895010000] TB: Preparing to send data 0x167167
[897510000] TB: Preparing to send data 0x168168
[900010000] TB: Preparing to send data 0x169169
[902510000] TB: Preparing to send data 0x16a16a
[905010000] TB: Preparing to send data 0x16b16b
[907510000] TB: Preparing to send data 0x16c16c
[910010000] TB: Preparing to send data 0x16d16d
[912510000] TB: Preparing to send data 0x16e16e
[915010000] TB: Preparing to send data 0x16f16f
[917510000] TB: Preparing to send data 0x170170
[920010000] TB: Preparing to send data 0x171171
[922510000] TB: Preparing to send data 0x172172
[925010000] TB: Preparing to send data 0x173173
[927510000] TB: Preparing to send data 0x174174
[930010000] TB: Preparing to send data 0x175175
[932510000] TB: Preparing to send data 0x176176
[935010000] TB: Preparing to send data 0x177177
[937510000] TB: Preparing to send data 0x178178
[940010000] TB: Preparing to send data 0x179179
[942510000] TB: Preparing to send data 0x17a17a
[945010000] TB: Preparing to send data 0x17b17b
[947510000] TB: Preparing to send data 0x17c17c
[950010000] TB: Preparing to send data 0x17d17d
[952510000] TB: Preparing to send data 0x17e17e
[955010000] TB: Preparing to send data 0x17f17f
[957510000] TB: Preparing to send data 0x180180
[960010000] TB: Preparing to send data 0x181181
[962510000] TB: Preparing to send data 0x182182
[965010000] TB: Preparing to send data 0x183183
[967510000] TB: Preparing to send data 0x184184
[970010000] TB: Preparing to send data 0x185185
[972510000] TB: Preparing to send data 0x186186
[975010000] TB: Preparing to send data 0x187187
[977510000] TB: Preparing to send data 0x188188
[980010000] TB: Preparing to send data 0x189189
[982510000] TB: Preparing to send data 0x18a18a
[985010000] TB: Preparing to send data 0x18b18b
[987510000] TB: Preparing to send data 0x18c18c
[990010000] TB: Preparing to send data 0x18d18d
[992510000] TB: Preparing to send data 0x18e18e
[995010000] TB: Preparing to send data 0x18f18f
[997510000] TB: Preparing to send data 0x190190
[1000010000] TB: Preparing to send data 0x191191
[1002510000] TB: Preparing to send data 0x192192
[1005010000] TB: Preparing to send data 0x193193
[1007510000] TB: Preparing to send data 0x194194
[1010010000] TB: Preparing to send data 0x195195
[1012510000] TB: Preparing to send data 0x196196
[1015010000] TB: Preparing to send data 0x197197
[1017510000] TB: Preparing to send data 0x198198
[1020010000] TB: Preparing to send data 0x199199
[1022510000] TB: Preparing to send data 0x19a19a
[1025010000] TB: Preparing to send data 0x19b19b
[1027510000] TB: Preparing to send data 0x19c19c
[1030010000] TB: Preparing to send data 0x19d19d
[1032510000] TB: Preparing to send data 0x19e19e
[1035010000] TB: Preparing to send data 0x19f19f
[1037510000] TB: Preparing to send data 0x1a01a0
[1040010000] TB: Preparing to send data 0x1a11a1
[1042510000] TB: Preparing to send data 0x1a21a2
[1045010000] TB: Preparing to send data 0x1a31a3
[1047510000] TB: Preparing to send data 0x1a41a4
[1050010000] TB: Preparing to send data 0x1a51a5
[1052510000] TB: Preparing to send data 0x1a61a6
[1055010000] TB: Preparing to send data 0x1a71a7
[1057510000] TB: Preparing to send data 0x1a81a8
[1060010000] TB: Preparing to send data 0x1a91a9
[1062510000] TB: Preparing to send data 0x1aa1aa
[1065010000] TB: Preparing to send data 0x1ab1ab
[1067510000] TB: Preparing to send data 0x1ac1ac
[1070010000] TB: Preparing to send data 0x1ad1ad
[1072510000] TB: Preparing to send data 0x1ae1ae
[1075010000] TB: Preparing to send data 0x1af1af
[1077510000] TB: Preparing to send data 0x1b01b0
[1080010000] TB: Preparing to send data 0x1b11b1
[1082510000] TB: Preparing to send data 0x1b21b2
[1085010000] TB: Preparing to send data 0x1b31b3
[1087510000] TB: Preparing to send data 0x1b41b4
[1090010000] TB: Preparing to send data 0x1b51b5
[1092510000] TB: Preparing to send data 0x1b61b6
[1095010000] TB: Preparing to send data 0x1b71b7
[1097510000] TB: Preparing to send data 0x1b81b8
[1100010000] TB: Preparing to send data 0x1b91b9
[1102510000] TB: Preparing to send data 0x1ba1ba
[1105010000] TB: Preparing to send data 0x1bb1bb
[1107510000] TB: Preparing to send data 0x1bc1bc
[1110010000] TB: Preparing to send data 0x1bd1bd
[1112510000] TB: Preparing to send data 0x1be1be
[1115010000] TB: Preparing to send data 0x1bf1bf
[1117510000] TB: Preparing to send data 0x1c01c0
[1120010000] TB: Preparing to send data 0x1c11c1
[1122510000] TB: Preparing to send data 0x1c21c2
[1125010000] TB: Preparing to send data 0x1c31c3
[1127510000] TB: Preparing to send data 0x1c41c4
[1130010000] TB: Preparing to send data 0x1c51c5
[1132510000] TB: Preparing to send data 0x1c61c6
[1135010000] TB: Preparing to send data 0x1c71c7
[1137510000] TB: Preparing to send data 0x1c81c8
[1140010000] TB: Preparing to send data 0x1c91c9
[1142510000] TB: Preparing to send data 0x1ca1ca
[1145010000] TB: Preparing to send data 0x1cb1cb
[1147510000] TB: Preparing to send data 0x1cc1cc
[1150010000] TB: Preparing to send data 0x1cd1cd
[1152510000] TB: Preparing to send data 0x1ce1ce
[1155010000] TB: Preparing to send data 0x1cf1cf
[1157510000] TB: Preparing to send data 0x1d01d0
[1160010000] TB: Preparing to send data 0x1d11d1
[1162510000] TB: Preparing to send data 0x1d21d2
[1165010000] TB: Preparing to send data 0x1d31d3
[1167510000] TB: Preparing to send data 0x1d41d4
[1170010000] TB: Preparing to send data 0x1d51d5
[1172510000] TB: Preparing to send data 0x1d61d6
[1175010000] TB: Preparing to send data 0x1d71d7
[1177510000] TB: Preparing to send data 0x1d81d8
[1180010000] TB: Preparing to send data 0x1d91d9
[1182510000] TB: Preparing to send data 0x1da1da
[1185010000] TB: Preparing to send data 0x1db1db
[1187510000] TB: Preparing to send data 0x1dc1dc
[1190010000] TB: Preparing to send data 0x1dd1dd
[1192510000] TB: Preparing to send data 0x1de1de
[1195010000] TB: Preparing to send data 0x1df1df
[1197510000] TB: Preparing to send data 0x1e01e0
[1200010000] TB: Preparing to send data 0x1e11e1
[1202510000] TB: Preparing to send data 0x1e21e2
[1205010000] TB: Preparing to send data 0x1e31e3
[1207510000] TB: Preparing to send data 0x1e41e4
[1210010000] TB: Preparing to send data 0x1e51e5
[1212510000] TB: Preparing to send data 0x1e61e6
[1215010000] TB: Preparing to send data 0x1e71e7
[1217510000] TB: Preparing to send data 0x1e81e8
[1220010000] TB: Preparing to send data 0x1e91e9
[1222510000] TB: Preparing to send data 0x1ea1ea
[1225010000] TB: Preparing to send data 0x1eb1eb
[1227510000] TB: Preparing to send data 0x1ec1ec
[1230010000] TB: Preparing to send data 0x1ed1ed
[1232510000] TB: Preparing to send data 0x1ee1ee
[1235010000] TB: Preparing to send data 0x1ef1ef
[1237510000] TB: Preparing to send data 0x1f01f0
[1240010000] TB: Preparing to send data 0x1f11f1
[1242510000] TB: Preparing to send data 0x1f21f2
[1245010000] TB: Preparing to send data 0x1f31f3
[1247510000] TB: Preparing to send data 0x1f41f4
[1250010000] TB: Preparing to send data 0x1f51f5
[1252510000] TB: Preparing to send data 0x1f61f6
[1255010000] TB: Preparing to send data 0x1f71f7
[1257510000] TB: Preparing to send data 0x1f81f8
[1260010000] TB: Preparing to send data 0x1f91f9
[1262510000] TB: Preparing to send data 0x1fa1fa
[1265010000] TB: Preparing to send data 0x1fb1fb
[1267510000] TB: Preparing to send data 0x1fc1fc
[1270010000] TB: Preparing to send data 0x1fd1fd
[1272510000] TB: Preparing to send data 0x1fe1fe
[1275010000] TB: Preparing to send data 0x1ff1ff
[1277510000] TB: Preparing to send data 0x200200
[1280010000] TB: Preparing to send data 0x201201
[1282510000] TB: Preparing to send data 0x202202
[1285010000] TB: Preparing to send data 0x203203
[1287510000] TB: Preparing to send data 0x204204
[1290010000] TB: Preparing to send data 0x205205
[1292510000] TB: Preparing to send data 0x206206
[1295010000] TB: Preparing to send data 0x207207
[1297510000] TB: Preparing to send data 0x208208
[1300010000] TB: Preparing to send data 0x209209
[1302510000] TB: Preparing to send data 0x20a20a
[1305010000] TB: Preparing to send data 0x20b20b
[1307510000] TB: Preparing to send data 0x20c20c
[1310010000] TB: Preparing to send data 0x20d20d
[1312510000] TB: Preparing to send data 0x20e20e
[1315010000] TB: Preparing to send data 0x20f20f
[1317510000] TB: Preparing to send data 0x210210
[1320010000] TB: Preparing to send data 0x211211
[1322510000] TB: Preparing to send data 0x212212
[1325010000] TB: Preparing to send data 0x213213
[1327510000] TB: Preparing to send data 0x214214
[1330010000] TB: Preparing to send data 0x215215
[1332510000] TB: Preparing to send data 0x216216
[1335010000] TB: Preparing to send data 0x217217
[1337510000] TB: Preparing to send data 0x218218
[1340010000] TB: Preparing to send data 0x219219
[1342510000] TB: Preparing to send data 0x21a21a
[1345010000] TB: Preparing to send data 0x21b21b
[1347510000] TB: Preparing to send data 0x21c21c
[1350010000] TB: Preparing to send data 0x21d21d
[1352510000] TB: Preparing to send data 0x21e21e
[1355010000] TB: Preparing to send data 0x21f21f
[1357510000] TB: Preparing to send data 0x220220
[1360010000] TB: Preparing to send data 0x221221
[1362510000] TB: Preparing to send data 0x222222
[1365010000] TB: Preparing to send data 0x223223
[1367510000] TB: Preparing to send data 0x224224
[1370010000] TB: Preparing to send data 0x225225
[1372510000] TB: Preparing to send data 0x226226
[1375010000] TB: Preparing to send data 0x227227
[1377510000] TB: Preparing to send data 0x228228
[1380010000] TB: Preparing to send data 0x229229
[1382510000] TB: Preparing to send data 0x22a22a
[1385010000] TB: Preparing to send data 0x22b22b
[1387510000] TB: Preparing to send data 0x22c22c
[1390010000] TB: Preparing to send data 0x22d22d
[1392510000] TB: Preparing to send data 0x22e22e
[1395010000] TB: Preparing to send data 0x22f22f
[1397510000] TB: Preparing to send data 0x230230
[1400010000] TB: Preparing to send data 0x231231
[1402510000] TB: Preparing to send data 0x232232
[1405010000] TB: Preparing to send data 0x233233
[1407510000] TB: Preparing to send data 0x234234
[1410010000] TB: Preparing to send data 0x235235
[1412510000] TB: Preparing to send data 0x236236
[1415010000] TB: Preparing to send data 0x237237
[1417510000] TB: Preparing to send data 0x238238
[1420010000] TB: Preparing to send data 0x239239
[1422510000] TB: Preparing to send data 0x23a23a
[1425010000] TB: Preparing to send data 0x23b23b
[1427510000] TB: Preparing to send data 0x23c23c
[1430010000] TB: Preparing to send data 0x23d23d
[1432510000] TB: Preparing to send data 0x23e23e
[1435010000] TB: Preparing to send data 0x23f23f
[1437510000] TB: Preparing to send data 0x240240
[1440010000] TB: Preparing to send data 0x241241
[1442510000] TB: Preparing to send data 0x242242
[1445010000] TB: Preparing to send data 0x243243
[1447510000] TB: Preparing to send data 0x244244
[1450010000] TB: Preparing to send data 0x245245
[1452510000] TB: Preparing to send data 0x246246
[1455010000] TB: Preparing to send data 0x247247
[1457510000] TB: Preparing to send data 0x248248
[1460010000] TB: Preparing to send data 0x249249
[1462510000] TB: Preparing to send data 0x24a24a
[1465010000] TB: Preparing to send data 0x24b24b
[1467510000] TB: Preparing to send data 0x24c24c
[1470010000] TB: Preparing to send data 0x24d24d
[1472510000] TB: Preparing to send data 0x24e24e
[1475010000] TB: Preparing to send data 0x24f24f
[1477510000] TB: Preparing to send data 0x250250
[1480010000] TB: Preparing to send data 0x251251
[1482510000] TB: Preparing to send data 0x252252
[1485010000] TB: Preparing to send data 0x253253
[1487510000] TB: Preparing to send data 0x254254
[1490010000] TB: Preparing to send data 0x255255
[1492510000] TB: Preparing to send data 0x256256
[1495010000] TB: Preparing to send data 0x257257
[1497510000] TB: Preparing to send data 0x258258
[1500010000] TB: Preparing to send data 0x259259
[1502510000] TB: Preparing to send data 0x25a25a
[1505010000] TB: Preparing to send data 0x25b25b
[1507510000] TB: Preparing to send data 0x25c25c
[1510010000] TB: Preparing to send data 0x25d25d
[1512510000] TB: Preparing to send data 0x25e25e
[1515010000] TB: Preparing to send data 0x25f25f
[1517510000] TB: Preparing to send data 0x260260
[1520010000] TB: Preparing to send data 0x261261
[1522510000] TB: Preparing to send data 0x262262
[1525010000] TB: Preparing to send data 0x263263
[1527510000] TB: Preparing to send data 0x264264
[1530010000] TB: Preparing to send data 0x265265
[1532510000] TB: Preparing to send data 0x266266
[1535010000] TB: Preparing to send data 0x267267
[1537510000] TB: Preparing to send data 0x268268
[1540010000] TB: Preparing to send data 0x269269
[1542510000] TB: Preparing to send data 0x26a26a
[1545010000] TB: Preparing to send data 0x26b26b
[1547510000] TB: Preparing to send data 0x26c26c
[1550010000] TB: Preparing to send data 0x26d26d
[1552510000] TB: Preparing to send data 0x26e26e
[1555010000] TB: Preparing to send data 0x26f26f
[1557510000] TB: Preparing to send data 0x270270
[1560010000] TB: Preparing to send data 0x271271
[1562510000] TB: Preparing to send data 0x272272
[1565010000] TB: Preparing to send data 0x273273
[1567510000] TB: Preparing to send data 0x274274
[1570010000] TB: Preparing to send data 0x275275
[1572510000] TB: Preparing to send data 0x276276
[1575010000] TB: Preparing to send data 0x277277
[1577510000] TB: Preparing to send data 0x278278
[1580010000] TB: Preparing to send data 0x279279
[1582510000] TB: Preparing to send data 0x27a27a
[1585010000] TB: Preparing to send data 0x27b27b
[1587510000] TB: Preparing to send data 0x27c27c
[1590010000] TB: Preparing to send data 0x27d27d
[1592510000] TB: Preparing to send data 0x27e27e
[1595010000] TB: Preparing to send data 0x27f27f
[1597510000] TB: Preparing to send data 0x280280
[1600010000] TB: Preparing to send data 0x281281
[1602510000] TB: Preparing to send data 0x282282
[1605010000] TB: Preparing to send data 0x283283
[1607510000] TB: Preparing to send data 0x284284
[1610010000] TB: Preparing to send data 0x285285
[1612510000] TB: Preparing to send data 0x286286
[1615010000] TB: Preparing to send data 0x287287
[1617510000] TB: Preparing to send data 0x288288
[1620010000] TB: Preparing to send data 0x289289
[1622510000] TB: Preparing to send data 0x28a28a
[1625010000] TB: Preparing to send data 0x28b28b
[1627510000] TB: Preparing to send data 0x28c28c
[1630010000] TB: Preparing to send data 0x28d28d
[1632510000] TB: Preparing to send data 0x28e28e
[1635010000] TB: Preparing to send data 0x28f28f
[1637510000] TB: Preparing to send data 0x290290
[1640010000] TB: Preparing to send data 0x291291
[1642510000] TB: Preparing to send data 0x292292
[1645010000] TB: Preparing to send data 0x293293
[1647510000] TB: Preparing to send data 0x294294
[1650010000] TB: Preparing to send data 0x295295
[1652510000] TB: Preparing to send data 0x296296
[1655010000] TB: Preparing to send data 0x297297
[1657510000] TB: Preparing to send data 0x298298
[1660010000] TB: Preparing to send data 0x299299
[1662510000] TB: Preparing to send data 0x29a29a
[1665010000] TB: Preparing to send data 0x29b29b
[1667510000] TB: Preparing to send data 0x29c29c
[1670010000] TB: Preparing to send data 0x29d29d
[1672510000] TB: Preparing to send data 0x29e29e
[1675010000] TB: Preparing to send data 0x29f29f
[1677510000] TB: Preparing to send data 0x2a02a0
[1680010000] TB: Preparing to send data 0x2a12a1
[1682510000] TB: Preparing to send data 0x2a22a2
[1685010000] TB: Preparing to send data 0x2a32a3
[1687510000] TB: Preparing to send data 0x2a42a4
[1690010000] TB: Preparing to send data 0x2a52a5
[1692510000] TB: Preparing to send data 0x2a62a6
[1695010000] TB: Preparing to send data 0x2a72a7
[1697510000] TB: Preparing to send data 0x2a82a8
[1700010000] TB: Preparing to send data 0x2a92a9
[1702510000] TB: Preparing to send data 0x2aa2aa
[1705010000] TB: Preparing to send data 0x2ab2ab
[1707510000] TB: Preparing to send data 0x2ac2ac
[1710010000] TB: Preparing to send data 0x2ad2ad
[1712510000] TB: Preparing to send data 0x2ae2ae
[1715010000] TB: Preparing to send data 0x2af2af
[1717510000] TB: Preparing to send data 0x2b02b0
[1720010000] TB: Preparing to send data 0x2b12b1
[1722510000] TB: Preparing to send data 0x2b22b2
[1725010000] TB: Preparing to send data 0x2b32b3
[1727510000] TB: Preparing to send data 0x2b42b4
[1730010000] TB: Preparing to send data 0x2b52b5
[1732510000] TB: Preparing to send data 0x2b62b6
[1735010000] TB: Preparing to send data 0x2b72b7
[1737510000] TB: Preparing to send data 0x2b82b8
[1740010000] TB: Preparing to send data 0x2b92b9
[1742510000] TB: Preparing to send data 0x2ba2ba
[1745010000] TB: Preparing to send data 0x2bb2bb
[1747510000] TB: Preparing to send data 0x2bc2bc
[1750010000] TB: Preparing to send data 0x2bd2bd
[1752510000] TB: Preparing to send data 0x2be2be
[1755010000] TB: Preparing to send data 0x2bf2bf
[1757510000] TB: Preparing to send data 0x2c02c0
[1760010000] TB: Preparing to send data 0x2c12c1
[1762510000] TB: Preparing to send data 0x2c22c2
[1765010000] TB: Preparing to send data 0x2c32c3
[1767510000] TB: Preparing to send data 0x2c42c4
[1770010000] TB: Preparing to send data 0x2c52c5
[1772510000] TB: Preparing to send data 0x2c62c6
[1775010000] TB: Preparing to send data 0x2c72c7
[1777510000] TB: Preparing to send data 0x2c82c8
[1780010000] TB: Preparing to send data 0x2c92c9
[1782510000] TB: Preparing to send data 0x2ca2ca
[1785010000] TB: Preparing to send data 0x2cb2cb
[1787510000] TB: Preparing to send data 0x2cc2cc
[1790010000] TB: Preparing to send data 0x2cd2cd
[1792510000] TB: Preparing to send data 0x2ce2ce
[1795010000] TB: Preparing to send data 0x2cf2cf
[1797510000] TB: Preparing to send data 0x2d02d0
[1800010000] TB: Preparing to send data 0x2d12d1
[1802510000] TB: Preparing to send data 0x2d22d2
[1805010000] TB: Preparing to send data 0x2d32d3
[1807510000] TB: Preparing to send data 0x2d42d4
[1810010000] TB: Preparing to send data 0x2d52d5
[1812510000] TB: Preparing to send data 0x2d62d6
[1815010000] TB: Preparing to send data 0x2d72d7
[1817510000] TB: Preparing to send data 0x2d82d8
[1820010000] TB: Preparing to send data 0x2d92d9
[1822510000] TB: Preparing to send data 0x2da2da
[1825010000] TB: Preparing to send data 0x2db2db
[1827510000] TB: Preparing to send data 0x2dc2dc
[1830010000] TB: Preparing to send data 0x2dd2dd
[1832510000] TB: Preparing to send data 0x2de2de
[1835010000] TB: Preparing to send data 0x2df2df
[1837510000] TB: Preparing to send data 0x2e02e0
[1840010000] TB: Preparing to send data 0x2e12e1
[1842510000] TB: Preparing to send data 0x2e22e2
[1845010000] TB: Preparing to send data 0x2e32e3
[1847510000] TB: Preparing to send data 0x2e42e4
[1850010000] TB: Preparing to send data 0x2e52e5
[1852510000] TB: Preparing to send data 0x2e62e6
[1855010000] TB: Preparing to send data 0x2e72e7
[1857510000] TB: Preparing to send data 0x2e82e8
[1860010000] TB: Preparing to send data 0x2e92e9
[1862510000] TB: Preparing to send data 0x2ea2ea
[1865010000] TB: Preparing to send data 0x2eb2eb
[1867510000] TB: Preparing to send data 0x2ec2ec
[1870010000] TB: Preparing to send data 0x2ed2ed
[1872510000] TB: Preparing to send data 0x2ee2ee
[1875010000] TB: Preparing to send data 0x2ef2ef
[1877510000] TB: Preparing to send data 0x2f02f0
[1880010000] TB: Preparing to send data 0x2f12f1
[1882510000] TB: Preparing to send data 0x2f22f2
[1885010000] TB: Preparing to send data 0x2f32f3
[1887510000] TB: Preparing to send data 0x2f42f4
[1890010000] TB: Preparing to send data 0x2f52f5
[1892510000] TB: Preparing to send data 0x2f62f6
[1895010000] TB: Preparing to send data 0x2f72f7
[1897510000] TB: Preparing to send data 0x2f82f8
[1900010000] TB: Preparing to send data 0x2f92f9
[1902510000] TB: Preparing to send data 0x2fa2fa
[1905010000] TB: Preparing to send data 0x2fb2fb
[1907510000] TB: Preparing to send data 0x2fc2fc
[1910010000] TB: Preparing to send data 0x2fd2fd
[1912510000] TB: Preparing to send data 0x2fe2fe
[1915010000] TB: Preparing to send data 0x2ff2ff
[1917510000] TB: Preparing to send data 0x300300
[1920010000] TB: Preparing to send data 0x301301
[1922510000] TB: Preparing to send data 0x302302
[1925010000] TB: Preparing to send data 0x303303
[1927510000] TB: Preparing to send data 0x304304
[1930010000] TB: Preparing to send data 0x305305
[1932510000] TB: Preparing to send data 0x306306
[1935010000] TB: Preparing to send data 0x307307
[1937510000] TB: Preparing to send data 0x308308
[1940010000] TB: Preparing to send data 0x309309
[1942510000] TB: Preparing to send data 0x30a30a
[1945010000] TB: Preparing to send data 0x30b30b
[1947510000] TB: Preparing to send data 0x30c30c
[1950010000] TB: Preparing to send data 0x30d30d
[1952510000] TB: Preparing to send data 0x30e30e
[1955010000] TB: Preparing to send data 0x30f30f
[1957510000] TB: Preparing to send data 0x310310
[1960010000] TB: Preparing to send data 0x311311
[1962510000] TB: Preparing to send data 0x312312
[1965010000] TB: Preparing to send data 0x313313
[1967510000] TB: Preparing to send data 0x314314
[1970010000] TB: Preparing to send data 0x315315
[1972510000] TB: Preparing to send data 0x316316
[1975010000] TB: Preparing to send data 0x317317
[1977510000] TB: Preparing to send data 0x318318
[1980010000] TB: Preparing to send data 0x319319
[1982510000] TB: Preparing to send data 0x31a31a
[1985010000] TB: Preparing to send data 0x31b31b
[1987510000] TB: Preparing to send data 0x31c31c
[1990010000] TB: Preparing to send data 0x31d31d
[1992510000] TB: Preparing to send data 0x31e31e
[1995010000] TB: Preparing to send data 0x31f31f
[1997510000] TB: Preparing to send data 0x320320
[2000010000] TB: Preparing to send data 0x321321
[2002510000] TB: Preparing to send data 0x322322
[2005010000] TB: Preparing to send data 0x323323
[2007510000] TB: Preparing to send data 0x324324
[2010010000] TB: Preparing to send data 0x325325
[2012510000] TB: Preparing to send data 0x326326
[2015010000] TB: Preparing to send data 0x327327
[2017510000] TB: Preparing to send data 0x328328
[2020010000] TB: Preparing to send data 0x329329
[2022510000] TB: Preparing to send data 0x32a32a
[2025010000] TB: Preparing to send data 0x32b32b
[2027510000] TB: Preparing to send data 0x32c32c
[2030010000] TB: Preparing to send data 0x32d32d
[2032510000] TB: Preparing to send data 0x32e32e
[2035010000] TB: Preparing to send data 0x32f32f
[2037510000] TB: Preparing to send data 0x330330
[2040010000] TB: Preparing to send data 0x331331
[2042510000] TB: Preparing to send data 0x332332
[2045010000] TB: Preparing to send data 0x333333
[2047510000] TB: Preparing to send data 0x334334
[2050010000] TB: Preparing to send data 0x335335
[2052510000] TB: Preparing to send data 0x336336
[2055010000] TB: Preparing to send data 0x337337
[2057510000] TB: Preparing to send data 0x338338
[2060010000] TB: Preparing to send data 0x339339
[2062510000] TB: Preparing to send data 0x33a33a
[2065010000] TB: Preparing to send data 0x33b33b
[2067510000] TB: Preparing to send data 0x33c33c
[2070010000] TB: Preparing to send data 0x33d33d
[2072510000] TB: Preparing to send data 0x33e33e
[2075010000] TB: Preparing to send data 0x33f33f
[2077510000] TB: Preparing to send data 0x340340
[2080010000] TB: Preparing to send data 0x341341
[2082510000] TB: Preparing to send data 0x342342
[2085010000] TB: Preparing to send data 0x343343
[2087510000] TB: Preparing to send data 0x344344
[2090010000] TB: Preparing to send data 0x345345
[2092510000] TB: Preparing to send data 0x346346
[2095010000] TB: Preparing to send data 0x347347
[2097510000] TB: Preparing to send data 0x348348
[2100010000] TB: Preparing to send data 0x349349
[2102510000] TB: Preparing to send data 0x34a34a
[2105010000] TB: Preparing to send data 0x34b34b
[2107510000] TB: Preparing to send data 0x34c34c
[2110010000] TB: Preparing to send data 0x34d34d
[2112510000] TB: Preparing to send data 0x34e34e
[2115010000] TB: Preparing to send data 0x34f34f
[2117510000] TB: Preparing to send data 0x350350
[2120010000] TB: Preparing to send data 0x351351
[2122510000] TB: Preparing to send data 0x352352
[2125010000] TB: Preparing to send data 0x353353
[2127510000] TB: Preparing to send data 0x354354
[2130010000] TB: Preparing to send data 0x355355
[2132510000] TB: Preparing to send data 0x356356
[2135010000] TB: Preparing to send data 0x357357
[2137510000] TB: Preparing to send data 0x358358
[2140010000] TB: Preparing to send data 0x359359
[2142510000] TB: Preparing to send data 0x35a35a
[2145010000] TB: Preparing to send data 0x35b35b
[2147510000] TB: Preparing to send data 0x35c35c
[2150010000] TB: Preparing to send data 0x35d35d
[2152510000] TB: Preparing to send data 0x35e35e
[2155010000] TB: Preparing to send data 0x35f35f
[2157510000] TB: Preparing to send data 0x360360
[2160010000] TB: Preparing to send data 0x361361
[2162510000] TB: Preparing to send data 0x362362
[2165010000] TB: Preparing to send data 0x363363
[2167510000] TB: Preparing to send data 0x364364
[2170010000] TB: Preparing to send data 0x365365
[2172510000] TB: Preparing to send data 0x366366
[2175010000] TB: Preparing to send data 0x367367
[2177510000] TB: Preparing to send data 0x368368
[2180010000] TB: Preparing to send data 0x369369
run all
[2182510000] TB: Preparing to send data 0x36a36a
[2185010000] TB: Preparing to send data 0x36b36b
[2187510000] TB: Preparing to send data 0x36c36c
[2190010000] TB: Preparing to send data 0x36d36d
[2192510000] TB: Preparing to send data 0x36e36e
[2195010000] TB: Preparing to send data 0x36f36f
[2197510000] TB: Preparing to send data 0x370370
[2200010000] TB: Preparing to send data 0x371371
[2202510000] TB: Preparing to send data 0x372372
[2205010000] TB: Preparing to send data 0x373373
[2207510000] TB: Preparing to send data 0x374374
[2210010000] TB: Preparing to send data 0x375375
[2212510000] TB: Preparing to send data 0x376376
[2215010000] TB: Preparing to send data 0x377377
[2217510000] TB: Preparing to send data 0x378378
[2220010000] TB: Preparing to send data 0x379379
[2222510000] TB: Preparing to send data 0x37a37a
[2225010000] TB: Preparing to send data 0x37b37b
[2227510000] TB: Preparing to send data 0x37c37c
[2230010000] TB: Preparing to send data 0x37d37d
[2232510000] TB: Preparing to send data 0x37e37e
[2235010000] TB: Preparing to send data 0x37f37f
[2237510000] TB: Preparing to send data 0x380380
[2240010000] TB: Preparing to send data 0x381381
[2242510000] TB: Preparing to send data 0x382382
[2245010000] TB: Preparing to send data 0x383383
[2247510000] TB: Preparing to send data 0x384384
[2250010000] TB: Preparing to send data 0x385385
[2252510000] TB: Preparing to send data 0x386386
[2255010000] TB: Preparing to send data 0x387387
[2257510000] TB: Preparing to send data 0x388388
[2260010000] TB: Preparing to send data 0x389389
[2262510000] TB: Preparing to send data 0x38a38a
[2265010000] TB: Preparing to send data 0x38b38b
[2267510000] TB: Preparing to send data 0x38c38c
[2270010000] TB: Preparing to send data 0x38d38d
[2272510000] TB: Preparing to send data 0x38e38e
[2275010000] TB: Preparing to send data 0x38f38f
[2277510000] TB: Preparing to send data 0x390390
[2280010000] TB: Preparing to send data 0x391391
[2282510000] TB: Preparing to send data 0x392392
[2285010000] TB: Preparing to send data 0x393393
[2287510000] TB: Preparing to send data 0x394394
[2290010000] TB: Preparing to send data 0x395395
[2292510000] TB: Preparing to send data 0x396396
[2295010000] TB: Preparing to send data 0x397397
[2297510000] TB: Preparing to send data 0x398398
[2300010000] TB: Preparing to send data 0x399399
[2302510000] TB: Preparing to send data 0x39a39a
[2305010000] TB: Preparing to send data 0x39b39b
[2307510000] TB: Preparing to send data 0x39c39c
[2310010000] TB: Preparing to send data 0x39d39d
[2312510000] TB: Preparing to send data 0x39e39e
[2315010000] TB: Preparing to send data 0x39f39f
[2317510000] TB: Preparing to send data 0x3a03a0
[2320010000] TB: Preparing to send data 0x3a13a1
[2322510000] TB: Preparing to send data 0x3a23a2
[2325010000] TB: Preparing to send data 0x3a33a3
[2327510000] TB: Preparing to send data 0x3a43a4
[2330010000] TB: Preparing to send data 0x3a53a5
[2332510000] TB: Preparing to send data 0x3a63a6
[2335010000] TB: Preparing to send data 0x3a73a7
[2337510000] TB: Preparing to send data 0x3a83a8
[2340010000] TB: Preparing to send data 0x3a93a9
[2342510000] TB: Preparing to send data 0x3aa3aa
[2345010000] TB: Preparing to send data 0x3ab3ab
[2347510000] TB: Preparing to send data 0x3ac3ac
[2350010000] TB: Preparing to send data 0x3ad3ad
[2352510000] TB: Preparing to send data 0x3ae3ae
[2355010000] TB: Preparing to send data 0x3af3af
[2357510000] TB: Preparing to send data 0x3b03b0
[2360010000] TB: Preparing to send data 0x3b13b1
[2362510000] TB: Preparing to send data 0x3b23b2
[2365010000] TB: Preparing to send data 0x3b33b3
[2367510000] TB: Preparing to send data 0x3b43b4
[2370010000] TB: Preparing to send data 0x3b53b5
[2372510000] TB: Preparing to send data 0x3b63b6
[2375010000] TB: Preparing to send data 0x3b73b7
[2377510000] TB: Preparing to send data 0x3b83b8
[2380010000] TB: Preparing to send data 0x3b93b9
[2382510000] TB: Preparing to send data 0x3ba3ba
[2385010000] TB: Preparing to send data 0x3bb3bb
[2387510000] TB: Preparing to send data 0x3bc3bc
[2390010000] TB: Preparing to send data 0x3bd3bd
[2392510000] TB: Preparing to send data 0x3be3be
[2395010000] TB: Preparing to send data 0x3bf3bf
[2397510000] TB: Preparing to send data 0x3c03c0
[2400010000] TB: Preparing to send data 0x3c13c1
[2402510000] TB: Preparing to send data 0x3c23c2
[2405010000] TB: Preparing to send data 0x3c33c3
[2407510000] TB: Preparing to send data 0x3c43c4
[2410010000] TB: Preparing to send data 0x3c53c5
[2412510000] TB: Preparing to send data 0x3c63c6
[2415010000] TB: Preparing to send data 0x3c73c7
[2417510000] TB: Preparing to send data 0x3c83c8
[2420010000] TB: Preparing to send data 0x3c93c9
[2422510000] TB: Preparing to send data 0x3ca3ca
[2425010000] TB: Preparing to send data 0x3cb3cb
[2427510000] TB: Preparing to send data 0x3cc3cc
[2430010000] TB: Preparing to send data 0x3cd3cd
[2432510000] TB: Preparing to send data 0x3ce3ce
[2435010000] TB: Preparing to send data 0x3cf3cf
[2437510000] TB: Preparing to send data 0x3d03d0
[2440010000] TB: Preparing to send data 0x3d13d1
[2442510000] TB: Preparing to send data 0x3d23d2
[2445010000] TB: Preparing to send data 0x3d33d3
[2447510000] TB: Preparing to send data 0x3d43d4
[2450010000] TB: Preparing to send data 0x3d53d5
[2452510000] TB: Preparing to send data 0x3d63d6
[2455010000] TB: Preparing to send data 0x3d73d7
[2457510000] TB: Preparing to send data 0x3d83d8
[2460010000] TB: Preparing to send data 0x3d93d9
[2462510000] TB: Preparing to send data 0x3da3da
[2465010000] TB: Preparing to send data 0x3db3db
[2467510000] TB: Preparing to send data 0x3dc3dc
[2470010000] TB: Preparing to send data 0x3dd3dd
[2472510000] TB: Preparing to send data 0x3de3de
[2475010000] TB: Preparing to send data 0x3df3df
[2477510000] TB: Preparing to send data 0x3e03e0
[2480010000] TB: Preparing to send data 0x3e13e1
[2482510000] TB: Preparing to send data 0x3e23e2
[2485010000] TB: Preparing to send data 0x3e33e3
[2487510000] TB: Preparing to send data 0x3e43e4
[2490010000] TB: Preparing to send data 0x3e53e5
[2492510000] TB: Preparing to send data 0x3e63e6
[2495010000] TB: Preparing to send data 0x3e73e7
[2497510000] TB: Preparing to send data 0x3e83e8
[2500010000] TB: Preparing to send data 0x3e93e9
[2502510000] TB: Preparing to send data 0x3ea3ea
[2505010000] TB: Preparing to send data 0x3eb3eb
[2507510000] TB: Preparing to send data 0x3ec3ec
[2510010000] TB: Preparing to send data 0x3ed3ed
[2512510000] TB: Preparing to send data 0x3ee3ee
[2515010000] TB: Preparing to send data 0x3ef3ef
[2517510000] TB: Preparing to send data 0x3f03f0
[2520010000] TB: Preparing to send data 0x3f13f1
[2522510000] TB: Preparing to send data 0x3f23f2
[2525010000] TB: Preparing to send data 0x3f33f3
[2527510000] TB: Preparing to send data 0x3f43f4
[2530010000] TB: Preparing to send data 0x3f53f5
[2532510000] TB: Preparing to send data 0x3f63f6
[2535010000] TB: Preparing to send data 0x3f73f7
[2537510000] TB: Preparing to send data 0x3f83f8
[2540010000] TB: Preparing to send data 0x3f93f9
[2542510000] TB: Preparing to send data 0x3fa3fa
[2545010000] TB: Preparing to send data 0x3fb3fb
[2547510000] TB: Preparing to send data 0x3fc3fc
[2550010000] TB: Preparing to send data 0x3fd3fd
[2552510000] TB: Preparing to send data 0x3fe3fe
[2555010000] TB: Preparing to send data 0x3ff3ff
[2557510000] TB: Preparing to send data 0x400400
[2560010000] TB: Preparing to send data 0x401401
[2562510000] TB: Preparing to send data 0x402402
[2565010000] TB: Preparing to send data 0x403403
[2567510000] TB: Preparing to send data 0x404404
[2570010000] TB: Preparing to send data 0x405405
[2572510000] TB: Preparing to send data 0x406406
[2575010000] TB: Preparing to send data 0x407407
[2577510000] TB: Preparing to send data 0x408408
[2580010000] TB: Preparing to send data 0x409409
[2582510000] TB: Preparing to send data 0x40a40a
[2585010000] TB: Preparing to send data 0x40b40b
[2587510000] TB: Preparing to send data 0x40c40c
[2590010000] TB: Preparing to send data 0x40d40d
[2592510000] TB: Preparing to send data 0x40e40e
[2595010000] TB: Preparing to send data 0x40f40f
[2597510000] TB: Preparing to send data 0x410410
[2600010000] TB: Preparing to send data 0x411411
[2602510000] TB: Preparing to send data 0x412412
[2605010000] TB: Preparing to send data 0x413413
[2607510000] TB: Preparing to send data 0x414414
[2610010000] TB: Preparing to send data 0x415415
[2612510000] TB: Preparing to send data 0x416416
[2615010000] TB: Preparing to send data 0x417417
[2617510000] TB: Preparing to send data 0x418418
[2620010000] TB: Preparing to send data 0x419419
[2622510000] TB: Preparing to send data 0x41a41a
[2625010000] TB: Preparing to send data 0x41b41b
[2627510000] TB: Preparing to send data 0x41c41c
[2630010000] TB: Preparing to send data 0x41d41d
[2632510000] TB: Preparing to send data 0x41e41e
[2635010000] TB: Preparing to send data 0x41f41f
[2637510000] TB: Preparing to send data 0x420420
[2640010000] TB: Preparing to send data 0x421421
[2642510000] TB: Preparing to send data 0x422422
[2645010000] TB: Preparing to send data 0x423423
[2647510000] TB: Preparing to send data 0x424424
[2650010000] TB: Preparing to send data 0x425425
[2652510000] TB: Preparing to send data 0x426426
[2655010000] TB: Preparing to send data 0x427427
[2657510000] TB: Preparing to send data 0x428428
[2660010000] TB: Preparing to send data 0x429429
[2662510000] TB: Preparing to send data 0x42a42a
[2665010000] TB: Preparing to send data 0x42b42b
[2667510000] TB: Preparing to send data 0x42c42c
[2670010000] TB: Preparing to send data 0x42d42d
[2672510000] TB: Preparing to send data 0x42e42e
[2675010000] TB: Preparing to send data 0x42f42f
[2677510000] TB: Preparing to send data 0x430430
[2680010000] TB: Preparing to send data 0x431431
[2682510000] TB: Preparing to send data 0x432432
[2685010000] TB: Preparing to send data 0x433433
[2687510000] TB: Preparing to send data 0x434434
[2690010000] TB: Preparing to send data 0x435435
[2692510000] TB: Preparing to send data 0x436436
[2695010000] TB: Preparing to send data 0x437437
[2697510000] TB: Preparing to send data 0x438438
[2700010000] TB: Preparing to send data 0x439439
[2702510000] TB: Preparing to send data 0x43a43a
[2705010000] TB: Preparing to send data 0x43b43b
[2707510000] TB: Preparing to send data 0x43c43c
[2710010000] TB: Preparing to send data 0x43d43d
[2712510000] TB: Preparing to send data 0x43e43e
[2715010000] TB: Preparing to send data 0x43f43f
[2717510000] TB: Preparing to send data 0x440440
[2720010000] TB: Preparing to send data 0x441441
[2722510000] TB: Preparing to send data 0x442442
[2725010000] TB: Preparing to send data 0x443443
[2727510000] TB: Preparing to send data 0x444444
[2730010000] TB: Preparing to send data 0x445445
[2732510000] TB: Preparing to send data 0x446446
[2735010000] TB: Preparing to send data 0x447447
[2737510000] TB: Preparing to send data 0x448448
[2740010000] TB: Preparing to send data 0x449449
[2742510000] TB: Preparing to send data 0x44a44a
[2745010000] TB: Preparing to send data 0x44b44b
[2747510000] TB: Preparing to send data 0x44c44c
[2750010000] TB: Preparing to send data 0x44d44d
[2752510000] TB: Preparing to send data 0x44e44e
[2755010000] TB: Preparing to send data 0x44f44f
[2757510000] TB: Preparing to send data 0x450450
[2760010000] TB: Preparing to send data 0x451451
[2762510000] TB: Preparing to send data 0x452452
[2765010000] TB: Preparing to send data 0x453453
[2767510000] TB: Preparing to send data 0x454454
[2770010000] TB: Preparing to send data 0x455455
[2772510000] TB: Preparing to send data 0x456456
[2775010000] TB: Preparing to send data 0x457457
[2777510000] TB: Preparing to send data 0x458458
[2780010000] TB: Preparing to send data 0x459459
[2782510000] TB: Preparing to send data 0x45a45a
[2785010000] TB: Preparing to send data 0x45b45b
[2787510000] TB: Preparing to send data 0x45c45c
[2790010000] TB: Preparing to send data 0x45d45d
[2792510000] TB: Preparing to send data 0x45e45e
[2795010000] TB: Preparing to send data 0x45f45f
[2797510000] TB: Preparing to send data 0x460460
[2800010000] TB: Preparing to send data 0x461461
[2802510000] TB: Preparing to send data 0x462462
[2805010000] TB: Preparing to send data 0x463463
[2807510000] TB: Preparing to send data 0x464464
[2810010000] TB: Preparing to send data 0x465465
[2812510000] TB: Preparing to send data 0x466466
[2815010000] TB: Preparing to send data 0x467467
[2817510000] TB: Preparing to send data 0x468468
[2820010000] TB: Preparing to send data 0x469469
[2822510000] TB: Preparing to send data 0x46a46a
[2825010000] TB: Preparing to send data 0x46b46b
[2827510000] TB: Preparing to send data 0x46c46c
[2830010000] TB: Preparing to send data 0x46d46d
[2832510000] TB: Preparing to send data 0x46e46e
[2835010000] TB: Preparing to send data 0x46f46f
[2837510000] TB: Preparing to send data 0x470470
[2840010000] TB: Preparing to send data 0x471471
[2842510000] TB: Preparing to send data 0x472472
[2845010000] TB: Preparing to send data 0x473473
[2847510000] TB: Preparing to send data 0x474474
[2850010000] TB: Preparing to send data 0x475475
[2852510000] TB: Preparing to send data 0x476476
[2855010000] TB: Preparing to send data 0x477477
[2857510000] TB: Preparing to send data 0x478478
[2860010000] TB: Preparing to send data 0x479479
[2862510000] TB: Preparing to send data 0x47a47a
[2865010000] TB: Preparing to send data 0x47b47b
[2867510000] TB: Preparing to send data 0x47c47c
[2870010000] TB: Preparing to send data 0x47d47d
[2872510000] TB: Preparing to send data 0x47e47e
[2875010000] TB: Preparing to send data 0x47f47f
[2877510000] TB: Preparing to send data 0x480480
[2880010000] TB: Preparing to send data 0x481481
[2882510000] TB: Preparing to send data 0x482482
[2885010000] TB: Preparing to send data 0x483483
[2887510000] TB: Preparing to send data 0x484484
[2890010000] TB: Preparing to send data 0x485485
[2892510000] TB: Preparing to send data 0x486486
[2895010000] TB: Preparing to send data 0x487487
[2897510000] TB: Preparing to send data 0x488488
[2900010000] TB: Preparing to send data 0x489489
[2902510000] TB: Preparing to send data 0x48a48a
[2905010000] TB: Preparing to send data 0x48b48b
[2907510000] TB: Preparing to send data 0x48c48c
[2910010000] TB: Preparing to send data 0x48d48d
[2912510000] TB: Preparing to send data 0x48e48e
[2915010000] TB: Preparing to send data 0x48f48f
[2917510000] TB: Preparing to send data 0x490490
[2920010000] TB: Preparing to send data 0x491491
[2922510000] TB: Preparing to send data 0x492492
[2925010000] TB: Preparing to send data 0x493493
[2927510000] TB: Preparing to send data 0x494494
[2930010000] TB: Preparing to send data 0x495495
[2932510000] TB: Preparing to send data 0x496496
[2935010000] TB: Preparing to send data 0x497497
[2937510000] TB: Preparing to send data 0x498498
[2940010000] TB: Preparing to send data 0x499499
[2942510000] TB: Preparing to send data 0x49a49a
[2945010000] TB: Preparing to send data 0x49b49b
[2947510000] TB: Preparing to send data 0x49c49c
[2950010000] TB: Preparing to send data 0x49d49d
[2952510000] TB: Preparing to send data 0x49e49e
[2955010000] TB: Preparing to send data 0x49f49f
[2957510000] TB: Preparing to send data 0x4a04a0
[2960010000] TB: Preparing to send data 0x4a14a1
[2962510000] TB: Preparing to send data 0x4a24a2
[2965010000] TB: Preparing to send data 0x4a34a3
[2967510000] TB: Preparing to send data 0x4a44a4
[2970010000] TB: Preparing to send data 0x4a54a5
[2972510000] TB: Preparing to send data 0x4a64a6
[2975010000] TB: Preparing to send data 0x4a74a7
[2977510000] TB: Preparing to send data 0x4a84a8
[2980010000] TB: Preparing to send data 0x4a94a9
[2982510000] TB: Preparing to send data 0x4aa4aa
[2985010000] TB: Preparing to send data 0x4ab4ab
[2987510000] TB: Preparing to send data 0x4ac4ac
[2990010000] TB: Preparing to send data 0x4ad4ad
[2992510000] TB: Preparing to send data 0x4ae4ae
[2995010000] TB: Preparing to send data 0x4af4af
[2997510000] TB: Preparing to send data 0x4b04b0
[3000010000] TB: Preparing to send data 0x4b14b1
[3002510000] TB: Preparing to send data 0x4b24b2
[3005010000] TB: Preparing to send data 0x4b34b3
[3007510000] TB: Preparing to send data 0x4b44b4
[3010010000] TB: Preparing to send data 0x4b54b5
[3012510000] TB: Preparing to send data 0x4b64b6
[3015010000] TB: Preparing to send data 0x4b74b7
[3017510000] TB: Preparing to send data 0x4b84b8
[3020010000] TB: Preparing to send data 0x4b94b9
[3022510000] TB: Preparing to send data 0x4ba4ba
[3025010000] TB: Preparing to send data 0x4bb4bb
[3027510000] TB: Preparing to send data 0x4bc4bc
[3030010000] TB: Preparing to send data 0x4bd4bd
[3032510000] TB: Preparing to send data 0x4be4be
[3035010000] TB: Preparing to send data 0x4bf4bf
[3037510000] TB: Preparing to send data 0x4c04c0
[3040010000] TB: Preparing to send data 0x4c14c1
[3042510000] TB: Preparing to send data 0x4c24c2
[3045010000] TB: Preparing to send data 0x4c34c3
[3047510000] TB: Preparing to send data 0x4c44c4
[3050010000] TB: Preparing to send data 0x4c54c5
[3052510000] TB: Preparing to send data 0x4c64c6
[3055010000] TB: Preparing to send data 0x4c74c7
[3057510000] TB: Preparing to send data 0x4c84c8
[3060010000] TB: Preparing to send data 0x4c94c9
[3062510000] TB: Preparing to send data 0x4ca4ca
[3065010000] TB: Preparing to send data 0x4cb4cb
[3067510000] TB: Preparing to send data 0x4cc4cc
[3070010000] TB: Preparing to send data 0x4cd4cd
[3072510000] TB: Preparing to send data 0x4ce4ce
[3075010000] TB: Preparing to send data 0x4cf4cf
[3077510000] TB: Preparing to send data 0x4d04d0
[3080010000] TB: Preparing to send data 0x4d14d1
[3082510000] TB: Preparing to send data 0x4d24d2
[3085010000] TB: Preparing to send data 0x4d34d3
[3087510000] TB: Preparing to send data 0x4d44d4
[3090010000] TB: Preparing to send data 0x4d54d5
[3092510000] TB: Preparing to send data 0x4d64d6
[3095010000] TB: Preparing to send data 0x4d74d7
[3097510000] TB: Preparing to send data 0x4d84d8
[3100010000] TB: Preparing to send data 0x4d94d9
[3102510000] TB: Preparing to send data 0x4da4da
[3105010000] TB: Preparing to send data 0x4db4db
[3107510000] TB: Preparing to send data 0x4dc4dc
[3110010000] TB: Preparing to send data 0x4dd4dd
[3112510000] TB: Preparing to send data 0x4de4de
[3115010000] TB: Preparing to send data 0x4df4df
[3117510000] TB: Preparing to send data 0x4e04e0
[3120010000] TB: Preparing to send data 0x4e14e1
[3122510000] TB: Preparing to send data 0x4e24e2
[3125010000] TB: Preparing to send data 0x4e34e3
[3127510000] TB: Preparing to send data 0x4e44e4
[3130010000] TB: Preparing to send data 0x4e54e5
[3132510000] TB: Preparing to send data 0x4e64e6
[3135010000] TB: Preparing to send data 0x4e74e7
[3137510000] TB: Preparing to send data 0x4e84e8
[3140010000] TB: Preparing to send data 0x4e94e9
[3142510000] TB: Preparing to send data 0x4ea4ea
[3145010000] TB: Preparing to send data 0x4eb4eb
[3147510000] TB: Preparing to send data 0x4ec4ec
[3150010000] TB: Preparing to send data 0x4ed4ed
[3152510000] TB: Preparing to send data 0x4ee4ee
[3155010000] TB: Preparing to send data 0x4ef4ef
[3157510000] TB: Preparing to send data 0x4f04f0
[3160010000] TB: Preparing to send data 0x4f14f1
[3162510000] TB: Preparing to send data 0x4f24f2
[3165010000] TB: Preparing to send data 0x4f34f3
[3167510000] TB: Preparing to send data 0x4f44f4
[3170010000] TB: Preparing to send data 0x4f54f5
[3172510000] TB: Preparing to send data 0x4f64f6
[3175010000] TB: Preparing to send data 0x4f74f7
[3177510000] TB: Preparing to send data 0x4f84f8
[3180010000] TB: Preparing to send data 0x4f94f9
[3182510000] TB: Preparing to send data 0x4fa4fa
[3185010000] TB: Preparing to send data 0x4fb4fb
[3187510000] TB: Preparing to send data 0x4fc4fc
[3190010000] TB: Preparing to send data 0x4fd4fd
[3192510000] TB: Preparing to send data 0x4fe4fe
[3195010000] TB: Preparing to send data 0x4ff4ff
[3197510000] TB: Preparing to send data 0x500500
[3200010000] TB: Preparing to send data 0x501501
[3202510000] TB: Preparing to send data 0x502502
[3205010000] TB: Preparing to send data 0x503503
[3207510000] TB: Preparing to send data 0x504504
[3210010000] TB: Preparing to send data 0x505505
[3212510000] TB: Preparing to send data 0x506506
[3215010000] TB: Preparing to send data 0x507507
[3217510000] TB: Preparing to send data 0x508508
[3220010000] TB: Preparing to send data 0x509509
[3222510000] TB: Preparing to send data 0x50a50a
[3225010000] TB: Preparing to send data 0x50b50b
[3227510000] TB: Preparing to send data 0x50c50c
[3230010000] TB: Preparing to send data 0x50d50d
[3232510000] TB: Preparing to send data 0x50e50e
[3235010000] TB: Preparing to send data 0x50f50f
[3237510000] TB: Preparing to send data 0x510510
[3240010000] TB: Preparing to send data 0x511511
[3242510000] TB: Preparing to send data 0x512512
[3245010000] TB: Preparing to send data 0x513513
[3247510000] TB: Preparing to send data 0x514514
[3250010000] TB: Preparing to send data 0x515515
[3252510000] TB: Preparing to send data 0x516516
[3255010000] TB: Preparing to send data 0x517517
[3257510000] TB: Preparing to send data 0x518518
[3260010000] TB: Preparing to send data 0x519519
[3262510000] TB: Preparing to send data 0x51a51a
[3265010000] TB: Preparing to send data 0x51b51b
[3267510000] TB: Preparing to send data 0x51c51c
[3270010000] TB: Preparing to send data 0x51d51d
[3272510000] TB: Preparing to send data 0x51e51e
[3275010000] TB: Preparing to send data 0x51f51f
[3277510000] TB: Preparing to send data 0x520520
[3280010000] TB: Preparing to send data 0x521521
[3282510000] TB: Preparing to send data 0x522522
[3285010000] TB: Preparing to send data 0x523523
[3287510000] TB: Preparing to send data 0x524524
[3290010000] TB: Preparing to send data 0x525525
[3292510000] TB: Preparing to send data 0x526526
[3295010000] TB: Preparing to send data 0x527527
[3297510000] TB: Preparing to send data 0x528528
[3300010000] TB: Preparing to send data 0x529529
[3302510000] TB: Preparing to send data 0x52a52a
[3305010000] TB: Preparing to send data 0x52b52b
[3307510000] TB: Preparing to send data 0x52c52c
[3310010000] TB: Preparing to send data 0x52d52d
[3312510000] TB: Preparing to send data 0x52e52e
[3315010000] TB: Preparing to send data 0x52f52f
[3317510000] TB: Preparing to send data 0x530530
[3320010000] TB: Preparing to send data 0x531531
[3322510000] TB: Preparing to send data 0x532532
[3325010000] TB: Preparing to send data 0x533533
[3327510000] TB: Preparing to send data 0x534534
[3330010000] TB: Preparing to send data 0x535535
[3332510000] TB: Preparing to send data 0x536536
[3335010000] TB: Preparing to send data 0x537537
[3337510000] TB: Preparing to send data 0x538538
[3340010000] TB: Preparing to send data 0x539539
[3342510000] TB: Preparing to send data 0x53a53a
[3345010000] TB: Preparing to send data 0x53b53b
[3347510000] TB: Preparing to send data 0x53c53c
[3350010000] TB: Preparing to send data 0x53d53d
[3352510000] TB: Preparing to send data 0x53e53e
[3355010000] TB: Preparing to send data 0x53f53f
[3357510000] TB: Preparing to send data 0x540540
[3360010000] TB: Preparing to send data 0x541541
[3362510000] TB: Preparing to send data 0x542542
[3365010000] TB: Preparing to send data 0x543543
[3367510000] TB: Preparing to send data 0x544544
[3370010000] TB: Preparing to send data 0x545545
[3372510000] TB: Preparing to send data 0x546546
[3375010000] TB: Preparing to send data 0x547547
[3377510000] TB: Preparing to send data 0x548548
[3380010000] TB: Preparing to send data 0x549549
[3382510000] TB: Preparing to send data 0x54a54a
[3385010000] TB: Preparing to send data 0x54b54b
[3387510000] TB: Preparing to send data 0x54c54c
[3390010000] TB: Preparing to send data 0x54d54d
[3392510000] TB: Preparing to send data 0x54e54e
[3395010000] TB: Preparing to send data 0x54f54f
[3397510000] TB: Preparing to send data 0x550550
[3400010000] TB: Preparing to send data 0x551551
[3402510000] TB: Preparing to send data 0x552552
[3405010000] TB: Preparing to send data 0x553553
[3407510000] TB: Preparing to send data 0x554554
[3410010000] TB: Preparing to send data 0x555555
[3412510000] TB: Preparing to send data 0x556556
[3415010000] TB: Preparing to send data 0x557557
[3417510000] TB: Preparing to send data 0x558558
[3420010000] TB: Preparing to send data 0x559559
[3422510000] TB: Preparing to send data 0x55a55a
[3425010000] TB: Preparing to send data 0x55b55b
[3427510000] TB: Preparing to send data 0x55c55c
[3430010000] TB: Preparing to send data 0x55d55d
[3432510000] TB: Preparing to send data 0x55e55e
[3435010000] TB: Preparing to send data 0x55f55f
[3437510000] TB: Preparing to send data 0x560560
[3440010000] TB: Preparing to send data 0x561561
[3442510000] TB: Preparing to send data 0x562562
[3445010000] TB: Preparing to send data 0x563563
[3447510000] TB: Preparing to send data 0x564564
[3450010000] TB: Preparing to send data 0x565565
[3452510000] TB: Preparing to send data 0x566566
[3455010000] TB: Preparing to send data 0x567567
[3457510000] TB: Preparing to send data 0x568568
[3460010000] TB: Preparing to send data 0x569569
[3462510000] TB: Preparing to send data 0x56a56a
[3465010000] TB: Preparing to send data 0x56b56b
[3467510000] TB: Preparing to send data 0x56c56c
[3470010000] TB: Preparing to send data 0x56d56d
[3472510000] TB: Preparing to send data 0x56e56e
[3475010000] TB: Preparing to send data 0x56f56f
run all
[3477510000] TB: Preparing to send data 0x570570
[3480010000] TB: Preparing to send data 0x571571
[3482510000] TB: Preparing to send data 0x572572
[3485010000] TB: Preparing to send data 0x573573
[3487510000] TB: Preparing to send data 0x574574
[3490010000] TB: Preparing to send data 0x575575
[3492510000] TB: Preparing to send data 0x576576
[3495010000] TB: Preparing to send data 0x577577
[3497510000] TB: Preparing to send data 0x578578
[3500010000] TB: Preparing to send data 0x579579
[3502510000] TB: Preparing to send data 0x57a57a
[3505010000] TB: Preparing to send data 0x57b57b
[3507510000] TB: Preparing to send data 0x57c57c
[3510010000] TB: Preparing to send data 0x57d57d
[3512510000] TB: Preparing to send data 0x57e57e
[3515010000] TB: Preparing to send data 0x57f57f
[3517510000] TB: Preparing to send data 0x580580
[3520010000] TB: Preparing to send data 0x581581
[3522510000] TB: Preparing to send data 0x582582
[3525010000] TB: Preparing to send data 0x583583
[3527510000] TB: Preparing to send data 0x584584
[3530010000] TB: Preparing to send data 0x585585
[3532510000] TB: Preparing to send data 0x586586
[3535010000] TB: Preparing to send data 0x587587
[3537510000] TB: Preparing to send data 0x588588
[3540010000] TB: Preparing to send data 0x589589
[3542510000] TB: Preparing to send data 0x58a58a
[3545010000] TB: Preparing to send data 0x58b58b
[3547510000] TB: Preparing to send data 0x58c58c
[3550010000] TB: Preparing to send data 0x58d58d
[3552510000] TB: Preparing to send data 0x58e58e
[3555010000] TB: Preparing to send data 0x58f58f
[3557510000] TB: Preparing to send data 0x590590
[3560010000] TB: Preparing to send data 0x591591
[3562510000] TB: Preparing to send data 0x592592
[3565010000] TB: Preparing to send data 0x593593
[3567510000] TB: Preparing to send data 0x594594
[3570010000] TB: Preparing to send data 0x595595
[3572510000] TB: Preparing to send data 0x596596
[3575010000] TB: Preparing to send data 0x597597
[3577510000] TB: Preparing to send data 0x598598
[3580010000] TB: Preparing to send data 0x599599
[3582510000] TB: Preparing to send data 0x59a59a
[3585010000] TB: Preparing to send data 0x59b59b
[3587510000] TB: Preparing to send data 0x59c59c
[3590010000] TB: Preparing to send data 0x59d59d
[3592510000] TB: Preparing to send data 0x59e59e
[3595010000] TB: Preparing to send data 0x59f59f
[3597510000] TB: Preparing to send data 0x5a05a0
[3600010000] TB: Preparing to send data 0x5a15a1
[3602510000] TB: Preparing to send data 0x5a25a2
[3605010000] TB: Preparing to send data 0x5a35a3
[3607510000] TB: Preparing to send data 0x5a45a4
[3610010000] TB: Preparing to send data 0x5a55a5
[3612510000] TB: Preparing to send data 0x5a65a6
[3615010000] TB: Preparing to send data 0x5a75a7
[3617510000] TB: Preparing to send data 0x5a85a8
[3620010000] TB: Preparing to send data 0x5a95a9
[3622510000] TB: Preparing to send data 0x5aa5aa
[3625010000] TB: Preparing to send data 0x5ab5ab
[3627510000] TB: Preparing to send data 0x5ac5ac
[3630010000] TB: Preparing to send data 0x5ad5ad
[3632510000] TB: Preparing to send data 0x5ae5ae
[3635010000] TB: Preparing to send data 0x5af5af
[3637510000] TB: Preparing to send data 0x5b05b0
[3640010000] TB: Preparing to send data 0x5b15b1
[3642510000] TB: Preparing to send data 0x5b25b2
[3645010000] TB: Preparing to send data 0x5b35b3
[3647510000] TB: Preparing to send data 0x5b45b4
[3650010000] TB: Preparing to send data 0x5b55b5
[3652510000] TB: Preparing to send data 0x5b65b6
[3655010000] TB: Preparing to send data 0x5b75b7
[3657510000] TB: Preparing to send data 0x5b85b8
[3660010000] TB: Preparing to send data 0x5b95b9
[3662510000] TB: Preparing to send data 0x5ba5ba
[3665010000] TB: Preparing to send data 0x5bb5bb
[3667510000] TB: Preparing to send data 0x5bc5bc
[3670010000] TB: Preparing to send data 0x5bd5bd
[3672510000] TB: Preparing to send data 0x5be5be
[3675010000] TB: Preparing to send data 0x5bf5bf
[3677510000] TB: Preparing to send data 0x5c05c0
[3680010000] TB: Preparing to send data 0x5c15c1
[3682510000] TB: Preparing to send data 0x5c25c2
[3685010000] TB: Preparing to send data 0x5c35c3
[3687510000] TB: Preparing to send data 0x5c45c4
[3690010000] TB: Preparing to send data 0x5c55c5
[3692510000] TB: Preparing to send data 0x5c65c6
[3695010000] TB: Preparing to send data 0x5c75c7
[3697510000] TB: Preparing to send data 0x5c85c8
[3700010000] TB: Preparing to send data 0x5c95c9
[3702510000] TB: Preparing to send data 0x5ca5ca
[3705010000] TB: Preparing to send data 0x5cb5cb
[3707510000] TB: Preparing to send data 0x5cc5cc
[3710010000] TB: Preparing to send data 0x5cd5cd
[3712510000] TB: Preparing to send data 0x5ce5ce
[3715010000] TB: Preparing to send data 0x5cf5cf
[3717510000] TB: Preparing to send data 0x5d05d0
[3720010000] TB: Preparing to send data 0x5d15d1
[3722510000] TB: Preparing to send data 0x5d25d2
[3725010000] TB: Preparing to send data 0x5d35d3
[3727510000] TB: Preparing to send data 0x5d45d4
[3730010000] TB: Preparing to send data 0x5d55d5
[3732510000] TB: Preparing to send data 0x5d65d6
[3735010000] TB: Preparing to send data 0x5d75d7
[3737510000] TB: Preparing to send data 0x5d85d8
[3740010000] TB: Preparing to send data 0x5d95d9
[3742510000] TB: Preparing to send data 0x5da5da
[3745010000] TB: Preparing to send data 0x5db5db
[3747510000] TB: Preparing to send data 0x5dc5dc
[3750010000] TB: Preparing to send data 0x5dd5dd
[3752510000] TB: Preparing to send data 0x5de5de
[3755010000] TB: Preparing to send data 0x5df5df
[3757510000] TB: Preparing to send data 0x5e05e0
[3760010000] TB: Preparing to send data 0x5e15e1
[3762510000] TB: Preparing to send data 0x5e25e2
[3765010000] TB: Preparing to send data 0x5e35e3
[3767510000] TB: Preparing to send data 0x5e45e4
[3770010000] TB: Preparing to send data 0x5e55e5
[3772510000] TB: Preparing to send data 0x5e65e6
[3775010000] TB: Preparing to send data 0x5e75e7
[3777510000] TB: Preparing to send data 0x5e85e8
[3780010000] TB: Preparing to send data 0x5e95e9
[3782510000] TB: Preparing to send data 0x5ea5ea
[3785010000] TB: Preparing to send data 0x5eb5eb
[3787510000] TB: Preparing to send data 0x5ec5ec
[3790010000] TB: Preparing to send data 0x5ed5ed
[3792510000] TB: Preparing to send data 0x5ee5ee
[3795010000] TB: Preparing to send data 0x5ef5ef
[3797510000] TB: Preparing to send data 0x5f05f0
[3800010000] TB: Preparing to send data 0x5f15f1
[3802510000] TB: Preparing to send data 0x5f25f2
[3805010000] TB: Preparing to send data 0x5f35f3
[3807510000] TB: Preparing to send data 0x5f45f4
[3810010000] TB: Preparing to send data 0x5f55f5
[3812510000] TB: Preparing to send data 0x5f65f6
[3815010000] TB: Preparing to send data 0x5f75f7
[3817510000] TB: Preparing to send data 0x5f85f8
[3820010000] TB: Preparing to send data 0x5f95f9
[3822510000] TB: Preparing to send data 0x5fa5fa
[3825010000] TB: Preparing to send data 0x5fb5fb
[3827510000] TB: Preparing to send data 0x5fc5fc
[3830010000] TB: Preparing to send data 0x5fd5fd
[3832510000] TB: Preparing to send data 0x5fe5fe
[3835010000] TB: Preparing to send data 0x5ff5ff
[3837510000] TB: Preparing to send data 0x600600
[3840010000] TB: Preparing to send data 0x601601
[3842510000] TB: Preparing to send data 0x602602
[3845010000] TB: Preparing to send data 0x603603
[3847510000] TB: Preparing to send data 0x604604
[3850010000] TB: Preparing to send data 0x605605
[3852510000] TB: Preparing to send data 0x606606
[3855010000] TB: Preparing to send data 0x607607
[3857510000] TB: Preparing to send data 0x608608
[3860010000] TB: Preparing to send data 0x609609
[3862510000] TB: Preparing to send data 0x60a60a
[3865010000] TB: Preparing to send data 0x60b60b
[3867510000] TB: Preparing to send data 0x60c60c
[3870010000] TB: Preparing to send data 0x60d60d
[3872510000] TB: Preparing to send data 0x60e60e
[3875010000] TB: Preparing to send data 0x60f60f
[3877510000] TB: Preparing to send data 0x610610
[3880010000] TB: Preparing to send data 0x611611
[3882510000] TB: Preparing to send data 0x612612
[3885010000] TB: Preparing to send data 0x613613
[3887510000] TB: Preparing to send data 0x614614
[3890010000] TB: Preparing to send data 0x615615
[3892510000] TB: Preparing to send data 0x616616
[3895010000] TB: Preparing to send data 0x617617
[3897510000] TB: Preparing to send data 0x618618
[3900010000] TB: Preparing to send data 0x619619
[3902510000] TB: Preparing to send data 0x61a61a
[3905010000] TB: Preparing to send data 0x61b61b
[3907510000] TB: Preparing to send data 0x61c61c
[3910010000] TB: Preparing to send data 0x61d61d
[3912510000] TB: Preparing to send data 0x61e61e
[3915010000] TB: Preparing to send data 0x61f61f
[3917510000] TB: Preparing to send data 0x620620
[3920010000] TB: Preparing to send data 0x621621
[3922510000] TB: Preparing to send data 0x622622
[3925010000] TB: Preparing to send data 0x623623
[3927510000] TB: Preparing to send data 0x624624
[3930010000] TB: Preparing to send data 0x625625
[3932510000] TB: Preparing to send data 0x626626
[3935010000] TB: Preparing to send data 0x627627
[3937510000] TB: Preparing to send data 0x628628
[3940010000] TB: Preparing to send data 0x629629
[3942510000] TB: Preparing to send data 0x62a62a
[3945010000] TB: Preparing to send data 0x62b62b
[3947510000] TB: Preparing to send data 0x62c62c
[3950010000] TB: Preparing to send data 0x62d62d
[3952510000] TB: Preparing to send data 0x62e62e
[3955010000] TB: Preparing to send data 0x62f62f
[3957510000] TB: Preparing to send data 0x630630
[3960010000] TB: Preparing to send data 0x631631
[3962510000] TB: Preparing to send data 0x632632
[3965010000] TB: Preparing to send data 0x633633
[3967510000] TB: Preparing to send data 0x634634
[3970010000] TB: Preparing to send data 0x635635
[3972510000] TB: Preparing to send data 0x636636
[3975010000] TB: Preparing to send data 0x637637
[3977510000] TB: Preparing to send data 0x638638
[3980010000] TB: Preparing to send data 0x639639
[3982510000] TB: Preparing to send data 0x63a63a
[3985010000] TB: Preparing to send data 0x63b63b
[3987510000] TB: Preparing to send data 0x63c63c
[3990010000] TB: Preparing to send data 0x63d63d
[3992510000] TB: Preparing to send data 0x63e63e
[3995010000] TB: Preparing to send data 0x63f63f
[3997510000] TB: Preparing to send data 0x640640
[4000010000] TB: Preparing to send data 0x641641
[4002510000] TB: Preparing to send data 0x642642
[4005010000] TB: Preparing to send data 0x643643
[4007510000] TB: Preparing to send data 0x644644
[4010010000] TB: Preparing to send data 0x645645
[4012510000] TB: Preparing to send data 0x646646
[4015010000] TB: Preparing to send data 0x647647
[4017510000] TB: Preparing to send data 0x648648
[4020010000] TB: Preparing to send data 0x649649
[4022510000] TB: Preparing to send data 0x64a64a
[4025010000] TB: Preparing to send data 0x64b64b
[4027510000] TB: Preparing to send data 0x64c64c
[4030010000] TB: Preparing to send data 0x64d64d
[4032510000] TB: Preparing to send data 0x64e64e
[4035010000] TB: Preparing to send data 0x64f64f
[4037510000] TB: Preparing to send data 0x650650
[4040010000] TB: Preparing to send data 0x651651
[4042510000] TB: Preparing to send data 0x652652
[4045010000] TB: Preparing to send data 0x653653
[4047510000] TB: Preparing to send data 0x654654
[4050010000] TB: Preparing to send data 0x655655
[4052510000] TB: Preparing to send data 0x656656
[4055010000] TB: Preparing to send data 0x657657
[4057510000] TB: Preparing to send data 0x658658
[4060010000] TB: Preparing to send data 0x659659
[4062510000] TB: Preparing to send data 0x65a65a
[4065010000] TB: Preparing to send data 0x65b65b
[4067510000] TB: Preparing to send data 0x65c65c
[4070010000] TB: Preparing to send data 0x65d65d
[4072510000] TB: Preparing to send data 0x65e65e
[4075010000] TB: Preparing to send data 0x65f65f
[4077510000] TB: Preparing to send data 0x660660
[4080010000] TB: Preparing to send data 0x661661
[4082510000] TB: Preparing to send data 0x662662
[4085010000] TB: Preparing to send data 0x663663
[4087510000] TB: Preparing to send data 0x664664
[4090010000] TB: Preparing to send data 0x665665
[4092510000] TB: Preparing to send data 0x666666
[4095010000] TB: Preparing to send data 0x667667
[4097510000] TB: Preparing to send data 0x668668
[4100010000] TB: Preparing to send data 0x669669
[4102510000] TB: Preparing to send data 0x66a66a
[4105010000] TB: Preparing to send data 0x66b66b
[4107510000] TB: Preparing to send data 0x66c66c
[4110010000] TB: Preparing to send data 0x66d66d
[4112510000] TB: Preparing to send data 0x66e66e
[4115010000] TB: Preparing to send data 0x66f66f
[4117510000] TB: Preparing to send data 0x670670
[4120010000] TB: Preparing to send data 0x671671
[4122510000] TB: Preparing to send data 0x672672
[4125010000] TB: Preparing to send data 0x673673
[4127510000] TB: Preparing to send data 0x674674
[4130010000] TB: Preparing to send data 0x675675
[4132510000] TB: Preparing to send data 0x676676
[4135010000] TB: Preparing to send data 0x677677
[4137510000] TB: Preparing to send data 0x678678
[4140010000] TB: Preparing to send data 0x679679
[4142510000] TB: Preparing to send data 0x67a67a
[4145010000] TB: Preparing to send data 0x67b67b
[4147510000] TB: Preparing to send data 0x67c67c
[4150010000] TB: Preparing to send data 0x67d67d
[4152510000] TB: Preparing to send data 0x67e67e
[4155010000] TB: Preparing to send data 0x67f67f
[4157510000] TB: Preparing to send data 0x680680
[4160010000] TB: Preparing to send data 0x681681
[4162510000] TB: Preparing to send data 0x682682
[4165010000] TB: Preparing to send data 0x683683
[4167510000] TB: Preparing to send data 0x684684
[4170010000] TB: Preparing to send data 0x685685
[4172510000] TB: Preparing to send data 0x686686
[4175010000] TB: Preparing to send data 0x687687
[4177510000] TB: Preparing to send data 0x688688
[4180010000] TB: Preparing to send data 0x689689
[4182510000] TB: Preparing to send data 0x68a68a
[4185010000] TB: Preparing to send data 0x68b68b
[4187510000] TB: Preparing to send data 0x68c68c
[4190010000] TB: Preparing to send data 0x68d68d
[4192510000] TB: Preparing to send data 0x68e68e
[4195010000] TB: Preparing to send data 0x68f68f
[4197510000] TB: Preparing to send data 0x690690
[4200010000] TB: Preparing to send data 0x691691
[4202510000] TB: Preparing to send data 0x692692
[4205010000] TB: Preparing to send data 0x693693
[4207510000] TB: Preparing to send data 0x694694
[4210010000] TB: Preparing to send data 0x695695
[4212510000] TB: Preparing to send data 0x696696
[4215010000] TB: Preparing to send data 0x697697
[4217510000] TB: Preparing to send data 0x698698
[4220010000] TB: Preparing to send data 0x699699
[4222510000] TB: Preparing to send data 0x69a69a
[4225010000] TB: Preparing to send data 0x69b69b
[4227510000] TB: Preparing to send data 0x69c69c
[4230010000] TB: Preparing to send data 0x69d69d
[4232510000] TB: Preparing to send data 0x69e69e
[4235010000] TB: Preparing to send data 0x69f69f
[4237510000] TB: Preparing to send data 0x6a06a0
[4240010000] TB: Preparing to send data 0x6a16a1
[4242510000] TB: Preparing to send data 0x6a26a2
[4245010000] TB: Preparing to send data 0x6a36a3
[4247510000] TB: Preparing to send data 0x6a46a4
[4250010000] TB: Preparing to send data 0x6a56a5
[4252510000] TB: Preparing to send data 0x6a66a6
[4255010000] TB: Preparing to send data 0x6a76a7
[4257510000] TB: Preparing to send data 0x6a86a8
[4260010000] TB: Preparing to send data 0x6a96a9
[4262510000] TB: Preparing to send data 0x6aa6aa
[4265010000] TB: Preparing to send data 0x6ab6ab
[4267510000] TB: Preparing to send data 0x6ac6ac
[4270010000] TB: Preparing to send data 0x6ad6ad
[4272510000] TB: Preparing to send data 0x6ae6ae
[4275010000] TB: Preparing to send data 0x6af6af
[4277510000] TB: Preparing to send data 0x6b06b0
[4280010000] TB: Preparing to send data 0x6b16b1
[4282510000] TB: Preparing to send data 0x6b26b2
[4285010000] TB: Preparing to send data 0x6b36b3
[4287510000] TB: Preparing to send data 0x6b46b4
[4290010000] TB: Preparing to send data 0x6b56b5
[4292510000] TB: Preparing to send data 0x6b66b6
[4295010000] TB: Preparing to send data 0x6b76b7
[4297510000] TB: Preparing to send data 0x6b86b8
[4300010000] TB: Preparing to send data 0x6b96b9
[4302510000] TB: Preparing to send data 0x6ba6ba
[4305010000] TB: Preparing to send data 0x6bb6bb
[4307510000] TB: Preparing to send data 0x6bc6bc
[4310010000] TB: Preparing to send data 0x6bd6bd
[4312510000] TB: Preparing to send data 0x6be6be
[4315010000] TB: Preparing to send data 0x6bf6bf
[4317510000] TB: Preparing to send data 0x6c06c0
[4320010000] TB: Preparing to send data 0x6c16c1
[4322510000] TB: Preparing to send data 0x6c26c2
[4325010000] TB: Preparing to send data 0x6c36c3
[4327510000] TB: Preparing to send data 0x6c46c4
[4330010000] TB: Preparing to send data 0x6c56c5
[4332510000] TB: Preparing to send data 0x6c66c6
[4335010000] TB: Preparing to send data 0x6c76c7
[4337510000] TB: Preparing to send data 0x6c86c8
[4340010000] TB: Preparing to send data 0x6c96c9
[4342510000] TB: Preparing to send data 0x6ca6ca
[4345010000] TB: Preparing to send data 0x6cb6cb
[4347510000] TB: Preparing to send data 0x6cc6cc
[4350010000] TB: Preparing to send data 0x6cd6cd
[4352510000] TB: Preparing to send data 0x6ce6ce
[4355010000] TB: Preparing to send data 0x6cf6cf
[4357510000] TB: Preparing to send data 0x6d06d0
[4360010000] TB: Preparing to send data 0x6d16d1
[4362510000] TB: Preparing to send data 0x6d26d2
[4365010000] TB: Preparing to send data 0x6d36d3
[4367510000] TB: Preparing to send data 0x6d46d4
[4370010000] TB: Preparing to send data 0x6d56d5
[4372510000] TB: Preparing to send data 0x6d66d6
[4375010000] TB: Preparing to send data 0x6d76d7
[4377510000] TB: Preparing to send data 0x6d86d8
[4380010000] TB: Preparing to send data 0x6d96d9
[4382510000] TB: Preparing to send data 0x6da6da
[4385010000] TB: Preparing to send data 0x6db6db
[4387510000] TB: Preparing to send data 0x6dc6dc
[4390010000] TB: Preparing to send data 0x6dd6dd
[4392510000] TB: Preparing to send data 0x6de6de
[4395010000] TB: Preparing to send data 0x6df6df
[4397510000] TB: Preparing to send data 0x6e06e0
[4400010000] TB: Preparing to send data 0x6e16e1
[4402510000] TB: Preparing to send data 0x6e26e2
[4405010000] TB: Preparing to send data 0x6e36e3
[4407510000] TB: Preparing to send data 0x6e46e4
[4410010000] TB: Preparing to send data 0x6e56e5
[4412510000] TB: Preparing to send data 0x6e66e6
[4415010000] TB: Preparing to send data 0x6e76e7
[4417510000] TB: Preparing to send data 0x6e86e8
[4420010000] TB: Preparing to send data 0x6e96e9
[4422510000] TB: Preparing to send data 0x6ea6ea
[4425010000] TB: Preparing to send data 0x6eb6eb
[4427510000] TB: Preparing to send data 0x6ec6ec
[4430010000] TB: Preparing to send data 0x6ed6ed
[4432510000] TB: Preparing to send data 0x6ee6ee
[4435010000] TB: Preparing to send data 0x6ef6ef
[4437510000] TB: Preparing to send data 0x6f06f0
[4440010000] TB: Preparing to send data 0x6f16f1
[4442510000] TB: Preparing to send data 0x6f26f2
[4445010000] TB: Preparing to send data 0x6f36f3
[4447510000] TB: Preparing to send data 0x6f46f4
[4450010000] TB: Preparing to send data 0x6f56f5
[4452510000] TB: Preparing to send data 0x6f66f6
[4455010000] TB: Preparing to send data 0x6f76f7
[4457510000] TB: Preparing to send data 0x6f86f8
[4460010000] TB: Preparing to send data 0x6f96f9
[4462510000] TB: Preparing to send data 0x6fa6fa
[4465010000] TB: Preparing to send data 0x6fb6fb
[4467510000] TB: Preparing to send data 0x6fc6fc
[4470010000] TB: Preparing to send data 0x6fd6fd
[4472510000] TB: Preparing to send data 0x6fe6fe
[4475010000] TB: Preparing to send data 0x6ff6ff
[4477510000] TB: Preparing to send data 0x700700
[4480010000] TB: Preparing to send data 0x701701
[4482510000] TB: Preparing to send data 0x702702
[4485010000] TB: Preparing to send data 0x703703
[4487510000] TB: Preparing to send data 0x704704
[4490010000] TB: Preparing to send data 0x705705
[4492510000] TB: Preparing to send data 0x706706
[4495010000] TB: Preparing to send data 0x707707
[4497510000] TB: Preparing to send data 0x708708
[4500010000] TB: Preparing to send data 0x709709
[4502510000] TB: Preparing to send data 0x70a70a
[4505010000] TB: Preparing to send data 0x70b70b
[4507510000] TB: Preparing to send data 0x70c70c
[4510010000] TB: Preparing to send data 0x70d70d
[4512510000] TB: Preparing to send data 0x70e70e
[4515010000] TB: Preparing to send data 0x70f70f
[4517510000] TB: Preparing to send data 0x710710
[4520010000] TB: Preparing to send data 0x711711
[4522510000] TB: Preparing to send data 0x712712
[4525010000] TB: Preparing to send data 0x713713
[4527510000] TB: Preparing to send data 0x714714
[4530010000] TB: Preparing to send data 0x715715
[4532510000] TB: Preparing to send data 0x716716
[4535010000] TB: Preparing to send data 0x717717
[4537510000] TB: Preparing to send data 0x718718
[4540010000] TB: Preparing to send data 0x719719
[4542510000] TB: Preparing to send data 0x71a71a
[4545010000] TB: Preparing to send data 0x71b71b
[4547510000] TB: Preparing to send data 0x71c71c
[4550010000] TB: Preparing to send data 0x71d71d
[4552510000] TB: Preparing to send data 0x71e71e
[4555010000] TB: Preparing to send data 0x71f71f
[4557510000] TB: Preparing to send data 0x720720
[4560010000] TB: Preparing to send data 0x721721
[4562510000] TB: Preparing to send data 0x722722
[4565010000] TB: Preparing to send data 0x723723
[4567510000] TB: Preparing to send data 0x724724
[4570010000] TB: Preparing to send data 0x725725
[4572510000] TB: Preparing to send data 0x726726
[4575010000] TB: Preparing to send data 0x727727
[4577510000] TB: Preparing to send data 0x728728
[4580010000] TB: Preparing to send data 0x729729
[4582510000] TB: Preparing to send data 0x72a72a
[4585010000] TB: Preparing to send data 0x72b72b
[4587510000] TB: Preparing to send data 0x72c72c
[4590010000] TB: Preparing to send data 0x72d72d
[4592510000] TB: Preparing to send data 0x72e72e
[4595010000] TB: Preparing to send data 0x72f72f
[4597510000] TB: Preparing to send data 0x730730
[4600010000] TB: Preparing to send data 0x731731
[4602510000] TB: Preparing to send data 0x732732
[4605010000] TB: Preparing to send data 0x733733
[4607510000] TB: Preparing to send data 0x734734
[4610010000] TB: Preparing to send data 0x735735
[4612510000] TB: Preparing to send data 0x736736
[4615010000] TB: Preparing to send data 0x737737
[4617510000] TB: Preparing to send data 0x738738
[4620010000] TB: Preparing to send data 0x739739
[4622510000] TB: Preparing to send data 0x73a73a
[4625010000] TB: Preparing to send data 0x73b73b
[4627510000] TB: Preparing to send data 0x73c73c
[4630010000] TB: Preparing to send data 0x73d73d
[4632510000] TB: Preparing to send data 0x73e73e
[4635010000] TB: Preparing to send data 0x73f73f
[4637510000] TB: Preparing to send data 0x740740
[4640010000] TB: Preparing to send data 0x741741
[4642510000] TB: Preparing to send data 0x742742
[4645010000] TB: Preparing to send data 0x743743
[4647510000] TB: Preparing to send data 0x744744
[4650010000] TB: Preparing to send data 0x745745
[4652510000] TB: Preparing to send data 0x746746
[4655010000] TB: Preparing to send data 0x747747
[4657510000] TB: Preparing to send data 0x748748
[4660010000] TB: Preparing to send data 0x749749
[4662510000] TB: Preparing to send data 0x74a74a
[4665010000] TB: Preparing to send data 0x74b74b
[4667510000] TB: Preparing to send data 0x74c74c
[4670010000] TB: Preparing to send data 0x74d74d
[4672510000] TB: Preparing to send data 0x74e74e
[4675010000] TB: Preparing to send data 0x74f74f
[4677510000] TB: Preparing to send data 0x750750
[4680010000] TB: Preparing to send data 0x751751
[4682510000] TB: Preparing to send data 0x752752
[4685010000] TB: Preparing to send data 0x753753
[4687510000] TB: Preparing to send data 0x754754
[4690010000] TB: Preparing to send data 0x755755
[4692510000] TB: Preparing to send data 0x756756
[4695010000] TB: Preparing to send data 0x757757
[4697510000] TB: Preparing to send data 0x758758
[4700010000] TB: Preparing to send data 0x759759
[4702510000] TB: Preparing to send data 0x75a75a
[4705010000] TB: Preparing to send data 0x75b75b
[4707510000] TB: Preparing to send data 0x75c75c
[4710010000] TB: Preparing to send data 0x75d75d
[4712510000] TB: Preparing to send data 0x75e75e
[4715010000] TB: Preparing to send data 0x75f75f
[4717510000] TB: Preparing to send data 0x760760
[4720010000] TB: Preparing to send data 0x761761
[4722510000] TB: Preparing to send data 0x762762
[4725010000] TB: Preparing to send data 0x763763
[4727510000] TB: Preparing to send data 0x764764
[4730010000] TB: Preparing to send data 0x765765
[4732510000] TB: Preparing to send data 0x766766
[4735010000] TB: Preparing to send data 0x767767
[4737510000] TB: Preparing to send data 0x768768
[4740010000] TB: Preparing to send data 0x769769
[4742510000] TB: Preparing to send data 0x76a76a
[4745010000] TB: Preparing to send data 0x76b76b
[4747510000] TB: Preparing to send data 0x76c76c
[4750010000] TB: Preparing to send data 0x76d76d
[4752510000] TB: Preparing to send data 0x76e76e
[4755010000] TB: Preparing to send data 0x76f76f
[4757510000] TB: Preparing to send data 0x770770
[4760010000] TB: Preparing to send data 0x771771
[4762510000] TB: Preparing to send data 0x772772
[4765010000] TB: Preparing to send data 0x773773
[4767510000] TB: Preparing to send data 0x774774
[4770010000] TB: Preparing to send data 0x775775
[4772510000] TB: Preparing to send data 0x776776
[4775010000] TB: Preparing to send data 0x777777
[4777510000] TB: Preparing to send data 0x778778
[4780010000] TB: Preparing to send data 0x779779
[4782510000] TB: Preparing to send data 0x77a77a
[4785010000] TB: Preparing to send data 0x77b77b
[4787510000] TB: Preparing to send data 0x77c77c
[4790010000] TB: Preparing to send data 0x77d77d
[4792510000] TB: Preparing to send data 0x77e77e
[4795010000] TB: Preparing to send data 0x77f77f
[4797510000] TB: Preparing to send data 0x780780
[4800010000] TB: Preparing to send data 0x781781
[4802510000] TB: Preparing to send data 0x782782
[4805010000] TB: Preparing to send data 0x783783
[4807510000] TB: Preparing to send data 0x784784
[4810010000] TB: Preparing to send data 0x785785
[4812510000] TB: Preparing to send data 0x786786
[4815010000] TB: Preparing to send data 0x787787
[4817510000] TB: Preparing to send data 0x788788
[4820010000] TB: Preparing to send data 0x789789
[4822510000] TB: Preparing to send data 0x78a78a
[4825010000] TB: Preparing to send data 0x78b78b
[4827510000] TB: Preparing to send data 0x78c78c
[4830010000] TB: Preparing to send data 0x78d78d
[4832510000] TB: Preparing to send data 0x78e78e
[4835010000] TB: Preparing to send data 0x78f78f
[4837510000] TB: Preparing to send data 0x790790
[4840010000] TB: Preparing to send data 0x791791
[4842510000] TB: Preparing to send data 0x792792
[4845010000] TB: Preparing to send data 0x793793
[4847510000] TB: Preparing to send data 0x794794
[4850010000] TB: Preparing to send data 0x795795
[4852510000] TB: Preparing to send data 0x796796
[4855010000] TB: Preparing to send data 0x797797
[4857510000] TB: Preparing to send data 0x798798
[4860010000] TB: Preparing to send data 0x799799
[4862510000] TB: Preparing to send data 0x79a79a
[4865010000] TB: Preparing to send data 0x79b79b
[4867510000] TB: Preparing to send data 0x79c79c
[4870010000] TB: Preparing to send data 0x79d79d
[4872510000] TB: Preparing to send data 0x79e79e
[4875010000] TB: Preparing to send data 0x79f79f
[4877510000] TB: Preparing to send data 0x7a07a0
[4880010000] TB: Preparing to send data 0x7a17a1
[4882510000] TB: Preparing to send data 0x7a27a2
[4885010000] TB: Preparing to send data 0x7a37a3
[4887510000] TB: Preparing to send data 0x7a47a4
[4890010000] TB: Preparing to send data 0x7a57a5
[4892510000] TB: Preparing to send data 0x7a67a6
[4895010000] TB: Preparing to send data 0x7a77a7
[4897510000] TB: Preparing to send data 0x7a87a8
[4900010000] TB: Preparing to send data 0x7a97a9
[4902510000] TB: Preparing to send data 0x7aa7aa
[4905010000] TB: Preparing to send data 0x7ab7ab
[4907510000] TB: Preparing to send data 0x7ac7ac
[4910010000] TB: Preparing to send data 0x7ad7ad
[4912510000] TB: Preparing to send data 0x7ae7ae
[4915010000] TB: Preparing to send data 0x7af7af
[4917510000] TB: Preparing to send data 0x7b07b0
[4920010000] TB: Preparing to send data 0x7b17b1
[4922510000] TB: Preparing to send data 0x7b27b2
[4925010000] TB: Preparing to send data 0x7b37b3
[4927510000] TB: Preparing to send data 0x7b47b4
[4930010000] TB: Preparing to send data 0x7b57b5
[4932510000] TB: Preparing to send data 0x7b67b6
[4935010000] TB: Preparing to send data 0x7b77b7
[4937510000] TB: Preparing to send data 0x7b87b8
[4940010000] TB: Preparing to send data 0x7b97b9
[4942510000] TB: Preparing to send data 0x7ba7ba
[4945010000] TB: Preparing to send data 0x7bb7bb
[4947510000] TB: Preparing to send data 0x7bc7bc
[4950010000] TB: Preparing to send data 0x7bd7bd
[4952510000] TB: Preparing to send data 0x7be7be
[4955010000] TB: Preparing to send data 0x7bf7bf
[4957510000] TB: Preparing to send data 0x7c07c0
[4960010000] TB: Preparing to send data 0x7c17c1
[4962510000] TB: Preparing to send data 0x7c27c2
[4965010000] TB: Preparing to send data 0x7c37c3
[4967510000] TB: Preparing to send data 0x7c47c4
[4970010000] TB: Preparing to send data 0x7c57c5
[4972510000] TB: Preparing to send data 0x7c67c6
[4975010000] TB: Preparing to send data 0x7c77c7
[4977510000] TB: Preparing to send data 0x7c87c8
[4980010000] TB: Preparing to send data 0x7c97c9
[4982510000] TB: Preparing to send data 0x7ca7ca
[4985010000] TB: Preparing to send data 0x7cb7cb
[4987510000] TB: Preparing to send data 0x7cc7cc
[4990010000] TB: Preparing to send data 0x7cd7cd
[4992510000] TB: Preparing to send data 0x7ce7ce
[4995010000] TB: Preparing to send data 0x7cf7cf
[4997510000] TB: Preparing to send data 0x7d07d0
[5000010000] TB: Preparing to send data 0x7d17d1
[5002510000] TB: Preparing to send data 0x7d27d2
[5005010000] TB: Preparing to send data 0x7d37d3
[5007510000] TB: Preparing to send data 0x7d47d4
[5010010000] TB: Preparing to send data 0x7d57d5
[5012510000] TB: Preparing to send data 0x7d67d6
[5015010000] TB: Preparing to send data 0x7d77d7
[5017510000] TB: Preparing to send data 0x7d87d8
[5020010000] TB: Preparing to send data 0x7d97d9
[5022510000] TB: Preparing to send data 0x7da7da
[5025010000] TB: Preparing to send data 0x7db7db
[5027510000] TB: Preparing to send data 0x7dc7dc
[5030010000] TB: Preparing to send data 0x7dd7dd
[5032510000] TB: Preparing to send data 0x7de7de
[5035010000] TB: Preparing to send data 0x7df7df
[5037510000] TB: Preparing to send data 0x7e07e0
[5040010000] TB: Preparing to send data 0x7e17e1
[5042510000] TB: Preparing to send data 0x7e27e2
[5045010000] TB: Preparing to send data 0x7e37e3
[5047510000] TB: Preparing to send data 0x7e47e4
[5050010000] TB: Preparing to send data 0x7e57e5
[5052510000] TB: Preparing to send data 0x7e67e6
[5055010000] TB: Preparing to send data 0x7e77e7
[5057510000] TB: Preparing to send data 0x7e87e8
[5060010000] TB: Preparing to send data 0x7e97e9
[5062510000] TB: Preparing to send data 0x7ea7ea
[5065010000] TB: Preparing to send data 0x7eb7eb
[5067510000] TB: Preparing to send data 0x7ec7ec
[5070010000] TB: Preparing to send data 0x7ed7ed
[5072510000] TB: Preparing to send data 0x7ee7ee
[5075010000] TB: Preparing to send data 0x7ef7ef
[5077510000] TB: Preparing to send data 0x7f07f0
[5080010000] TB: Preparing to send data 0x7f17f1
[5082510000] TB: Preparing to send data 0x7f27f2
[5085010000] TB: Preparing to send data 0x7f37f3
[5087510000] TB: Preparing to send data 0x7f47f4
[5090010000] TB: Preparing to send data 0x7f57f5
[5092510000] TB: Preparing to send data 0x7f67f6
[5095010000] TB: Preparing to send data 0x7f77f7
[5097510000] TB: Preparing to send data 0x7f87f8
[5100010000] TB: Preparing to send data 0x7f97f9
[5102510000] TB: Preparing to send data 0x7fa7fa
[5105010000] TB: Preparing to send data 0x7fb7fb
[5107510000] TB: Preparing to send data 0x7fc7fc
[5110010000] TB: Preparing to send data 0x7fd7fd
[5112510000] TB: Preparing to send data 0x7fe7fe
[5115010000] TB: Preparing to send data 0x7ff7ff
[5117510000] TB: Preparing to send data 0x800800
[5120010000] TB: Preparing to send data 0x801801
[5122510000] TB: Preparing to send data 0x802802
[5125010000] TB: Preparing to send data 0x803803
[5127510000] TB: Preparing to send data 0x804804
[5130010000] TB: Preparing to send data 0x805805
[5132510000] TB: Preparing to send data 0x806806
[5135010000] TB: Preparing to send data 0x807807
[5137510000] TB: Preparing to send data 0x808808
[5140010000] TB: Preparing to send data 0x809809
[5142510000] TB: Preparing to send data 0x80a80a
[5145010000] TB: Preparing to send data 0x80b80b
[5147510000] TB: Preparing to send data 0x80c80c
[5150010000] TB: Preparing to send data 0x80d80d
[5152510000] TB: Preparing to send data 0x80e80e
[5155010000] TB: Preparing to send data 0x80f80f
[5157510000] TB: Preparing to send data 0x810810
[5160010000] TB: Preparing to send data 0x811811
[5162510000] TB: Preparing to send data 0x812812
[5165010000] TB: Preparing to send data 0x813813
[5167510000] TB: Preparing to send data 0x814814
[5170010000] TB: Preparing to send data 0x815815
[5172510000] TB: Preparing to send data 0x816816
[5175010000] TB: Preparing to send data 0x817817
[5177510000] TB: Preparing to send data 0x818818
[5180010000] TB: Preparing to send data 0x819819
[5182510000] TB: Preparing to send data 0x81a81a
[5185010000] TB: Preparing to send data 0x81b81b
[5187510000] TB: Preparing to send data 0x81c81c
[5190010000] TB: Preparing to send data 0x81d81d
[5192510000] TB: Preparing to send data 0x81e81e
[5195010000] TB: Preparing to send data 0x81f81f
[5197510000] TB: Preparing to send data 0x820820
[5200010000] TB: Preparing to send data 0x821821
[5202510000] TB: Preparing to send data 0x822822
[5205010000] TB: Preparing to send data 0x823823
[5207510000] TB: Preparing to send data 0x824824
[5210010000] TB: Preparing to send data 0x825825
[5212510000] TB: Preparing to send data 0x826826
[5215010000] TB: Preparing to send data 0x827827
[5217510000] TB: Preparing to send data 0x828828
[5220010000] TB: Preparing to send data 0x829829
[5222510000] TB: Preparing to send data 0x82a82a
[5225010000] TB: Preparing to send data 0x82b82b
[5227510000] TB: Preparing to send data 0x82c82c
[5230010000] TB: Preparing to send data 0x82d82d
[5232510000] TB: Preparing to send data 0x82e82e
[5235010000] TB: Preparing to send data 0x82f82f
[5237510000] TB: Preparing to send data 0x830830
[5240010000] TB: Preparing to send data 0x831831
[5242510000] TB: Preparing to send data 0x832832
[5245010000] TB: Preparing to send data 0x833833
[5247510000] TB: Preparing to send data 0x834834
[5250010000] TB: Preparing to send data 0x835835
[5252510000] TB: Preparing to send data 0x836836
[5255010000] TB: Preparing to send data 0x837837
[5257510000] TB: Preparing to send data 0x838838
[5260010000] TB: Preparing to send data 0x839839
[5262510000] TB: Preparing to send data 0x83a83a
[5265010000] TB: Preparing to send data 0x83b83b
[5267510000] TB: Preparing to send data 0x83c83c
[5270010000] TB: Preparing to send data 0x83d83d
[5272510000] TB: Preparing to send data 0x83e83e
[5275010000] TB: Preparing to send data 0x83f83f
[5277510000] TB: Preparing to send data 0x840840
[5280010000] TB: Preparing to send data 0x841841
[5282510000] TB: Preparing to send data 0x842842
[5285010000] TB: Preparing to send data 0x843843
[5287510000] TB: Preparing to send data 0x844844
[5290010000] TB: Preparing to send data 0x845845
[5292510000] TB: Preparing to send data 0x846846
[5295010000] TB: Preparing to send data 0x847847
[5297510000] TB: Preparing to send data 0x848848
[5300010000] TB: Preparing to send data 0x849849
[5302510000] TB: Preparing to send data 0x84a84a
[5305010000] TB: Preparing to send data 0x84b84b
[5307510000] TB: Preparing to send data 0x84c84c
[5310010000] TB: Preparing to send data 0x84d84d
[5312510000] TB: Preparing to send data 0x84e84e
[5315010000] TB: Preparing to send data 0x84f84f
[5317510000] TB: Preparing to send data 0x850850
[5320010000] TB: Preparing to send data 0x851851
[5322510000] TB: Preparing to send data 0x852852
[5325010000] TB: Preparing to send data 0x853853
[5327510000] TB: Preparing to send data 0x854854
[5330010000] TB: Preparing to send data 0x855855
[5332510000] TB: Preparing to send data 0x856856
[5335010000] TB: Preparing to send data 0x857857
[5337510000] TB: Preparing to send data 0x858858
[5340010000] TB: Preparing to send data 0x859859
[5342510000] TB: Preparing to send data 0x85a85a
[5345010000] TB: Preparing to send data 0x85b85b
[5347510000] TB: Preparing to send data 0x85c85c
[5350010000] TB: Preparing to send data 0x85d85d
[5352510000] TB: Preparing to send data 0x85e85e
[5355010000] TB: Preparing to send data 0x85f85f
[5357510000] TB: Preparing to send data 0x860860
[5360010000] TB: Preparing to send data 0x861861
[5362510000] TB: Preparing to send data 0x862862
[5365010000] TB: Preparing to send data 0x863863
[5367510000] TB: Preparing to send data 0x864864
[5370010000] TB: Preparing to send data 0x865865
[5372510000] TB: Preparing to send data 0x866866
[5375010000] TB: Preparing to send data 0x867867
[5377510000] TB: Preparing to send data 0x868868
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
file mkdir C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new
close [ open C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v w ]
add_files C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 20036 KB (Peak: 20036 KB), Simulation CPU Usage: 11921 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
[10000] TB: Preparing to send data 0x001001
Reset released, simulation running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
[2510000] TB: Preparing to send data 0x002002
[5010000] TB: Preparing to send data 0x003003
[7510000] TB: Preparing to send data 0x004004
[10010000] TB: Preparing to send data 0x005005
[12510000] TB: Preparing to send data 0x006006
[15010000] TB: Preparing to send data 0x007007
[17510000] TB: Preparing to send data 0x008008
[20010000] TB: Preparing to send data 0x009009
[22510000] TB: Preparing to send data 0x00a00a
[25010000] TB: Preparing to send data 0x00b00b
[27510000] TB: Preparing to send data 0x00c00c
[30010000] TB: Preparing to send data 0x00d00d
[32510000] TB: Preparing to send data 0x00e00e
[35010000] TB: Preparing to send data 0x00f00f
[37510000] TB: Preparing to send data 0x010010
[40010000] TB: Preparing to send data 0x011011
[42510000] TB: Preparing to send data 0x012012
[45010000] TB: Preparing to send data 0x013013
[47510000] TB: Preparing to send data 0x014014
[50010000] TB: Preparing to send data 0x015015
[52510000] TB: Preparing to send data 0x016016
[55010000] TB: Preparing to send data 0x017017
[57510000] TB: Preparing to send data 0x018018
[60010000] TB: Preparing to send data 0x019019
[62510000] TB: Preparing to send data 0x01a01a
[65010000] TB: Preparing to send data 0x01b01b
[67510000] TB: Preparing to send data 0x01c01c
[70010000] TB: Preparing to send data 0x01d01d
[72510000] TB: Preparing to send data 0x01e01e
[75010000] TB: Preparing to send data 0x01f01f
[77510000] TB: Preparing to send data 0x020020
[80010000] TB: Preparing to send data 0x021021
[82510000] TB: Preparing to send data 0x022022
[85010000] TB: Preparing to send data 0x023023
[87510000] TB: Preparing to send data 0x024024
[90010000] TB: Preparing to send data 0x025025
[92510000] TB: Preparing to send data 0x026026
[95010000] TB: Preparing to send data 0x027027
[97510000] TB: Preparing to send data 0x028028
[100010000] TB: Preparing to send data 0x029029
[102510000] TB: Preparing to send data 0x02a02a
[105010000] TB: Preparing to send data 0x02b02b
[107510000] TB: Preparing to send data 0x02c02c
[110010000] TB: Preparing to send data 0x02d02d
[112510000] TB: Preparing to send data 0x02e02e
[115010000] TB: Preparing to send data 0x02f02f
[117510000] TB: Preparing to send data 0x030030
[120010000] TB: Preparing to send data 0x031031
[122510000] TB: Preparing to send data 0x032032
[125010000] TB: Preparing to send data 0x033033
[127510000] TB: Preparing to send data 0x034034
[130010000] TB: Preparing to send data 0x035035
[132510000] TB: Preparing to send data 0x036036
[135010000] TB: Preparing to send data 0x037037
[137510000] TB: Preparing to send data 0x038038
[140010000] TB: Preparing to send data 0x039039
[142510000] TB: Preparing to send data 0x03a03a
[145010000] TB: Preparing to send data 0x03b03b
[147510000] TB: Preparing to send data 0x03c03c
[150010000] TB: Preparing to send data 0x03d03d
[152510000] TB: Preparing to send data 0x03e03e
[155010000] TB: Preparing to send data 0x03f03f
[157510000] TB: Preparing to send data 0x040040
[160010000] TB: Preparing to send data 0x041041
[162510000] TB: Preparing to send data 0x042042
[165010000] TB: Preparing to send data 0x043043
[167510000] TB: Preparing to send data 0x044044
[170010000] TB: Preparing to send data 0x045045
[172510000] TB: Preparing to send data 0x046046
[175010000] TB: Preparing to send data 0x047047
[177510000] TB: Preparing to send data 0x048048
[180010000] TB: Preparing to send data 0x049049
[182510000] TB: Preparing to send data 0x04a04a
[185010000] TB: Preparing to send data 0x04b04b
[187510000] TB: Preparing to send data 0x04c04c
[190010000] TB: Preparing to send data 0x04d04d
[192510000] TB: Preparing to send data 0x04e04e
[195010000] TB: Preparing to send data 0x04f04f
[197510000] TB: Preparing to send data 0x050050
[200010000] TB: Preparing to send data 0x051051
[202510000] TB: Preparing to send data 0x052052
[205010000] TB: Preparing to send data 0x053053
[207510000] TB: Preparing to send data 0x054054
[210010000] TB: Preparing to send data 0x055055
[212510000] TB: Preparing to send data 0x056056
[215010000] TB: Preparing to send data 0x057057
[217510000] TB: Preparing to send data 0x058058
[220010000] TB: Preparing to send data 0x059059
[222510000] TB: Preparing to send data 0x05a05a
[225010000] TB: Preparing to send data 0x05b05b
[227510000] TB: Preparing to send data 0x05c05c
[230010000] TB: Preparing to send data 0x05d05d
[232510000] TB: Preparing to send data 0x05e05e
[235010000] TB: Preparing to send data 0x05f05f
[237510000] TB: Preparing to send data 0x060060
[240010000] TB: Preparing to send data 0x061061
[242510000] TB: Preparing to send data 0x062062
[245010000] TB: Preparing to send data 0x063063
[247510000] TB: Preparing to send data 0x064064
[250010000] TB: Preparing to send data 0x065065
[252510000] TB: Preparing to send data 0x066066
[255010000] TB: Preparing to send data 0x067067
[257510000] TB: Preparing to send data 0x068068
[260010000] TB: Preparing to send data 0x069069
[262510000] TB: Preparing to send data 0x06a06a
[265010000] TB: Preparing to send data 0x06b06b
[267510000] TB: Preparing to send data 0x06c06c
[270010000] TB: Preparing to send data 0x06d06d
[272510000] TB: Preparing to send data 0x06e06e
[275010000] TB: Preparing to send data 0x06f06f
[277510000] TB: Preparing to send data 0x070070
[280010000] TB: Preparing to send data 0x071071
[282510000] TB: Preparing to send data 0x072072
[285010000] TB: Preparing to send data 0x073073
[287510000] TB: Preparing to send data 0x074074
[290010000] TB: Preparing to send data 0x075075
[292510000] TB: Preparing to send data 0x076076
[295010000] TB: Preparing to send data 0x077077
[297510000] TB: Preparing to send data 0x078078
[300010000] TB: Preparing to send data 0x079079
[302510000] TB: Preparing to send data 0x07a07a
[305010000] TB: Preparing to send data 0x07b07b
[307510000] TB: Preparing to send data 0x07c07c
[310010000] TB: Preparing to send data 0x07d07d
[312510000] TB: Preparing to send data 0x07e07e
[315010000] TB: Preparing to send data 0x07f07f
[317510000] TB: Preparing to send data 0x080080
[320010000] TB: Preparing to send data 0x081081
[322510000] TB: Preparing to send data 0x082082
[325010000] TB: Preparing to send data 0x083083
[327510000] TB: Preparing to send data 0x084084
[330010000] TB: Preparing to send data 0x085085
[332510000] TB: Preparing to send data 0x086086
[335010000] TB: Preparing to send data 0x087087
[337510000] TB: Preparing to send data 0x088088
[340010000] TB: Preparing to send data 0x089089
[342510000] TB: Preparing to send data 0x08a08a
[345010000] TB: Preparing to send data 0x08b08b
[347510000] TB: Preparing to send data 0x08c08c
[350010000] TB: Preparing to send data 0x08d08d
[352510000] TB: Preparing to send data 0x08e08e
[355010000] TB: Preparing to send data 0x08f08f
[357510000] TB: Preparing to send data 0x090090
[360010000] TB: Preparing to send data 0x091091
[362510000] TB: Preparing to send data 0x092092
[365010000] TB: Preparing to send data 0x093093
[367510000] TB: Preparing to send data 0x094094
[370010000] TB: Preparing to send data 0x095095
[372510000] TB: Preparing to send data 0x096096
[375010000] TB: Preparing to send data 0x097097
[377510000] TB: Preparing to send data 0x098098
[380010000] TB: Preparing to send data 0x099099
[382510000] TB: Preparing to send data 0x09a09a
[385010000] TB: Preparing to send data 0x09b09b
[387510000] TB: Preparing to send data 0x09c09c
[390010000] TB: Preparing to send data 0x09d09d
[392510000] TB: Preparing to send data 0x09e09e
[395010000] TB: Preparing to send data 0x09f09f
[397510000] TB: Preparing to send data 0x0a00a0
[400010000] TB: Preparing to send data 0x0a10a1
[402510000] TB: Preparing to send data 0x0a20a2
[405010000] TB: Preparing to send data 0x0a30a3
[407510000] TB: Preparing to send data 0x0a40a4
[410010000] TB: Preparing to send data 0x0a50a5
[412510000] TB: Preparing to send data 0x0a60a6
[415010000] TB: Preparing to send data 0x0a70a7
[417510000] TB: Preparing to send data 0x0a80a8
[420010000] TB: Preparing to send data 0x0a90a9
[422510000] TB: Preparing to send data 0x0aa0aa
[425010000] TB: Preparing to send data 0x0ab0ab
[427510000] TB: Preparing to send data 0x0ac0ac
[430010000] TB: Preparing to send data 0x0ad0ad
[432510000] TB: Preparing to send data 0x0ae0ae
[435010000] TB: Preparing to send data 0x0af0af
[437510000] TB: Preparing to send data 0x0b00b0
[440010000] TB: Preparing to send data 0x0b10b1
[442510000] TB: Preparing to send data 0x0b20b2
[445010000] TB: Preparing to send data 0x0b30b3
[447510000] TB: Preparing to send data 0x0b40b4
[450010000] TB: Preparing to send data 0x0b50b5
[452510000] TB: Preparing to send data 0x0b60b6
[455010000] TB: Preparing to send data 0x0b70b7
[457510000] TB: Preparing to send data 0x0b80b8
[460010000] TB: Preparing to send data 0x0b90b9
[462510000] TB: Preparing to send data 0x0ba0ba
[465010000] TB: Preparing to send data 0x0bb0bb
[467510000] TB: Preparing to send data 0x0bc0bc
[470010000] TB: Preparing to send data 0x0bd0bd
[472510000] TB: Preparing to send data 0x0be0be
[475010000] TB: Preparing to send data 0x0bf0bf
[477510000] TB: Preparing to send data 0x0c00c0
[480010000] TB: Preparing to send data 0x0c10c1
[482510000] TB: Preparing to send data 0x0c20c2
[485010000] TB: Preparing to send data 0x0c30c3
[487510000] TB: Preparing to send data 0x0c40c4
[490010000] TB: Preparing to send data 0x0c50c5
[492510000] TB: Preparing to send data 0x0c60c6
[495010000] TB: Preparing to send data 0x0c70c7
[497510000] TB: Preparing to send data 0x0c80c8
[500010000] TB: Preparing to send data 0x0c90c9
[502510000] TB: Preparing to send data 0x0ca0ca
[505010000] TB: Preparing to send data 0x0cb0cb
[507510000] TB: Preparing to send data 0x0cc0cc
[510010000] TB: Preparing to send data 0x0cd0cd
[512510000] TB: Preparing to send data 0x0ce0ce
[515010000] TB: Preparing to send data 0x0cf0cf
[517510000] TB: Preparing to send data 0x0d00d0
[520010000] TB: Preparing to send data 0x0d10d1
[522510000] TB: Preparing to send data 0x0d20d2
[525010000] TB: Preparing to send data 0x0d30d3
[527510000] TB: Preparing to send data 0x0d40d4
[530010000] TB: Preparing to send data 0x0d50d5
[532510000] TB: Preparing to send data 0x0d60d6
[535010000] TB: Preparing to send data 0x0d70d7
[537510000] TB: Preparing to send data 0x0d80d8
[540010000] TB: Preparing to send data 0x0d90d9
[542510000] TB: Preparing to send data 0x0da0da
[545010000] TB: Preparing to send data 0x0db0db
[547510000] TB: Preparing to send data 0x0dc0dc
[550010000] TB: Preparing to send data 0x0dd0dd
[552510000] TB: Preparing to send data 0x0de0de
[555010000] TB: Preparing to send data 0x0df0df
[557510000] TB: Preparing to send data 0x0e00e0
[560010000] TB: Preparing to send data 0x0e10e1
[562510000] TB: Preparing to send data 0x0e20e2
[565010000] TB: Preparing to send data 0x0e30e3
[567510000] TB: Preparing to send data 0x0e40e4
[570010000] TB: Preparing to send data 0x0e50e5
[572510000] TB: Preparing to send data 0x0e60e6
[575010000] TB: Preparing to send data 0x0e70e7
[577510000] TB: Preparing to send data 0x0e80e8
[580010000] TB: Preparing to send data 0x0e90e9
[582510000] TB: Preparing to send data 0x0ea0ea
[585010000] TB: Preparing to send data 0x0eb0eb
[587510000] TB: Preparing to send data 0x0ec0ec
[590010000] TB: Preparing to send data 0x0ed0ed
[592510000] TB: Preparing to send data 0x0ee0ee
[595010000] TB: Preparing to send data 0x0ef0ef
[597510000] TB: Preparing to send data 0x0f00f0
[600010000] TB: Preparing to send data 0x0f10f1
[602510000] TB: Preparing to send data 0x0f20f2
[605010000] TB: Preparing to send data 0x0f30f3
[607510000] TB: Preparing to send data 0x0f40f4
[610010000] TB: Preparing to send data 0x0f50f5
[612510000] TB: Preparing to send data 0x0f60f6
[615010000] TB: Preparing to send data 0x0f70f7
[617510000] TB: Preparing to send data 0x0f80f8
[620010000] TB: Preparing to send data 0x0f90f9
[622510000] TB: Preparing to send data 0x0fa0fa
[625010000] TB: Preparing to send data 0x0fb0fb
[627510000] TB: Preparing to send data 0x0fc0fc
[630010000] TB: Preparing to send data 0x0fd0fd
[632510000] TB: Preparing to send data 0x0fe0fe
[635010000] TB: Preparing to send data 0x0ff0ff
[637510000] TB: Preparing to send data 0x100100
[640010000] TB: Preparing to send data 0x101101
[642510000] TB: Preparing to send data 0x102102
[645010000] TB: Preparing to send data 0x103103
[647510000] TB: Preparing to send data 0x104104
[650010000] TB: Preparing to send data 0x105105
[652510000] TB: Preparing to send data 0x106106
[655010000] TB: Preparing to send data 0x107107
[657510000] TB: Preparing to send data 0x108108
[660010000] TB: Preparing to send data 0x109109
[662510000] TB: Preparing to send data 0x10a10a
[665010000] TB: Preparing to send data 0x10b10b
[667510000] TB: Preparing to send data 0x10c10c
[670010000] TB: Preparing to send data 0x10d10d
[672510000] TB: Preparing to send data 0x10e10e
[675010000] TB: Preparing to send data 0x10f10f
[677510000] TB: Preparing to send data 0x110110
[680010000] TB: Preparing to send data 0x111111
[682510000] TB: Preparing to send data 0x112112
[685010000] TB: Preparing to send data 0x113113
[687510000] TB: Preparing to send data 0x114114
[690010000] TB: Preparing to send data 0x115115
[692510000] TB: Preparing to send data 0x116116
[695010000] TB: Preparing to send data 0x117117
[697510000] TB: Preparing to send data 0x118118
[700010000] TB: Preparing to send data 0x119119
[702510000] TB: Preparing to send data 0x11a11a
[705010000] TB: Preparing to send data 0x11b11b
[707510000] TB: Preparing to send data 0x11c11c
[710010000] TB: Preparing to send data 0x11d11d
[712510000] TB: Preparing to send data 0x11e11e
[715010000] TB: Preparing to send data 0x11f11f
[717510000] TB: Preparing to send data 0x120120
[720010000] TB: Preparing to send data 0x121121
[722510000] TB: Preparing to send data 0x122122
[725010000] TB: Preparing to send data 0x123123
[727510000] TB: Preparing to send data 0x124124
[730010000] TB: Preparing to send data 0x125125
[732510000] TB: Preparing to send data 0x126126
[735010000] TB: Preparing to send data 0x127127
[737510000] TB: Preparing to send data 0x128128
[740010000] TB: Preparing to send data 0x129129
[742510000] TB: Preparing to send data 0x12a12a
[745010000] TB: Preparing to send data 0x12b12b
[747510000] TB: Preparing to send data 0x12c12c
[750010000] TB: Preparing to send data 0x12d12d
[752510000] TB: Preparing to send data 0x12e12e
[755010000] TB: Preparing to send data 0x12f12f
[757510000] TB: Preparing to send data 0x130130
[760010000] TB: Preparing to send data 0x131131
[762510000] TB: Preparing to send data 0x132132
[765010000] TB: Preparing to send data 0x133133
[767510000] TB: Preparing to send data 0x134134
[770010000] TB: Preparing to send data 0x135135
[772510000] TB: Preparing to send data 0x136136
[775010000] TB: Preparing to send data 0x137137
[777510000] TB: Preparing to send data 0x138138
[780010000] TB: Preparing to send data 0x139139
[782510000] TB: Preparing to send data 0x13a13a
[785010000] TB: Preparing to send data 0x13b13b
[787510000] TB: Preparing to send data 0x13c13c
[790010000] TB: Preparing to send data 0x13d13d
[792510000] TB: Preparing to send data 0x13e13e
[795010000] TB: Preparing to send data 0x13f13f
[797510000] TB: Preparing to send data 0x140140
[800010000] TB: Preparing to send data 0x141141
[802510000] TB: Preparing to send data 0x142142
[805010000] TB: Preparing to send data 0x143143
[807510000] TB: Preparing to send data 0x144144
[810010000] TB: Preparing to send data 0x145145
[812510000] TB: Preparing to send data 0x146146
[815010000] TB: Preparing to send data 0x147147
[817510000] TB: Preparing to send data 0x148148
[820010000] TB: Preparing to send data 0x149149
[822510000] TB: Preparing to send data 0x14a14a
[825010000] TB: Preparing to send data 0x14b14b
[827510000] TB: Preparing to send data 0x14c14c
[830010000] TB: Preparing to send data 0x14d14d
[832510000] TB: Preparing to send data 0x14e14e
[835010000] TB: Preparing to send data 0x14f14f
[837510000] TB: Preparing to send data 0x150150
[840010000] TB: Preparing to send data 0x151151
[842510000] TB: Preparing to send data 0x152152
[845010000] TB: Preparing to send data 0x153153
[847510000] TB: Preparing to send data 0x154154
[850010000] TB: Preparing to send data 0x155155
[852510000] TB: Preparing to send data 0x156156
[855010000] TB: Preparing to send data 0x157157
[857510000] TB: Preparing to send data 0x158158
[860010000] TB: Preparing to send data 0x159159
[862510000] TB: Preparing to send data 0x15a15a
[865010000] TB: Preparing to send data 0x15b15b
[867510000] TB: Preparing to send data 0x15c15c
[870010000] TB: Preparing to send data 0x15d15d
[872510000] TB: Preparing to send data 0x15e15e
[875010000] TB: Preparing to send data 0x15f15f
[877510000] TB: Preparing to send data 0x160160
[880010000] TB: Preparing to send data 0x161161
[882510000] TB: Preparing to send data 0x162162
[885010000] TB: Preparing to send data 0x163163
[887510000] TB: Preparing to send data 0x164164
[890010000] TB: Preparing to send data 0x165165
[892510000] TB: Preparing to send data 0x166166
[895010000] TB: Preparing to send data 0x167167
[897510000] TB: Preparing to send data 0x168168
[900010000] TB: Preparing to send data 0x169169
[902510000] TB: Preparing to send data 0x16a16a
[905010000] TB: Preparing to send data 0x16b16b
[907510000] TB: Preparing to send data 0x16c16c
[910010000] TB: Preparing to send data 0x16d16d
[912510000] TB: Preparing to send data 0x16e16e
[915010000] TB: Preparing to send data 0x16f16f
[917510000] TB: Preparing to send data 0x170170
[920010000] TB: Preparing to send data 0x171171
[922510000] TB: Preparing to send data 0x172172
[925010000] TB: Preparing to send data 0x173173
[927510000] TB: Preparing to send data 0x174174
[930010000] TB: Preparing to send data 0x175175
[932510000] TB: Preparing to send data 0x176176
[935010000] TB: Preparing to send data 0x177177
[937510000] TB: Preparing to send data 0x178178
[940010000] TB: Preparing to send data 0x179179
[942510000] TB: Preparing to send data 0x17a17a
[945010000] TB: Preparing to send data 0x17b17b
[947510000] TB: Preparing to send data 0x17c17c
[950010000] TB: Preparing to send data 0x17d17d
[952510000] TB: Preparing to send data 0x17e17e
[955010000] TB: Preparing to send data 0x17f17f
[957510000] TB: Preparing to send data 0x180180
[960010000] TB: Preparing to send data 0x181181
[962510000] TB: Preparing to send data 0x182182
[965010000] TB: Preparing to send data 0x183183
[967510000] TB: Preparing to send data 0x184184
[970010000] TB: Preparing to send data 0x185185
[972510000] TB: Preparing to send data 0x186186
[975010000] TB: Preparing to send data 0x187187
[977510000] TB: Preparing to send data 0x188188
[980010000] TB: Preparing to send data 0x189189
[982510000] TB: Preparing to send data 0x18a18a
[985010000] TB: Preparing to send data 0x18b18b
[987510000] TB: Preparing to send data 0x18c18c
[990010000] TB: Preparing to send data 0x18d18d
[992510000] TB: Preparing to send data 0x18e18e
[995010000] TB: Preparing to send data 0x18f18f
[997510000] TB: Preparing to send data 0x190190
[1000010000] TB: Preparing to send data 0x191191
[1002510000] TB: Preparing to send data 0x192192
[1005010000] TB: Preparing to send data 0x193193
[1007510000] TB: Preparing to send data 0x194194
[1010010000] TB: Preparing to send data 0x195195
[1012510000] TB: Preparing to send data 0x196196
[1015010000] TB: Preparing to send data 0x197197
[1017510000] TB: Preparing to send data 0x198198
[1020010000] TB: Preparing to send data 0x199199
[1022510000] TB: Preparing to send data 0x19a19a
[1025010000] TB: Preparing to send data 0x19b19b
[1027510000] TB: Preparing to send data 0x19c19c
[1030010000] TB: Preparing to send data 0x19d19d
[1032510000] TB: Preparing to send data 0x19e19e
[1035010000] TB: Preparing to send data 0x19f19f
[1037510000] TB: Preparing to send data 0x1a01a0
[1040010000] TB: Preparing to send data 0x1a11a1
[1042510000] TB: Preparing to send data 0x1a21a2
[1045010000] TB: Preparing to send data 0x1a31a3
[1047510000] TB: Preparing to send data 0x1a41a4
[1050010000] TB: Preparing to send data 0x1a51a5
[1052510000] TB: Preparing to send data 0x1a61a6
[1055010000] TB: Preparing to send data 0x1a71a7
[1057510000] TB: Preparing to send data 0x1a81a8
[1060010000] TB: Preparing to send data 0x1a91a9
[1062510000] TB: Preparing to send data 0x1aa1aa
[1065010000] TB: Preparing to send data 0x1ab1ab
[1067510000] TB: Preparing to send data 0x1ac1ac
[1070010000] TB: Preparing to send data 0x1ad1ad
[1072510000] TB: Preparing to send data 0x1ae1ae
[1075010000] TB: Preparing to send data 0x1af1af
[1077510000] TB: Preparing to send data 0x1b01b0
[1080010000] TB: Preparing to send data 0x1b11b1
[1082510000] TB: Preparing to send data 0x1b21b2
[1085010000] TB: Preparing to send data 0x1b31b3
[1087510000] TB: Preparing to send data 0x1b41b4
[1090010000] TB: Preparing to send data 0x1b51b5
[1092510000] TB: Preparing to send data 0x1b61b6
[1095010000] TB: Preparing to send data 0x1b71b7
[1097510000] TB: Preparing to send data 0x1b81b8
[1100010000] TB: Preparing to send data 0x1b91b9
[1102510000] TB: Preparing to send data 0x1ba1ba
[1105010000] TB: Preparing to send data 0x1bb1bb
[1107510000] TB: Preparing to send data 0x1bc1bc
[1110010000] TB: Preparing to send data 0x1bd1bd
[1112510000] TB: Preparing to send data 0x1be1be
[1115010000] TB: Preparing to send data 0x1bf1bf
[1117510000] TB: Preparing to send data 0x1c01c0
[1120010000] TB: Preparing to send data 0x1c11c1
[1122510000] TB: Preparing to send data 0x1c21c2
[1125010000] TB: Preparing to send data 0x1c31c3
[1127510000] TB: Preparing to send data 0x1c41c4
[1130010000] TB: Preparing to send data 0x1c51c5
[1132510000] TB: Preparing to send data 0x1c61c6
[1135010000] TB: Preparing to send data 0x1c71c7
[1137510000] TB: Preparing to send data 0x1c81c8
[1140010000] TB: Preparing to send data 0x1c91c9
[1142510000] TB: Preparing to send data 0x1ca1ca
[1145010000] TB: Preparing to send data 0x1cb1cb
[1147510000] TB: Preparing to send data 0x1cc1cc
[1150010000] TB: Preparing to send data 0x1cd1cd
[1152510000] TB: Preparing to send data 0x1ce1ce
[1155010000] TB: Preparing to send data 0x1cf1cf
[1157510000] TB: Preparing to send data 0x1d01d0
[1160010000] TB: Preparing to send data 0x1d11d1
[1162510000] TB: Preparing to send data 0x1d21d2
[1165010000] TB: Preparing to send data 0x1d31d3
[1167510000] TB: Preparing to send data 0x1d41d4
[1170010000] TB: Preparing to send data 0x1d51d5
[1172510000] TB: Preparing to send data 0x1d61d6
[1175010000] TB: Preparing to send data 0x1d71d7
[1177510000] TB: Preparing to send data 0x1d81d8
[1180010000] TB: Preparing to send data 0x1d91d9
[1182510000] TB: Preparing to send data 0x1da1da
[1185010000] TB: Preparing to send data 0x1db1db
[1187510000] TB: Preparing to send data 0x1dc1dc
[1190010000] TB: Preparing to send data 0x1dd1dd
[1192510000] TB: Preparing to send data 0x1de1de
[1195010000] TB: Preparing to send data 0x1df1df
[1197510000] TB: Preparing to send data 0x1e01e0
[1200010000] TB: Preparing to send data 0x1e11e1
[1202510000] TB: Preparing to send data 0x1e21e2
[1205010000] TB: Preparing to send data 0x1e31e3
[1207510000] TB: Preparing to send data 0x1e41e4
[1210010000] TB: Preparing to send data 0x1e51e5
[1212510000] TB: Preparing to send data 0x1e61e6
[1215010000] TB: Preparing to send data 0x1e71e7
[1217510000] TB: Preparing to send data 0x1e81e8
[1220010000] TB: Preparing to send data 0x1e91e9
[1222510000] TB: Preparing to send data 0x1ea1ea
[1225010000] TB: Preparing to send data 0x1eb1eb
[1227510000] TB: Preparing to send data 0x1ec1ec
[1230010000] TB: Preparing to send data 0x1ed1ed
[1232510000] TB: Preparing to send data 0x1ee1ee
[1235010000] TB: Preparing to send data 0x1ef1ef
[1237510000] TB: Preparing to send data 0x1f01f0
[1240010000] TB: Preparing to send data 0x1f11f1
[1242510000] TB: Preparing to send data 0x1f21f2
[1245010000] TB: Preparing to send data 0x1f31f3
[1247510000] TB: Preparing to send data 0x1f41f4
[1250010000] TB: Preparing to send data 0x1f51f5
[1252510000] TB: Preparing to send data 0x1f61f6
[1255010000] TB: Preparing to send data 0x1f71f7
[1257510000] TB: Preparing to send data 0x1f81f8
[1260010000] TB: Preparing to send data 0x1f91f9
[1262510000] TB: Preparing to send data 0x1fa1fa
[1265010000] TB: Preparing to send data 0x1fb1fb
[1267510000] TB: Preparing to send data 0x1fc1fc
[1270010000] TB: Preparing to send data 0x1fd1fd
[1272510000] TB: Preparing to send data 0x1fe1fe
[1275010000] TB: Preparing to send data 0x1ff1ff
[1277510000] TB: Preparing to send data 0x200200
[1280010000] TB: Preparing to send data 0x201201
[1282510000] TB: Preparing to send data 0x202202
[1285010000] TB: Preparing to send data 0x203203
[1287510000] TB: Preparing to send data 0x204204
[1290010000] TB: Preparing to send data 0x205205
[1292510000] TB: Preparing to send data 0x206206
[1295010000] TB: Preparing to send data 0x207207
[1297510000] TB: Preparing to send data 0x208208
[1300010000] TB: Preparing to send data 0x209209
[1302510000] TB: Preparing to send data 0x20a20a
[1305010000] TB: Preparing to send data 0x20b20b
[1307510000] TB: Preparing to send data 0x20c20c
[1310010000] TB: Preparing to send data 0x20d20d
[1312510000] TB: Preparing to send data 0x20e20e
[1315010000] TB: Preparing to send data 0x20f20f
[1317510000] TB: Preparing to send data 0x210210
[1320010000] TB: Preparing to send data 0x211211
[1322510000] TB: Preparing to send data 0x212212
[1325010000] TB: Preparing to send data 0x213213
[1327510000] TB: Preparing to send data 0x214214
[1330010000] TB: Preparing to send data 0x215215
[1332510000] TB: Preparing to send data 0x216216
[1335010000] TB: Preparing to send data 0x217217
[1337510000] TB: Preparing to send data 0x218218
[1340010000] TB: Preparing to send data 0x219219
[1342510000] TB: Preparing to send data 0x21a21a
[1345010000] TB: Preparing to send data 0x21b21b
[1347510000] TB: Preparing to send data 0x21c21c
[1350010000] TB: Preparing to send data 0x21d21d
[1352510000] TB: Preparing to send data 0x21e21e
[1355010000] TB: Preparing to send data 0x21f21f
[1357510000] TB: Preparing to send data 0x220220
[1360010000] TB: Preparing to send data 0x221221
[1362510000] TB: Preparing to send data 0x222222
[1365010000] TB: Preparing to send data 0x223223
[1367510000] TB: Preparing to send data 0x224224
[1370010000] TB: Preparing to send data 0x225225
[1372510000] TB: Preparing to send data 0x226226
[1375010000] TB: Preparing to send data 0x227227
[1377510000] TB: Preparing to send data 0x228228
[1380010000] TB: Preparing to send data 0x229229
[1382510000] TB: Preparing to send data 0x22a22a
[1385010000] TB: Preparing to send data 0x22b22b
[1387510000] TB: Preparing to send data 0x22c22c
[1390010000] TB: Preparing to send data 0x22d22d
[1392510000] TB: Preparing to send data 0x22e22e
[1395010000] TB: Preparing to send data 0x22f22f
[1397510000] TB: Preparing to send data 0x230230
[1400010000] TB: Preparing to send data 0x231231
[1402510000] TB: Preparing to send data 0x232232
[1405010000] TB: Preparing to send data 0x233233
[1407510000] TB: Preparing to send data 0x234234
[1410010000] TB: Preparing to send data 0x235235
[1412510000] TB: Preparing to send data 0x236236
[1415010000] TB: Preparing to send data 0x237237
[1417510000] TB: Preparing to send data 0x238238
[1420010000] TB: Preparing to send data 0x239239
[1422510000] TB: Preparing to send data 0x23a23a
[1425010000] TB: Preparing to send data 0x23b23b
[1427510000] TB: Preparing to send data 0x23c23c
[1430010000] TB: Preparing to send data 0x23d23d
[1432510000] TB: Preparing to send data 0x23e23e
[1435010000] TB: Preparing to send data 0x23f23f
[1437510000] TB: Preparing to send data 0x240240
[1440010000] TB: Preparing to send data 0x241241
[1442510000] TB: Preparing to send data 0x242242
[1445010000] TB: Preparing to send data 0x243243
[1447510000] TB: Preparing to send data 0x244244
[1450010000] TB: Preparing to send data 0x245245
[1452510000] TB: Preparing to send data 0x246246
[1455010000] TB: Preparing to send data 0x247247
[1457510000] TB: Preparing to send data 0x248248
[1460010000] TB: Preparing to send data 0x249249
[1462510000] TB: Preparing to send data 0x24a24a
[1465010000] TB: Preparing to send data 0x24b24b
[1467510000] TB: Preparing to send data 0x24c24c
[1470010000] TB: Preparing to send data 0x24d24d
[1472510000] TB: Preparing to send data 0x24e24e
[1475010000] TB: Preparing to send data 0x24f24f
[1477510000] TB: Preparing to send data 0x250250
[1480010000] TB: Preparing to send data 0x251251
[1482510000] TB: Preparing to send data 0x252252
[1485010000] TB: Preparing to send data 0x253253
[1487510000] TB: Preparing to send data 0x254254
[1490010000] TB: Preparing to send data 0x255255
[1492510000] TB: Preparing to send data 0x256256
[1495010000] TB: Preparing to send data 0x257257
[1497510000] TB: Preparing to send data 0x258258
[1500010000] TB: Preparing to send data 0x259259
[1502510000] TB: Preparing to send data 0x25a25a
[1505010000] TB: Preparing to send data 0x25b25b
[1507510000] TB: Preparing to send data 0x25c25c
[1510010000] TB: Preparing to send data 0x25d25d
[1512510000] TB: Preparing to send data 0x25e25e
[1515010000] TB: Preparing to send data 0x25f25f
[1517510000] TB: Preparing to send data 0x260260
[1520010000] TB: Preparing to send data 0x261261
[1522510000] TB: Preparing to send data 0x262262
[1525010000] TB: Preparing to send data 0x263263
[1527510000] TB: Preparing to send data 0x264264
[1530010000] TB: Preparing to send data 0x265265
[1532510000] TB: Preparing to send data 0x266266
[1535010000] TB: Preparing to send data 0x267267
[1537510000] TB: Preparing to send data 0x268268
[1540010000] TB: Preparing to send data 0x269269
[1542510000] TB: Preparing to send data 0x26a26a
[1545010000] TB: Preparing to send data 0x26b26b
[1547510000] TB: Preparing to send data 0x26c26c
[1550010000] TB: Preparing to send data 0x26d26d
[1552510000] TB: Preparing to send data 0x26e26e
[1555010000] TB: Preparing to send data 0x26f26f
[1557510000] TB: Preparing to send data 0x270270
[1560010000] TB: Preparing to send data 0x271271
[1562510000] TB: Preparing to send data 0x272272
[1565010000] TB: Preparing to send data 0x273273
[1567510000] TB: Preparing to send data 0x274274
[1570010000] TB: Preparing to send data 0x275275
[1572510000] TB: Preparing to send data 0x276276
[1575010000] TB: Preparing to send data 0x277277
[1577510000] TB: Preparing to send data 0x278278
[1580010000] TB: Preparing to send data 0x279279
[1582510000] TB: Preparing to send data 0x27a27a
[1585010000] TB: Preparing to send data 0x27b27b
[1587510000] TB: Preparing to send data 0x27c27c
[1590010000] TB: Preparing to send data 0x27d27d
[1592510000] TB: Preparing to send data 0x27e27e
[1595010000] TB: Preparing to send data 0x27f27f
[1597510000] TB: Preparing to send data 0x280280
[1600010000] TB: Preparing to send data 0x281281
[1602510000] TB: Preparing to send data 0x282282
[1605010000] TB: Preparing to send data 0x283283
[1607510000] TB: Preparing to send data 0x284284
[1610010000] TB: Preparing to send data 0x285285
[1612510000] TB: Preparing to send data 0x286286
[1615010000] TB: Preparing to send data 0x287287
[1617510000] TB: Preparing to send data 0x288288
[1620010000] TB: Preparing to send data 0x289289
[1622510000] TB: Preparing to send data 0x28a28a
[1625010000] TB: Preparing to send data 0x28b28b
[1627510000] TB: Preparing to send data 0x28c28c
[1630010000] TB: Preparing to send data 0x28d28d
[1632510000] TB: Preparing to send data 0x28e28e
[1635010000] TB: Preparing to send data 0x28f28f
[1637510000] TB: Preparing to send data 0x290290
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
[10000] TB: Preparing to send data 0x001001
Reset released, simulation running...
run all
[2510000] TB: Preparing to send data 0x002002
[5010000] TB: Preparing to send data 0x003003
[7510000] TB: Preparing to send data 0x004004
[10010000] TB: Preparing to send data 0x005005
[12510000] TB: Preparing to send data 0x006006
[15010000] TB: Preparing to send data 0x007007
[17510000] TB: Preparing to send data 0x008008
[20010000] TB: Preparing to send data 0x009009
[22510000] TB: Preparing to send data 0x00a00a
[25010000] TB: Preparing to send data 0x00b00b
[27510000] TB: Preparing to send data 0x00c00c
[30010000] TB: Preparing to send data 0x00d00d
[32510000] TB: Preparing to send data 0x00e00e
[35010000] TB: Preparing to send data 0x00f00f
[37510000] TB: Preparing to send data 0x010010
[40010000] TB: Preparing to send data 0x011011
[42510000] TB: Preparing to send data 0x012012
[45010000] TB: Preparing to send data 0x013013
[47510000] TB: Preparing to send data 0x014014
[50010000] TB: Preparing to send data 0x015015
[52510000] TB: Preparing to send data 0x016016
[55010000] TB: Preparing to send data 0x017017
[57510000] TB: Preparing to send data 0x018018
[60010000] TB: Preparing to send data 0x019019
[62510000] TB: Preparing to send data 0x01a01a
[65010000] TB: Preparing to send data 0x01b01b
[67510000] TB: Preparing to send data 0x01c01c
[70010000] TB: Preparing to send data 0x01d01d
[72510000] TB: Preparing to send data 0x01e01e
[75010000] TB: Preparing to send data 0x01f01f
[77510000] TB: Preparing to send data 0x020020
[80010000] TB: Preparing to send data 0x021021
[82510000] TB: Preparing to send data 0x022022
[85010000] TB: Preparing to send data 0x023023
[87510000] TB: Preparing to send data 0x024024
[90010000] TB: Preparing to send data 0x025025
[92510000] TB: Preparing to send data 0x026026
[95010000] TB: Preparing to send data 0x027027
[97510000] TB: Preparing to send data 0x028028
[100010000] TB: Preparing to send data 0x029029
[102510000] TB: Preparing to send data 0x02a02a
[105010000] TB: Preparing to send data 0x02b02b
[107510000] TB: Preparing to send data 0x02c02c
[110010000] TB: Preparing to send data 0x02d02d
[112510000] TB: Preparing to send data 0x02e02e
[115010000] TB: Preparing to send data 0x02f02f
[117510000] TB: Preparing to send data 0x030030
[120010000] TB: Preparing to send data 0x031031
[122510000] TB: Preparing to send data 0x032032
[125010000] TB: Preparing to send data 0x033033
[127510000] TB: Preparing to send data 0x034034
[130010000] TB: Preparing to send data 0x035035
[132510000] TB: Preparing to send data 0x036036
[135010000] TB: Preparing to send data 0x037037
[137510000] TB: Preparing to send data 0x038038
[140010000] TB: Preparing to send data 0x039039
[142510000] TB: Preparing to send data 0x03a03a
[145010000] TB: Preparing to send data 0x03b03b
[147510000] TB: Preparing to send data 0x03c03c
[150010000] TB: Preparing to send data 0x03d03d
[152510000] TB: Preparing to send data 0x03e03e
[155010000] TB: Preparing to send data 0x03f03f
[157510000] TB: Preparing to send data 0x040040
[160010000] TB: Preparing to send data 0x041041
[162510000] TB: Preparing to send data 0x042042
[165010000] TB: Preparing to send data 0x043043
[167510000] TB: Preparing to send data 0x044044
[170010000] TB: Preparing to send data 0x045045
[172510000] TB: Preparing to send data 0x046046
[175010000] TB: Preparing to send data 0x047047
[177510000] TB: Preparing to send data 0x048048
[180010000] TB: Preparing to send data 0x049049
[182510000] TB: Preparing to send data 0x04a04a
[185010000] TB: Preparing to send data 0x04b04b
[187510000] TB: Preparing to send data 0x04c04c
[190010000] TB: Preparing to send data 0x04d04d
[192510000] TB: Preparing to send data 0x04e04e
[195010000] TB: Preparing to send data 0x04f04f
[197510000] TB: Preparing to send data 0x050050
[200010000] TB: Preparing to send data 0x051051
[202510000] TB: Preparing to send data 0x052052
[205010000] TB: Preparing to send data 0x053053
[207510000] TB: Preparing to send data 0x054054
[210010000] TB: Preparing to send data 0x055055
[212510000] TB: Preparing to send data 0x056056
[215010000] TB: Preparing to send data 0x057057
[217510000] TB: Preparing to send data 0x058058
[220010000] TB: Preparing to send data 0x059059
[222510000] TB: Preparing to send data 0x05a05a
[225010000] TB: Preparing to send data 0x05b05b
[227510000] TB: Preparing to send data 0x05c05c
[230010000] TB: Preparing to send data 0x05d05d
[232510000] TB: Preparing to send data 0x05e05e
[235010000] TB: Preparing to send data 0x05f05f
[237510000] TB: Preparing to send data 0x060060
[240010000] TB: Preparing to send data 0x061061
[242510000] TB: Preparing to send data 0x062062
[245010000] TB: Preparing to send data 0x063063
[247510000] TB: Preparing to send data 0x064064
[250010000] TB: Preparing to send data 0x065065
[252510000] TB: Preparing to send data 0x066066
[255010000] TB: Preparing to send data 0x067067
[257510000] TB: Preparing to send data 0x068068
[260010000] TB: Preparing to send data 0x069069
[262510000] TB: Preparing to send data 0x06a06a
[265010000] TB: Preparing to send data 0x06b06b
[267510000] TB: Preparing to send data 0x06c06c
[270010000] TB: Preparing to send data 0x06d06d
[272510000] TB: Preparing to send data 0x06e06e
[275010000] TB: Preparing to send data 0x06f06f
[277510000] TB: Preparing to send data 0x070070
[280010000] TB: Preparing to send data 0x071071
[282510000] TB: Preparing to send data 0x072072
[285010000] TB: Preparing to send data 0x073073
[287510000] TB: Preparing to send data 0x074074
[290010000] TB: Preparing to send data 0x075075
[292510000] TB: Preparing to send data 0x076076
[295010000] TB: Preparing to send data 0x077077
[297510000] TB: Preparing to send data 0x078078
[300010000] TB: Preparing to send data 0x079079
[302510000] TB: Preparing to send data 0x07a07a
[305010000] TB: Preparing to send data 0x07b07b
[307510000] TB: Preparing to send data 0x07c07c
[310010000] TB: Preparing to send data 0x07d07d
[312510000] TB: Preparing to send data 0x07e07e
[315010000] TB: Preparing to send data 0x07f07f
[317510000] TB: Preparing to send data 0x080080
[320010000] TB: Preparing to send data 0x081081
[322510000] TB: Preparing to send data 0x082082
[325010000] TB: Preparing to send data 0x083083
[327510000] TB: Preparing to send data 0x084084
[330010000] TB: Preparing to send data 0x085085
[332510000] TB: Preparing to send data 0x086086
[335010000] TB: Preparing to send data 0x087087
[337510000] TB: Preparing to send data 0x088088
[340010000] TB: Preparing to send data 0x089089
[342510000] TB: Preparing to send data 0x08a08a
[345010000] TB: Preparing to send data 0x08b08b
[347510000] TB: Preparing to send data 0x08c08c
[350010000] TB: Preparing to send data 0x08d08d
[352510000] TB: Preparing to send data 0x08e08e
[355010000] TB: Preparing to send data 0x08f08f
[357510000] TB: Preparing to send data 0x090090
[360010000] TB: Preparing to send data 0x091091
[362510000] TB: Preparing to send data 0x092092
[365010000] TB: Preparing to send data 0x093093
[367510000] TB: Preparing to send data 0x094094
[370010000] TB: Preparing to send data 0x095095
[372510000] TB: Preparing to send data 0x096096
[375010000] TB: Preparing to send data 0x097097
[377510000] TB: Preparing to send data 0x098098
[380010000] TB: Preparing to send data 0x099099
[382510000] TB: Preparing to send data 0x09a09a
[385010000] TB: Preparing to send data 0x09b09b
[387510000] TB: Preparing to send data 0x09c09c
[390010000] TB: Preparing to send data 0x09d09d
[392510000] TB: Preparing to send data 0x09e09e
[395010000] TB: Preparing to send data 0x09f09f
[397510000] TB: Preparing to send data 0x0a00a0
[400010000] TB: Preparing to send data 0x0a10a1
[402510000] TB: Preparing to send data 0x0a20a2
[405010000] TB: Preparing to send data 0x0a30a3
[407510000] TB: Preparing to send data 0x0a40a4
[410010000] TB: Preparing to send data 0x0a50a5
[412510000] TB: Preparing to send data 0x0a60a6
[415010000] TB: Preparing to send data 0x0a70a7
[417510000] TB: Preparing to send data 0x0a80a8
[420010000] TB: Preparing to send data 0x0a90a9
[422510000] TB: Preparing to send data 0x0aa0aa
[425010000] TB: Preparing to send data 0x0ab0ab
[427510000] TB: Preparing to send data 0x0ac0ac
[430010000] TB: Preparing to send data 0x0ad0ad
[432510000] TB: Preparing to send data 0x0ae0ae
[435010000] TB: Preparing to send data 0x0af0af
[437510000] TB: Preparing to send data 0x0b00b0
[440010000] TB: Preparing to send data 0x0b10b1
[442510000] TB: Preparing to send data 0x0b20b2
[445010000] TB: Preparing to send data 0x0b30b3
[447510000] TB: Preparing to send data 0x0b40b4
[450010000] TB: Preparing to send data 0x0b50b5
[452510000] TB: Preparing to send data 0x0b60b6
[455010000] TB: Preparing to send data 0x0b70b7
[457510000] TB: Preparing to send data 0x0b80b8
[460010000] TB: Preparing to send data 0x0b90b9
[462510000] TB: Preparing to send data 0x0ba0ba
[465010000] TB: Preparing to send data 0x0bb0bb
[467510000] TB: Preparing to send data 0x0bc0bc
[470010000] TB: Preparing to send data 0x0bd0bd
[472510000] TB: Preparing to send data 0x0be0be
[475010000] TB: Preparing to send data 0x0bf0bf
[477510000] TB: Preparing to send data 0x0c00c0
[480010000] TB: Preparing to send data 0x0c10c1
[482510000] TB: Preparing to send data 0x0c20c2
[485010000] TB: Preparing to send data 0x0c30c3
[487510000] TB: Preparing to send data 0x0c40c4
[490010000] TB: Preparing to send data 0x0c50c5
[492510000] TB: Preparing to send data 0x0c60c6
[495010000] TB: Preparing to send data 0x0c70c7
[497510000] TB: Preparing to send data 0x0c80c8
[500010000] TB: Preparing to send data 0x0c90c9
[502510000] TB: Preparing to send data 0x0ca0ca
[505010000] TB: Preparing to send data 0x0cb0cb
[507510000] TB: Preparing to send data 0x0cc0cc
[510010000] TB: Preparing to send data 0x0cd0cd
[512510000] TB: Preparing to send data 0x0ce0ce
[515010000] TB: Preparing to send data 0x0cf0cf
[517510000] TB: Preparing to send data 0x0d00d0
[520010000] TB: Preparing to send data 0x0d10d1
[522510000] TB: Preparing to send data 0x0d20d2
[525010000] TB: Preparing to send data 0x0d30d3
[527510000] TB: Preparing to send data 0x0d40d4
[530010000] TB: Preparing to send data 0x0d50d5
[532510000] TB: Preparing to send data 0x0d60d6
[535010000] TB: Preparing to send data 0x0d70d7
[537510000] TB: Preparing to send data 0x0d80d8
[540010000] TB: Preparing to send data 0x0d90d9
[542510000] TB: Preparing to send data 0x0da0da
[545010000] TB: Preparing to send data 0x0db0db
[547510000] TB: Preparing to send data 0x0dc0dc
[550010000] TB: Preparing to send data 0x0dd0dd
[552510000] TB: Preparing to send data 0x0de0de
[555010000] TB: Preparing to send data 0x0df0df
[557510000] TB: Preparing to send data 0x0e00e0
[560010000] TB: Preparing to send data 0x0e10e1
[562510000] TB: Preparing to send data 0x0e20e2
[565010000] TB: Preparing to send data 0x0e30e3
[567510000] TB: Preparing to send data 0x0e40e4
[570010000] TB: Preparing to send data 0x0e50e5
[572510000] TB: Preparing to send data 0x0e60e6
[575010000] TB: Preparing to send data 0x0e70e7
[577510000] TB: Preparing to send data 0x0e80e8
[580010000] TB: Preparing to send data 0x0e90e9
[582510000] TB: Preparing to send data 0x0ea0ea
[585010000] TB: Preparing to send data 0x0eb0eb
[587510000] TB: Preparing to send data 0x0ec0ec
[590010000] TB: Preparing to send data 0x0ed0ed
[592510000] TB: Preparing to send data 0x0ee0ee
[595010000] TB: Preparing to send data 0x0ef0ef
[597510000] TB: Preparing to send data 0x0f00f0
[600010000] TB: Preparing to send data 0x0f10f1
[602510000] TB: Preparing to send data 0x0f20f2
[605010000] TB: Preparing to send data 0x0f30f3
[607510000] TB: Preparing to send data 0x0f40f4
[610010000] TB: Preparing to send data 0x0f50f5
[612510000] TB: Preparing to send data 0x0f60f6
[615010000] TB: Preparing to send data 0x0f70f7
[617510000] TB: Preparing to send data 0x0f80f8
[620010000] TB: Preparing to send data 0x0f90f9
[622510000] TB: Preparing to send data 0x0fa0fa
[625010000] TB: Preparing to send data 0x0fb0fb
[627510000] TB: Preparing to send data 0x0fc0fc
[630010000] TB: Preparing to send data 0x0fd0fd
[632510000] TB: Preparing to send data 0x0fe0fe
[635010000] TB: Preparing to send data 0x0ff0ff
[637510000] TB: Preparing to send data 0x100100
[640010000] TB: Preparing to send data 0x101101
[642510000] TB: Preparing to send data 0x102102
[645010000] TB: Preparing to send data 0x103103
[647510000] TB: Preparing to send data 0x104104
[650010000] TB: Preparing to send data 0x105105
[652510000] TB: Preparing to send data 0x106106
[655010000] TB: Preparing to send data 0x107107
[657510000] TB: Preparing to send data 0x108108
[660010000] TB: Preparing to send data 0x109109
[662510000] TB: Preparing to send data 0x10a10a
[665010000] TB: Preparing to send data 0x10b10b
[667510000] TB: Preparing to send data 0x10c10c
[670010000] TB: Preparing to send data 0x10d10d
[672510000] TB: Preparing to send data 0x10e10e
[675010000] TB: Preparing to send data 0x10f10f
[677510000] TB: Preparing to send data 0x110110
[680010000] TB: Preparing to send data 0x111111
[682510000] TB: Preparing to send data 0x112112
[685010000] TB: Preparing to send data 0x113113
[687510000] TB: Preparing to send data 0x114114
[690010000] TB: Preparing to send data 0x115115
[692510000] TB: Preparing to send data 0x116116
[695010000] TB: Preparing to send data 0x117117
[697510000] TB: Preparing to send data 0x118118
[700010000] TB: Preparing to send data 0x119119
[702510000] TB: Preparing to send data 0x11a11a
[705010000] TB: Preparing to send data 0x11b11b
[707510000] TB: Preparing to send data 0x11c11c
[710010000] TB: Preparing to send data 0x11d11d
[712510000] TB: Preparing to send data 0x11e11e
[715010000] TB: Preparing to send data 0x11f11f
[717510000] TB: Preparing to send data 0x120120
[720010000] TB: Preparing to send data 0x121121
[722510000] TB: Preparing to send data 0x122122
[725010000] TB: Preparing to send data 0x123123
[727510000] TB: Preparing to send data 0x124124
[730010000] TB: Preparing to send data 0x125125
[732510000] TB: Preparing to send data 0x126126
[735010000] TB: Preparing to send data 0x127127
[737510000] TB: Preparing to send data 0x128128
[740010000] TB: Preparing to send data 0x129129
[742510000] TB: Preparing to send data 0x12a12a
[745010000] TB: Preparing to send data 0x12b12b
[747510000] TB: Preparing to send data 0x12c12c
[750010000] TB: Preparing to send data 0x12d12d
[752510000] TB: Preparing to send data 0x12e12e
[755010000] TB: Preparing to send data 0x12f12f
[757510000] TB: Preparing to send data 0x130130
[760010000] TB: Preparing to send data 0x131131
[762510000] TB: Preparing to send data 0x132132
[765010000] TB: Preparing to send data 0x133133
[767510000] TB: Preparing to send data 0x134134
[770010000] TB: Preparing to send data 0x135135
[772510000] TB: Preparing to send data 0x136136
[775010000] TB: Preparing to send data 0x137137
[777510000] TB: Preparing to send data 0x138138
[780010000] TB: Preparing to send data 0x139139
[782510000] TB: Preparing to send data 0x13a13a
[785010000] TB: Preparing to send data 0x13b13b
[787510000] TB: Preparing to send data 0x13c13c
[790010000] TB: Preparing to send data 0x13d13d
[792510000] TB: Preparing to send data 0x13e13e
[795010000] TB: Preparing to send data 0x13f13f
[797510000] TB: Preparing to send data 0x140140
[800010000] TB: Preparing to send data 0x141141
[802510000] TB: Preparing to send data 0x142142
[805010000] TB: Preparing to send data 0x143143
[807510000] TB: Preparing to send data 0x144144
[810010000] TB: Preparing to send data 0x145145
[812510000] TB: Preparing to send data 0x146146
[815010000] TB: Preparing to send data 0x147147
[817510000] TB: Preparing to send data 0x148148
[820010000] TB: Preparing to send data 0x149149
[822510000] TB: Preparing to send data 0x14a14a
[825010000] TB: Preparing to send data 0x14b14b
[827510000] TB: Preparing to send data 0x14c14c
[830010000] TB: Preparing to send data 0x14d14d
[832510000] TB: Preparing to send data 0x14e14e
[835010000] TB: Preparing to send data 0x14f14f
[837510000] TB: Preparing to send data 0x150150
[840010000] TB: Preparing to send data 0x151151
[842510000] TB: Preparing to send data 0x152152
[845010000] TB: Preparing to send data 0x153153
[847510000] TB: Preparing to send data 0x154154
[850010000] TB: Preparing to send data 0x155155
[852510000] TB: Preparing to send data 0x156156
[855010000] TB: Preparing to send data 0x157157
[857510000] TB: Preparing to send data 0x158158
[860010000] TB: Preparing to send data 0x159159
[862510000] TB: Preparing to send data 0x15a15a
[865010000] TB: Preparing to send data 0x15b15b
[867510000] TB: Preparing to send data 0x15c15c
[870010000] TB: Preparing to send data 0x15d15d
[872510000] TB: Preparing to send data 0x15e15e
[875010000] TB: Preparing to send data 0x15f15f
[877510000] TB: Preparing to send data 0x160160
[880010000] TB: Preparing to send data 0x161161
[882510000] TB: Preparing to send data 0x162162
[885010000] TB: Preparing to send data 0x163163
[887510000] TB: Preparing to send data 0x164164
[890010000] TB: Preparing to send data 0x165165
[892510000] TB: Preparing to send data 0x166166
[895010000] TB: Preparing to send data 0x167167
[897510000] TB: Preparing to send data 0x168168
[900010000] TB: Preparing to send data 0x169169
[902510000] TB: Preparing to send data 0x16a16a
[905010000] TB: Preparing to send data 0x16b16b
[907510000] TB: Preparing to send data 0x16c16c
[910010000] TB: Preparing to send data 0x16d16d
[912510000] TB: Preparing to send data 0x16e16e
[915010000] TB: Preparing to send data 0x16f16f
[917510000] TB: Preparing to send data 0x170170
[920010000] TB: Preparing to send data 0x171171
[922510000] TB: Preparing to send data 0x172172
[925010000] TB: Preparing to send data 0x173173
[927510000] TB: Preparing to send data 0x174174
[930010000] TB: Preparing to send data 0x175175
[932510000] TB: Preparing to send data 0x176176
[935010000] TB: Preparing to send data 0x177177
[937510000] TB: Preparing to send data 0x178178
[940010000] TB: Preparing to send data 0x179179
[942510000] TB: Preparing to send data 0x17a17a
[945010000] TB: Preparing to send data 0x17b17b
[947510000] TB: Preparing to send data 0x17c17c
[950010000] TB: Preparing to send data 0x17d17d
[952510000] TB: Preparing to send data 0x17e17e
[955010000] TB: Preparing to send data 0x17f17f
[957510000] TB: Preparing to send data 0x180180
[960010000] TB: Preparing to send data 0x181181
[962510000] TB: Preparing to send data 0x182182
[965010000] TB: Preparing to send data 0x183183
[967510000] TB: Preparing to send data 0x184184
[970010000] TB: Preparing to send data 0x185185
[972510000] TB: Preparing to send data 0x186186
[975010000] TB: Preparing to send data 0x187187
[977510000] TB: Preparing to send data 0x188188
[980010000] TB: Preparing to send data 0x189189
[982510000] TB: Preparing to send data 0x18a18a
[985010000] TB: Preparing to send data 0x18b18b
[987510000] TB: Preparing to send data 0x18c18c
[990010000] TB: Preparing to send data 0x18d18d
[992510000] TB: Preparing to send data 0x18e18e
[995010000] TB: Preparing to send data 0x18f18f
[997510000] TB: Preparing to send data 0x190190
[1000010000] TB: Preparing to send data 0x191191
[1002510000] TB: Preparing to send data 0x192192
[1005010000] TB: Preparing to send data 0x193193
[1007510000] TB: Preparing to send data 0x194194
[1010010000] TB: Preparing to send data 0x195195
[1012510000] TB: Preparing to send data 0x196196
[1015010000] TB: Preparing to send data 0x197197
[1017510000] TB: Preparing to send data 0x198198
[1020010000] TB: Preparing to send data 0x199199
[1022510000] TB: Preparing to send data 0x19a19a
[1025010000] TB: Preparing to send data 0x19b19b
[1027510000] TB: Preparing to send data 0x19c19c
[1030010000] TB: Preparing to send data 0x19d19d
[1032510000] TB: Preparing to send data 0x19e19e
[1035010000] TB: Preparing to send data 0x19f19f
[1037510000] TB: Preparing to send data 0x1a01a0
[1040010000] TB: Preparing to send data 0x1a11a1
[1042510000] TB: Preparing to send data 0x1a21a2
[1045010000] TB: Preparing to send data 0x1a31a3
[1047510000] TB: Preparing to send data 0x1a41a4
[1050010000] TB: Preparing to send data 0x1a51a5
[1052510000] TB: Preparing to send data 0x1a61a6
[1055010000] TB: Preparing to send data 0x1a71a7
[1057510000] TB: Preparing to send data 0x1a81a8
[1060010000] TB: Preparing to send data 0x1a91a9
[1062510000] TB: Preparing to send data 0x1aa1aa
[1065010000] TB: Preparing to send data 0x1ab1ab
[1067510000] TB: Preparing to send data 0x1ac1ac
[1070010000] TB: Preparing to send data 0x1ad1ad
[1072510000] TB: Preparing to send data 0x1ae1ae
[1075010000] TB: Preparing to send data 0x1af1af
[1077510000] TB: Preparing to send data 0x1b01b0
[1080010000] TB: Preparing to send data 0x1b11b1
[1082510000] TB: Preparing to send data 0x1b21b2
[1085010000] TB: Preparing to send data 0x1b31b3
[1087510000] TB: Preparing to send data 0x1b41b4
[1090010000] TB: Preparing to send data 0x1b51b5
[1092510000] TB: Preparing to send data 0x1b61b6
[1095010000] TB: Preparing to send data 0x1b71b7
[1097510000] TB: Preparing to send data 0x1b81b8
[1100010000] TB: Preparing to send data 0x1b91b9
[1102510000] TB: Preparing to send data 0x1ba1ba
[1105010000] TB: Preparing to send data 0x1bb1bb
[1107510000] TB: Preparing to send data 0x1bc1bc
[1110010000] TB: Preparing to send data 0x1bd1bd
[1112510000] TB: Preparing to send data 0x1be1be
[1115010000] TB: Preparing to send data 0x1bf1bf
[1117510000] TB: Preparing to send data 0x1c01c0
[1120010000] TB: Preparing to send data 0x1c11c1
[1122510000] TB: Preparing to send data 0x1c21c2
[1125010000] TB: Preparing to send data 0x1c31c3
[1127510000] TB: Preparing to send data 0x1c41c4
[1130010000] TB: Preparing to send data 0x1c51c5
[1132510000] TB: Preparing to send data 0x1c61c6
[1135010000] TB: Preparing to send data 0x1c71c7
[1137510000] TB: Preparing to send data 0x1c81c8
[1140010000] TB: Preparing to send data 0x1c91c9
[1142510000] TB: Preparing to send data 0x1ca1ca
[1145010000] TB: Preparing to send data 0x1cb1cb
[1147510000] TB: Preparing to send data 0x1cc1cc
[1150010000] TB: Preparing to send data 0x1cd1cd
[1152510000] TB: Preparing to send data 0x1ce1ce
[1155010000] TB: Preparing to send data 0x1cf1cf
[1157510000] TB: Preparing to send data 0x1d01d0
[1160010000] TB: Preparing to send data 0x1d11d1
[1162510000] TB: Preparing to send data 0x1d21d2
[1165010000] TB: Preparing to send data 0x1d31d3
[1167510000] TB: Preparing to send data 0x1d41d4
[1170010000] TB: Preparing to send data 0x1d51d5
[1172510000] TB: Preparing to send data 0x1d61d6
[1175010000] TB: Preparing to send data 0x1d71d7
[1177510000] TB: Preparing to send data 0x1d81d8
[1180010000] TB: Preparing to send data 0x1d91d9
[1182510000] TB: Preparing to send data 0x1da1da
[1185010000] TB: Preparing to send data 0x1db1db
[1187510000] TB: Preparing to send data 0x1dc1dc
[1190010000] TB: Preparing to send data 0x1dd1dd
[1192510000] TB: Preparing to send data 0x1de1de
[1195010000] TB: Preparing to send data 0x1df1df
[1197510000] TB: Preparing to send data 0x1e01e0
[1200010000] TB: Preparing to send data 0x1e11e1
[1202510000] TB: Preparing to send data 0x1e21e2
[1205010000] TB: Preparing to send data 0x1e31e3
[1207510000] TB: Preparing to send data 0x1e41e4
[1210010000] TB: Preparing to send data 0x1e51e5
[1212510000] TB: Preparing to send data 0x1e61e6
[1215010000] TB: Preparing to send data 0x1e71e7
[1217510000] TB: Preparing to send data 0x1e81e8
[1220010000] TB: Preparing to send data 0x1e91e9
[1222510000] TB: Preparing to send data 0x1ea1ea
[1225010000] TB: Preparing to send data 0x1eb1eb
[1227510000] TB: Preparing to send data 0x1ec1ec
[1230010000] TB: Preparing to send data 0x1ed1ed
[1232510000] TB: Preparing to send data 0x1ee1ee
[1235010000] TB: Preparing to send data 0x1ef1ef
[1237510000] TB: Preparing to send data 0x1f01f0
[1240010000] TB: Preparing to send data 0x1f11f1
[1242510000] TB: Preparing to send data 0x1f21f2
[1245010000] TB: Preparing to send data 0x1f31f3
[1247510000] TB: Preparing to send data 0x1f41f4
[1250010000] TB: Preparing to send data 0x1f51f5
[1252510000] TB: Preparing to send data 0x1f61f6
[1255010000] TB: Preparing to send data 0x1f71f7
[1257510000] TB: Preparing to send data 0x1f81f8
[1260010000] TB: Preparing to send data 0x1f91f9
[1262510000] TB: Preparing to send data 0x1fa1fa
[1265010000] TB: Preparing to send data 0x1fb1fb
[1267510000] TB: Preparing to send data 0x1fc1fc
[1270010000] TB: Preparing to send data 0x1fd1fd
[1272510000] TB: Preparing to send data 0x1fe1fe
[1275010000] TB: Preparing to send data 0x1ff1ff
[1277510000] TB: Preparing to send data 0x200200
[1280010000] TB: Preparing to send data 0x201201
[1282510000] TB: Preparing to send data 0x202202
[1285010000] TB: Preparing to send data 0x203203
[1287510000] TB: Preparing to send data 0x204204
[1290010000] TB: Preparing to send data 0x205205
[1292510000] TB: Preparing to send data 0x206206
[1295010000] TB: Preparing to send data 0x207207
[1297510000] TB: Preparing to send data 0x208208
[1300010000] TB: Preparing to send data 0x209209
[1302510000] TB: Preparing to send data 0x20a20a
[1305010000] TB: Preparing to send data 0x20b20b
[1307510000] TB: Preparing to send data 0x20c20c
[1310010000] TB: Preparing to send data 0x20d20d
[1312510000] TB: Preparing to send data 0x20e20e
[1315010000] TB: Preparing to send data 0x20f20f
[1317510000] TB: Preparing to send data 0x210210
[1320010000] TB: Preparing to send data 0x211211
[1322510000] TB: Preparing to send data 0x212212
[1325010000] TB: Preparing to send data 0x213213
[1327510000] TB: Preparing to send data 0x214214
[1330010000] TB: Preparing to send data 0x215215
[1332510000] TB: Preparing to send data 0x216216
[1335010000] TB: Preparing to send data 0x217217
[1337510000] TB: Preparing to send data 0x218218
[1340010000] TB: Preparing to send data 0x219219
[1342510000] TB: Preparing to send data 0x21a21a
[1345010000] TB: Preparing to send data 0x21b21b
[1347510000] TB: Preparing to send data 0x21c21c
[1350010000] TB: Preparing to send data 0x21d21d
[1352510000] TB: Preparing to send data 0x21e21e
[1355010000] TB: Preparing to send data 0x21f21f
[1357510000] TB: Preparing to send data 0x220220
[1360010000] TB: Preparing to send data 0x221221
[1362510000] TB: Preparing to send data 0x222222
[1365010000] TB: Preparing to send data 0x223223
[1367510000] TB: Preparing to send data 0x224224
[1370010000] TB: Preparing to send data 0x225225
[1372510000] TB: Preparing to send data 0x226226
[1375010000] TB: Preparing to send data 0x227227
[1377510000] TB: Preparing to send data 0x228228
[1380010000] TB: Preparing to send data 0x229229
[1382510000] TB: Preparing to send data 0x22a22a
[1385010000] TB: Preparing to send data 0x22b22b
[1387510000] TB: Preparing to send data 0x22c22c
[1390010000] TB: Preparing to send data 0x22d22d
[1392510000] TB: Preparing to send data 0x22e22e
[1395010000] TB: Preparing to send data 0x22f22f
[1397510000] TB: Preparing to send data 0x230230
[1400010000] TB: Preparing to send data 0x231231
[1402510000] TB: Preparing to send data 0x232232
[1405010000] TB: Preparing to send data 0x233233
[1407510000] TB: Preparing to send data 0x234234
[1410010000] TB: Preparing to send data 0x235235
[1412510000] TB: Preparing to send data 0x236236
[1415010000] TB: Preparing to send data 0x237237
[1417510000] TB: Preparing to send data 0x238238
[1420010000] TB: Preparing to send data 0x239239
[1422510000] TB: Preparing to send data 0x23a23a
[1425010000] TB: Preparing to send data 0x23b23b
[1427510000] TB: Preparing to send data 0x23c23c
[1430010000] TB: Preparing to send data 0x23d23d
[1432510000] TB: Preparing to send data 0x23e23e
[1435010000] TB: Preparing to send data 0x23f23f
[1437510000] TB: Preparing to send data 0x240240
[1440010000] TB: Preparing to send data 0x241241
[1442510000] TB: Preparing to send data 0x242242
[1445010000] TB: Preparing to send data 0x243243
[1447510000] TB: Preparing to send data 0x244244
[1450010000] TB: Preparing to send data 0x245245
[1452510000] TB: Preparing to send data 0x246246
[1455010000] TB: Preparing to send data 0x247247
[1457510000] TB: Preparing to send data 0x248248
[1460010000] TB: Preparing to send data 0x249249
[1462510000] TB: Preparing to send data 0x24a24a
[1465010000] TB: Preparing to send data 0x24b24b
[1467510000] TB: Preparing to send data 0x24c24c
[1470010000] TB: Preparing to send data 0x24d24d
[1472510000] TB: Preparing to send data 0x24e24e
[1475010000] TB: Preparing to send data 0x24f24f
[1477510000] TB: Preparing to send data 0x250250
[1480010000] TB: Preparing to send data 0x251251
[1482510000] TB: Preparing to send data 0x252252
[1485010000] TB: Preparing to send data 0x253253
[1487510000] TB: Preparing to send data 0x254254
[1490010000] TB: Preparing to send data 0x255255
[1492510000] TB: Preparing to send data 0x256256
[1495010000] TB: Preparing to send data 0x257257
[1497510000] TB: Preparing to send data 0x258258
[1500010000] TB: Preparing to send data 0x259259
[1502510000] TB: Preparing to send data 0x25a25a
[1505010000] TB: Preparing to send data 0x25b25b
[1507510000] TB: Preparing to send data 0x25c25c
[1510010000] TB: Preparing to send data 0x25d25d
[1512510000] TB: Preparing to send data 0x25e25e
[1515010000] TB: Preparing to send data 0x25f25f
[1517510000] TB: Preparing to send data 0x260260
[1520010000] TB: Preparing to send data 0x261261
[1522510000] TB: Preparing to send data 0x262262
[1525010000] TB: Preparing to send data 0x263263
[1527510000] TB: Preparing to send data 0x264264
[1530010000] TB: Preparing to send data 0x265265
[1532510000] TB: Preparing to send data 0x266266
[1535010000] TB: Preparing to send data 0x267267
[1537510000] TB: Preparing to send data 0x268268
[1540010000] TB: Preparing to send data 0x269269
[1542510000] TB: Preparing to send data 0x26a26a
[1545010000] TB: Preparing to send data 0x26b26b
[1547510000] TB: Preparing to send data 0x26c26c
[1550010000] TB: Preparing to send data 0x26d26d
[1552510000] TB: Preparing to send data 0x26e26e
[1555010000] TB: Preparing to send data 0x26f26f
[1557510000] TB: Preparing to send data 0x270270
[1560010000] TB: Preparing to send data 0x271271
[1562510000] TB: Preparing to send data 0x272272
[1565010000] TB: Preparing to send data 0x273273
[1567510000] TB: Preparing to send data 0x274274
[1570010000] TB: Preparing to send data 0x275275
[1572510000] TB: Preparing to send data 0x276276
[1575010000] TB: Preparing to send data 0x277277
[1577510000] TB: Preparing to send data 0x278278
[1580010000] TB: Preparing to send data 0x279279
[1582510000] TB: Preparing to send data 0x27a27a
[1585010000] TB: Preparing to send data 0x27b27b
[1587510000] TB: Preparing to send data 0x27c27c
[1590010000] TB: Preparing to send data 0x27d27d
[1592510000] TB: Preparing to send data 0x27e27e
[1595010000] TB: Preparing to send data 0x27f27f
[1597510000] TB: Preparing to send data 0x280280
[1600010000] TB: Preparing to send data 0x281281
[1602510000] TB: Preparing to send data 0x282282
[1605010000] TB: Preparing to send data 0x283283
[1607510000] TB: Preparing to send data 0x284284
[1610010000] TB: Preparing to send data 0x285285
[1612510000] TB: Preparing to send data 0x286286
[1615010000] TB: Preparing to send data 0x287287
[1617510000] TB: Preparing to send data 0x288288
[1620010000] TB: Preparing to send data 0x289289
[1622510000] TB: Preparing to send data 0x28a28a
[1625010000] TB: Preparing to send data 0x28b28b
[1627510000] TB: Preparing to send data 0x28c28c
[1630010000] TB: Preparing to send data 0x28d28d
[1632510000] TB: Preparing to send data 0x28e28e
[1635010000] TB: Preparing to send data 0x28f28f
[1637510000] TB: Preparing to send data 0x290290
[1640010000] TB: Preparing to send data 0x291291
[1642510000] TB: Preparing to send data 0x292292
[1645010000] TB: Preparing to send data 0x293293
[1647510000] TB: Preparing to send data 0x294294
[1650010000] TB: Preparing to send data 0x295295
[1652510000] TB: Preparing to send data 0x296296
[1655010000] TB: Preparing to send data 0x297297
[1657510000] TB: Preparing to send data 0x298298
[1660010000] TB: Preparing to send data 0x299299
[1662510000] TB: Preparing to send data 0x29a29a
[1665010000] TB: Preparing to send data 0x29b29b
[1667510000] TB: Preparing to send data 0x29c29c
[1670010000] TB: Preparing to send data 0x29d29d
[1672510000] TB: Preparing to send data 0x29e29e
[1675010000] TB: Preparing to send data 0x29f29f
[1677510000] TB: Preparing to send data 0x2a02a0
[1680010000] TB: Preparing to send data 0x2a12a1
[1682510000] TB: Preparing to send data 0x2a22a2
[1685010000] TB: Preparing to send data 0x2a32a3
[1687510000] TB: Preparing to send data 0x2a42a4
[1690010000] TB: Preparing to send data 0x2a52a5
[1692510000] TB: Preparing to send data 0x2a62a6
[1695010000] TB: Preparing to send data 0x2a72a7
[1697510000] TB: Preparing to send data 0x2a82a8
[1700010000] TB: Preparing to send data 0x2a92a9
[1702510000] TB: Preparing to send data 0x2aa2aa
[1705010000] TB: Preparing to send data 0x2ab2ab
[1707510000] TB: Preparing to send data 0x2ac2ac
[1710010000] TB: Preparing to send data 0x2ad2ad
[1712510000] TB: Preparing to send data 0x2ae2ae
[1715010000] TB: Preparing to send data 0x2af2af
[1717510000] TB: Preparing to send data 0x2b02b0
[1720010000] TB: Preparing to send data 0x2b12b1
[1722510000] TB: Preparing to send data 0x2b22b2
[1725010000] TB: Preparing to send data 0x2b32b3
[1727510000] TB: Preparing to send data 0x2b42b4
[1730010000] TB: Preparing to send data 0x2b52b5
[1732510000] TB: Preparing to send data 0x2b62b6
[1735010000] TB: Preparing to send data 0x2b72b7
[1737510000] TB: Preparing to send data 0x2b82b8
[1740010000] TB: Preparing to send data 0x2b92b9
[1742510000] TB: Preparing to send data 0x2ba2ba
[1745010000] TB: Preparing to send data 0x2bb2bb
[1747510000] TB: Preparing to send data 0x2bc2bc
[1750010000] TB: Preparing to send data 0x2bd2bd
[1752510000] TB: Preparing to send data 0x2be2be
[1755010000] TB: Preparing to send data 0x2bf2bf
[1757510000] TB: Preparing to send data 0x2c02c0
[1760010000] TB: Preparing to send data 0x2c12c1
[1762510000] TB: Preparing to send data 0x2c22c2
[1765010000] TB: Preparing to send data 0x2c32c3
[1767510000] TB: Preparing to send data 0x2c42c4
[1770010000] TB: Preparing to send data 0x2c52c5
[1772510000] TB: Preparing to send data 0x2c62c6
[1775010000] TB: Preparing to send data 0x2c72c7
[1777510000] TB: Preparing to send data 0x2c82c8
[1780010000] TB: Preparing to send data 0x2c92c9
[1782510000] TB: Preparing to send data 0x2ca2ca
[1785010000] TB: Preparing to send data 0x2cb2cb
[1787510000] TB: Preparing to send data 0x2cc2cc
[1790010000] TB: Preparing to send data 0x2cd2cd
[1792510000] TB: Preparing to send data 0x2ce2ce
[1795010000] TB: Preparing to send data 0x2cf2cf
[1797510000] TB: Preparing to send data 0x2d02d0
[1800010000] TB: Preparing to send data 0x2d12d1
[1802510000] TB: Preparing to send data 0x2d22d2
[1805010000] TB: Preparing to send data 0x2d32d3
[1807510000] TB: Preparing to send data 0x2d42d4
[1810010000] TB: Preparing to send data 0x2d52d5
[1812510000] TB: Preparing to send data 0x2d62d6
[1815010000] TB: Preparing to send data 0x2d72d7
[1817510000] TB: Preparing to send data 0x2d82d8
[1820010000] TB: Preparing to send data 0x2d92d9
[1822510000] TB: Preparing to send data 0x2da2da
[1825010000] TB: Preparing to send data 0x2db2db
[1827510000] TB: Preparing to send data 0x2dc2dc
[1830010000] TB: Preparing to send data 0x2dd2dd
[1832510000] TB: Preparing to send data 0x2de2de
[1835010000] TB: Preparing to send data 0x2df2df
[1837510000] TB: Preparing to send data 0x2e02e0
[1840010000] TB: Preparing to send data 0x2e12e1
[1842510000] TB: Preparing to send data 0x2e22e2
[1845010000] TB: Preparing to send data 0x2e32e3
[1847510000] TB: Preparing to send data 0x2e42e4
[1850010000] TB: Preparing to send data 0x2e52e5
[1852510000] TB: Preparing to send data 0x2e62e6
[1855010000] TB: Preparing to send data 0x2e72e7
[1857510000] TB: Preparing to send data 0x2e82e8
[1860010000] TB: Preparing to send data 0x2e92e9
[1862510000] TB: Preparing to send data 0x2ea2ea
[1865010000] TB: Preparing to send data 0x2eb2eb
[1867510000] TB: Preparing to send data 0x2ec2ec
[1870010000] TB: Preparing to send data 0x2ed2ed
[1872510000] TB: Preparing to send data 0x2ee2ee
[1875010000] TB: Preparing to send data 0x2ef2ef
[1877510000] TB: Preparing to send data 0x2f02f0
[1880010000] TB: Preparing to send data 0x2f12f1
[1882510000] TB: Preparing to send data 0x2f22f2
[1885010000] TB: Preparing to send data 0x2f32f3
[1887510000] TB: Preparing to send data 0x2f42f4
[1890010000] TB: Preparing to send data 0x2f52f5
[1892510000] TB: Preparing to send data 0x2f62f6
[1895010000] TB: Preparing to send data 0x2f72f7
[1897510000] TB: Preparing to send data 0x2f82f8
[1900010000] TB: Preparing to send data 0x2f92f9
[1902510000] TB: Preparing to send data 0x2fa2fa
[1905010000] TB: Preparing to send data 0x2fb2fb
[1907510000] TB: Preparing to send data 0x2fc2fc
[1910010000] TB: Preparing to send data 0x2fd2fd
[1912510000] TB: Preparing to send data 0x2fe2fe
[1915010000] TB: Preparing to send data 0x2ff2ff
[1917510000] TB: Preparing to send data 0x300300
[1920010000] TB: Preparing to send data 0x301301
[1922510000] TB: Preparing to send data 0x302302
[1925010000] TB: Preparing to send data 0x303303
[1927510000] TB: Preparing to send data 0x304304
[1930010000] TB: Preparing to send data 0x305305
[1932510000] TB: Preparing to send data 0x306306
[1935010000] TB: Preparing to send data 0x307307
[1937510000] TB: Preparing to send data 0x308308
[1940010000] TB: Preparing to send data 0x309309
[1942510000] TB: Preparing to send data 0x30a30a
[1945010000] TB: Preparing to send data 0x30b30b
[1947510000] TB: Preparing to send data 0x30c30c
[1950010000] TB: Preparing to send data 0x30d30d
[1952510000] TB: Preparing to send data 0x30e30e
[1955010000] TB: Preparing to send data 0x30f30f
[1957510000] TB: Preparing to send data 0x310310
[1960010000] TB: Preparing to send data 0x311311
[1962510000] TB: Preparing to send data 0x312312
[1965010000] TB: Preparing to send data 0x313313
[1967510000] TB: Preparing to send data 0x314314
[1970010000] TB: Preparing to send data 0x315315
[1972510000] TB: Preparing to send data 0x316316
[1975010000] TB: Preparing to send data 0x317317
[1977510000] TB: Preparing to send data 0x318318
[1980010000] TB: Preparing to send data 0x319319
[1982510000] TB: Preparing to send data 0x31a31a
[1985010000] TB: Preparing to send data 0x31b31b
[1987510000] TB: Preparing to send data 0x31c31c
[1990010000] TB: Preparing to send data 0x31d31d
[1992510000] TB: Preparing to send data 0x31e31e
[1995010000] TB: Preparing to send data 0x31f31f
[1997510000] TB: Preparing to send data 0x320320
[2000010000] TB: Preparing to send data 0x321321
[2002510000] TB: Preparing to send data 0x322322
[2005010000] TB: Preparing to send data 0x323323
[2007510000] TB: Preparing to send data 0x324324
[2010010000] TB: Preparing to send data 0x325325
[2012510000] TB: Preparing to send data 0x326326
[2015010000] TB: Preparing to send data 0x327327
[2017510000] TB: Preparing to send data 0x328328
[2020010000] TB: Preparing to send data 0x329329
[2022510000] TB: Preparing to send data 0x32a32a
[2025010000] TB: Preparing to send data 0x32b32b
[2027510000] TB: Preparing to send data 0x32c32c
[2030010000] TB: Preparing to send data 0x32d32d
[2032510000] TB: Preparing to send data 0x32e32e
[2035010000] TB: Preparing to send data 0x32f32f
[2037510000] TB: Preparing to send data 0x330330
[2040010000] TB: Preparing to send data 0x331331
[2042510000] TB: Preparing to send data 0x332332
[2045010000] TB: Preparing to send data 0x333333
[2047510000] TB: Preparing to send data 0x334334
[2050010000] TB: Preparing to send data 0x335335
[2052510000] TB: Preparing to send data 0x336336
[2055010000] TB: Preparing to send data 0x337337
[2057510000] TB: Preparing to send data 0x338338
[2060010000] TB: Preparing to send data 0x339339
[2062510000] TB: Preparing to send data 0x33a33a
[2065010000] TB: Preparing to send data 0x33b33b
[2067510000] TB: Preparing to send data 0x33c33c
[2070010000] TB: Preparing to send data 0x33d33d
[2072510000] TB: Preparing to send data 0x33e33e
[2075010000] TB: Preparing to send data 0x33f33f
[2077510000] TB: Preparing to send data 0x340340
[2080010000] TB: Preparing to send data 0x341341
[2082510000] TB: Preparing to send data 0x342342
[2085010000] TB: Preparing to send data 0x343343
[2087510000] TB: Preparing to send data 0x344344
[2090010000] TB: Preparing to send data 0x345345
[2092510000] TB: Preparing to send data 0x346346
[2095010000] TB: Preparing to send data 0x347347
[2097510000] TB: Preparing to send data 0x348348
[2100010000] TB: Preparing to send data 0x349349
[2102510000] TB: Preparing to send data 0x34a34a
[2105010000] TB: Preparing to send data 0x34b34b
[2107510000] TB: Preparing to send data 0x34c34c
[2110010000] TB: Preparing to send data 0x34d34d
[2112510000] TB: Preparing to send data 0x34e34e
[2115010000] TB: Preparing to send data 0x34f34f
[2117510000] TB: Preparing to send data 0x350350
[2120010000] TB: Preparing to send data 0x351351
[2122510000] TB: Preparing to send data 0x352352
[2125010000] TB: Preparing to send data 0x353353
[2127510000] TB: Preparing to send data 0x354354
[2130010000] TB: Preparing to send data 0x355355
[2132510000] TB: Preparing to send data 0x356356
[2135010000] TB: Preparing to send data 0x357357
[2137510000] TB: Preparing to send data 0x358358
[2140010000] TB: Preparing to send data 0x359359
[2142510000] TB: Preparing to send data 0x35a35a
[2145010000] TB: Preparing to send data 0x35b35b
[2147510000] TB: Preparing to send data 0x35c35c
[2150010000] TB: Preparing to send data 0x35d35d
[2152510000] TB: Preparing to send data 0x35e35e
[2155010000] TB: Preparing to send data 0x35f35f
[2157510000] TB: Preparing to send data 0x360360
[2160010000] TB: Preparing to send data 0x361361
[2162510000] TB: Preparing to send data 0x362362
[2165010000] TB: Preparing to send data 0x363363
[2167510000] TB: Preparing to send data 0x364364
[2170010000] TB: Preparing to send data 0x365365
[2172510000] TB: Preparing to send data 0x366366
[2175010000] TB: Preparing to send data 0x367367
[2177510000] TB: Preparing to send data 0x368368
[2180010000] TB: Preparing to send data 0x369369
[2182510000] TB: Preparing to send data 0x36a36a
[2185010000] TB: Preparing to send data 0x36b36b
[2187510000] TB: Preparing to send data 0x36c36c
[2190010000] TB: Preparing to send data 0x36d36d
[2192510000] TB: Preparing to send data 0x36e36e
[2195010000] TB: Preparing to send data 0x36f36f
[2197510000] TB: Preparing to send data 0x370370
[2200010000] TB: Preparing to send data 0x371371
[2202510000] TB: Preparing to send data 0x372372
[2205010000] TB: Preparing to send data 0x373373
[2207510000] TB: Preparing to send data 0x374374
[2210010000] TB: Preparing to send data 0x375375
[2212510000] TB: Preparing to send data 0x376376
[2215010000] TB: Preparing to send data 0x377377
[2217510000] TB: Preparing to send data 0x378378
[2220010000] TB: Preparing to send data 0x379379
[2222510000] TB: Preparing to send data 0x37a37a
[2225010000] TB: Preparing to send data 0x37b37b
[2227510000] TB: Preparing to send data 0x37c37c
[2230010000] TB: Preparing to send data 0x37d37d
[2232510000] TB: Preparing to send data 0x37e37e
[2235010000] TB: Preparing to send data 0x37f37f
[2237510000] TB: Preparing to send data 0x380380
[2240010000] TB: Preparing to send data 0x381381
[2242510000] TB: Preparing to send data 0x382382
[2245010000] TB: Preparing to send data 0x383383
[2247510000] TB: Preparing to send data 0x384384
[2250010000] TB: Preparing to send data 0x385385
[2252510000] TB: Preparing to send data 0x386386
[2255010000] TB: Preparing to send data 0x387387
[2257510000] TB: Preparing to send data 0x388388
[2260010000] TB: Preparing to send data 0x389389
[2262510000] TB: Preparing to send data 0x38a38a
[2265010000] TB: Preparing to send data 0x38b38b
[2267510000] TB: Preparing to send data 0x38c38c
[2270010000] TB: Preparing to send data 0x38d38d
[2272510000] TB: Preparing to send data 0x38e38e
[2275010000] TB: Preparing to send data 0x38f38f
[2277510000] TB: Preparing to send data 0x390390
[2280010000] TB: Preparing to send data 0x391391
[2282510000] TB: Preparing to send data 0x392392
[2285010000] TB: Preparing to send data 0x393393
[2287510000] TB: Preparing to send data 0x394394
[2290010000] TB: Preparing to send data 0x395395
[2292510000] TB: Preparing to send data 0x396396
[2295010000] TB: Preparing to send data 0x397397
[2297510000] TB: Preparing to send data 0x398398
[2300010000] TB: Preparing to send data 0x399399
[2302510000] TB: Preparing to send data 0x39a39a
[2305010000] TB: Preparing to send data 0x39b39b
[2307510000] TB: Preparing to send data 0x39c39c
[2310010000] TB: Preparing to send data 0x39d39d
[2312510000] TB: Preparing to send data 0x39e39e
[2315010000] TB: Preparing to send data 0x39f39f
[2317510000] TB: Preparing to send data 0x3a03a0
[2320010000] TB: Preparing to send data 0x3a13a1
[2322510000] TB: Preparing to send data 0x3a23a2
[2325010000] TB: Preparing to send data 0x3a33a3
[2327510000] TB: Preparing to send data 0x3a43a4
[2330010000] TB: Preparing to send data 0x3a53a5
[2332510000] TB: Preparing to send data 0x3a63a6
[2335010000] TB: Preparing to send data 0x3a73a7
[2337510000] TB: Preparing to send data 0x3a83a8
[2340010000] TB: Preparing to send data 0x3a93a9
[2342510000] TB: Preparing to send data 0x3aa3aa
[2345010000] TB: Preparing to send data 0x3ab3ab
[2347510000] TB: Preparing to send data 0x3ac3ac
[2350010000] TB: Preparing to send data 0x3ad3ad
[2352510000] TB: Preparing to send data 0x3ae3ae
[2355010000] TB: Preparing to send data 0x3af3af
[2357510000] TB: Preparing to send data 0x3b03b0
[2360010000] TB: Preparing to send data 0x3b13b1
[2362510000] TB: Preparing to send data 0x3b23b2
[2365010000] TB: Preparing to send data 0x3b33b3
[2367510000] TB: Preparing to send data 0x3b43b4
[2370010000] TB: Preparing to send data 0x3b53b5
[2372510000] TB: Preparing to send data 0x3b63b6
[2375010000] TB: Preparing to send data 0x3b73b7
[2377510000] TB: Preparing to send data 0x3b83b8
[2380010000] TB: Preparing to send data 0x3b93b9
[2382510000] TB: Preparing to send data 0x3ba3ba
[2385010000] TB: Preparing to send data 0x3bb3bb
[2387510000] TB: Preparing to send data 0x3bc3bc
[2390010000] TB: Preparing to send data 0x3bd3bd
[2392510000] TB: Preparing to send data 0x3be3be
[2395010000] TB: Preparing to send data 0x3bf3bf
[2397510000] TB: Preparing to send data 0x3c03c0
[2400010000] TB: Preparing to send data 0x3c13c1
[2402510000] TB: Preparing to send data 0x3c23c2
[2405010000] TB: Preparing to send data 0x3c33c3
[2407510000] TB: Preparing to send data 0x3c43c4
[2410010000] TB: Preparing to send data 0x3c53c5
[2412510000] TB: Preparing to send data 0x3c63c6
[2415010000] TB: Preparing to send data 0x3c73c7
[2417510000] TB: Preparing to send data 0x3c83c8
[2420010000] TB: Preparing to send data 0x3c93c9
[2422510000] TB: Preparing to send data 0x3ca3ca
[2425010000] TB: Preparing to send data 0x3cb3cb
[2427510000] TB: Preparing to send data 0x3cc3cc
[2430010000] TB: Preparing to send data 0x3cd3cd
[2432510000] TB: Preparing to send data 0x3ce3ce
[2435010000] TB: Preparing to send data 0x3cf3cf
[2437510000] TB: Preparing to send data 0x3d03d0
[2440010000] TB: Preparing to send data 0x3d13d1
[2442510000] TB: Preparing to send data 0x3d23d2
[2445010000] TB: Preparing to send data 0x3d33d3
[2447510000] TB: Preparing to send data 0x3d43d4
[2450010000] TB: Preparing to send data 0x3d53d5
[2452510000] TB: Preparing to send data 0x3d63d6
[2455010000] TB: Preparing to send data 0x3d73d7
[2457510000] TB: Preparing to send data 0x3d83d8
[2460010000] TB: Preparing to send data 0x3d93d9
[2462510000] TB: Preparing to send data 0x3da3da
[2465010000] TB: Preparing to send data 0x3db3db
[2467510000] TB: Preparing to send data 0x3dc3dc
[2470010000] TB: Preparing to send data 0x3dd3dd
[2472510000] TB: Preparing to send data 0x3de3de
[2475010000] TB: Preparing to send data 0x3df3df
[2477510000] TB: Preparing to send data 0x3e03e0
[2480010000] TB: Preparing to send data 0x3e13e1
[2482510000] TB: Preparing to send data 0x3e23e2
[2485010000] TB: Preparing to send data 0x3e33e3
[2487510000] TB: Preparing to send data 0x3e43e4
[2490010000] TB: Preparing to send data 0x3e53e5
[2492510000] TB: Preparing to send data 0x3e63e6
[2495010000] TB: Preparing to send data 0x3e73e7
[2497510000] TB: Preparing to send data 0x3e83e8
[2500010000] TB: Preparing to send data 0x3e93e9
[2502510000] TB: Preparing to send data 0x3ea3ea
[2505010000] TB: Preparing to send data 0x3eb3eb
[2507510000] TB: Preparing to send data 0x3ec3ec
[2510010000] TB: Preparing to send data 0x3ed3ed
[2512510000] TB: Preparing to send data 0x3ee3ee
[2515010000] TB: Preparing to send data 0x3ef3ef
[2517510000] TB: Preparing to send data 0x3f03f0
[2520010000] TB: Preparing to send data 0x3f13f1
[2522510000] TB: Preparing to send data 0x3f23f2
[2525010000] TB: Preparing to send data 0x3f33f3
[2527510000] TB: Preparing to send data 0x3f43f4
[2530010000] TB: Preparing to send data 0x3f53f5
[2532510000] TB: Preparing to send data 0x3f63f6
[2535010000] TB: Preparing to send data 0x3f73f7
[2537510000] TB: Preparing to send data 0x3f83f8
[2540010000] TB: Preparing to send data 0x3f93f9
[2542510000] TB: Preparing to send data 0x3fa3fa
[2545010000] TB: Preparing to send data 0x3fb3fb
[2547510000] TB: Preparing to send data 0x3fc3fc
[2550010000] TB: Preparing to send data 0x3fd3fd
[2552510000] TB: Preparing to send data 0x3fe3fe
[2555010000] TB: Preparing to send data 0x3ff3ff
[2557510000] TB: Preparing to send data 0x400400
[2560010000] TB: Preparing to send data 0x401401
[2562510000] TB: Preparing to send data 0x402402
[2565010000] TB: Preparing to send data 0x403403
[2567510000] TB: Preparing to send data 0x404404
[2570010000] TB: Preparing to send data 0x405405
[2572510000] TB: Preparing to send data 0x406406
[2575010000] TB: Preparing to send data 0x407407
[2577510000] TB: Preparing to send data 0x408408
[2580010000] TB: Preparing to send data 0x409409
[2582510000] TB: Preparing to send data 0x40a40a
[2585010000] TB: Preparing to send data 0x40b40b
[2587510000] TB: Preparing to send data 0x40c40c
[2590010000] TB: Preparing to send data 0x40d40d
[2592510000] TB: Preparing to send data 0x40e40e
[2595010000] TB: Preparing to send data 0x40f40f
[2597510000] TB: Preparing to send data 0x410410
[2600010000] TB: Preparing to send data 0x411411
[2602510000] TB: Preparing to send data 0x412412
[2605010000] TB: Preparing to send data 0x413413
[2607510000] TB: Preparing to send data 0x414414
[2610010000] TB: Preparing to send data 0x415415
[2612510000] TB: Preparing to send data 0x416416
[2615010000] TB: Preparing to send data 0x417417
[2617510000] TB: Preparing to send data 0x418418
[2620010000] TB: Preparing to send data 0x419419
[2622510000] TB: Preparing to send data 0x41a41a
[2625010000] TB: Preparing to send data 0x41b41b
[2627510000] TB: Preparing to send data 0x41c41c
[2630010000] TB: Preparing to send data 0x41d41d
[2632510000] TB: Preparing to send data 0x41e41e
[2635010000] TB: Preparing to send data 0x41f41f
[2637510000] TB: Preparing to send data 0x420420
[2640010000] TB: Preparing to send data 0x421421
[2642510000] TB: Preparing to send data 0x422422
[2645010000] TB: Preparing to send data 0x423423
[2647510000] TB: Preparing to send data 0x424424
[2650010000] TB: Preparing to send data 0x425425
[2652510000] TB: Preparing to send data 0x426426
[2655010000] TB: Preparing to send data 0x427427
[2657510000] TB: Preparing to send data 0x428428
[2660010000] TB: Preparing to send data 0x429429
[2662510000] TB: Preparing to send data 0x42a42a
[2665010000] TB: Preparing to send data 0x42b42b
[2667510000] TB: Preparing to send data 0x42c42c
[2670010000] TB: Preparing to send data 0x42d42d
[2672510000] TB: Preparing to send data 0x42e42e
[2675010000] TB: Preparing to send data 0x42f42f
[2677510000] TB: Preparing to send data 0x430430
[2680010000] TB: Preparing to send data 0x431431
[2682510000] TB: Preparing to send data 0x432432
[2685010000] TB: Preparing to send data 0x433433
[2687510000] TB: Preparing to send data 0x434434
[2690010000] TB: Preparing to send data 0x435435
[2692510000] TB: Preparing to send data 0x436436
[2695010000] TB: Preparing to send data 0x437437
[2697510000] TB: Preparing to send data 0x438438
[2700010000] TB: Preparing to send data 0x439439
[2702510000] TB: Preparing to send data 0x43a43a
[2705010000] TB: Preparing to send data 0x43b43b
[2707510000] TB: Preparing to send data 0x43c43c
[2710010000] TB: Preparing to send data 0x43d43d
[2712510000] TB: Preparing to send data 0x43e43e
[2715010000] TB: Preparing to send data 0x43f43f
[2717510000] TB: Preparing to send data 0x440440
[2720010000] TB: Preparing to send data 0x441441
[2722510000] TB: Preparing to send data 0x442442
[2725010000] TB: Preparing to send data 0x443443
[2727510000] TB: Preparing to send data 0x444444
[2730010000] TB: Preparing to send data 0x445445
[2732510000] TB: Preparing to send data 0x446446
[2735010000] TB: Preparing to send data 0x447447
[2737510000] TB: Preparing to send data 0x448448
[2740010000] TB: Preparing to send data 0x449449
[2742510000] TB: Preparing to send data 0x44a44a
[2745010000] TB: Preparing to send data 0x44b44b
[2747510000] TB: Preparing to send data 0x44c44c
[2750010000] TB: Preparing to send data 0x44d44d
[2752510000] TB: Preparing to send data 0x44e44e
[2755010000] TB: Preparing to send data 0x44f44f
[2757510000] TB: Preparing to send data 0x450450
[2760010000] TB: Preparing to send data 0x451451
[2762510000] TB: Preparing to send data 0x452452
[2765010000] TB: Preparing to send data 0x453453
[2767510000] TB: Preparing to send data 0x454454
[2770010000] TB: Preparing to send data 0x455455
[2772510000] TB: Preparing to send data 0x456456
[2775010000] TB: Preparing to send data 0x457457
[2777510000] TB: Preparing to send data 0x458458
[2780010000] TB: Preparing to send data 0x459459
[2782510000] TB: Preparing to send data 0x45a45a
[2785010000] TB: Preparing to send data 0x45b45b
[2787510000] TB: Preparing to send data 0x45c45c
[2790010000] TB: Preparing to send data 0x45d45d
[2792510000] TB: Preparing to send data 0x45e45e
[2795010000] TB: Preparing to send data 0x45f45f
[2797510000] TB: Preparing to send data 0x460460
[2800010000] TB: Preparing to send data 0x461461
[2802510000] TB: Preparing to send data 0x462462
[2805010000] TB: Preparing to send data 0x463463
[2807510000] TB: Preparing to send data 0x464464
[2810010000] TB: Preparing to send data 0x465465
[2812510000] TB: Preparing to send data 0x466466
[2815010000] TB: Preparing to send data 0x467467
[2817510000] TB: Preparing to send data 0x468468
[2820010000] TB: Preparing to send data 0x469469
[2822510000] TB: Preparing to send data 0x46a46a
[2825010000] TB: Preparing to send data 0x46b46b
[2827510000] TB: Preparing to send data 0x46c46c
[2830010000] TB: Preparing to send data 0x46d46d
[2832510000] TB: Preparing to send data 0x46e46e
[2835010000] TB: Preparing to send data 0x46f46f
[2837510000] TB: Preparing to send data 0x470470
[2840010000] TB: Preparing to send data 0x471471
[2842510000] TB: Preparing to send data 0x472472
[2845010000] TB: Preparing to send data 0x473473
[2847510000] TB: Preparing to send data 0x474474
[2850010000] TB: Preparing to send data 0x475475
[2852510000] TB: Preparing to send data 0x476476
[2855010000] TB: Preparing to send data 0x477477
[2857510000] TB: Preparing to send data 0x478478
[2860010000] TB: Preparing to send data 0x479479
[2862510000] TB: Preparing to send data 0x47a47a
[2865010000] TB: Preparing to send data 0x47b47b
[2867510000] TB: Preparing to send data 0x47c47c
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
TEST_ADC enabled...
TinyRISC-V SoC Testbench Starting...
Instruction memory loaded successfully
[10000] TB: Preparing to send data 0x000001
Reset released, simulation running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.898 ; gain = 0.000
run all
[2510000] TB: Preparing to send data 0x001002
[5010000] TB: Preparing to send data 0x002003
[7510000] TB: Preparing to send data 0x003004
[10010000] TB: Preparing to send data 0x004005
[12510000] TB: Preparing to send data 0x005006
[15010000] TB: Preparing to send data 0x006007
[17510000] TB: Preparing to send data 0x007008
[20010000] TB: Preparing to send data 0x008009
[22510000] TB: Preparing to send data 0x00900a
[25010000] TB: Preparing to send data 0x00a00b
[27510000] TB: Preparing to send data 0x00b00c
[30010000] TB: Preparing to send data 0x00c00d
[32510000] TB: Preparing to send data 0x00d00e
[35010000] TB: Preparing to send data 0x00e00f
[37510000] TB: Preparing to send data 0x00f010
[40010000] TB: Preparing to send data 0x010011
[42510000] TB: Preparing to send data 0x011012
[45010000] TB: Preparing to send data 0x012013
[47510000] TB: Preparing to send data 0x013014
[50010000] TB: Preparing to send data 0x014015
[52510000] TB: Preparing to send data 0x015016
[55010000] TB: Preparing to send data 0x016017
[57510000] TB: Preparing to send data 0x017018
[60010000] TB: Preparing to send data 0x018019
[62510000] TB: Preparing to send data 0x01901a
[65010000] TB: Preparing to send data 0x01a01b
[67510000] TB: Preparing to send data 0x01b01c
[70010000] TB: Preparing to send data 0x01c01d
[72510000] TB: Preparing to send data 0x01d01e
[75010000] TB: Preparing to send data 0x01e01f
[77510000] TB: Preparing to send data 0x01f020
[80010000] TB: Preparing to send data 0x020021
[82510000] TB: Preparing to send data 0x021022
[85010000] TB: Preparing to send data 0x022023
[87510000] TB: Preparing to send data 0x023024
[90010000] TB: Preparing to send data 0x024025
[92510000] TB: Preparing to send data 0x025026
[95010000] TB: Preparing to send data 0x026027
[97510000] TB: Preparing to send data 0x027028
[100010000] TB: Preparing to send data 0x028029
[102510000] TB: Preparing to send data 0x02902a
[105010000] TB: Preparing to send data 0x02a02b
[107510000] TB: Preparing to send data 0x02b02c
[110010000] TB: Preparing to send data 0x02c02d
[112510000] TB: Preparing to send data 0x02d02e
[115010000] TB: Preparing to send data 0x02e02f
[117510000] TB: Preparing to send data 0x02f030
[120010000] TB: Preparing to send data 0x030031
[122510000] TB: Preparing to send data 0x031032
[125010000] TB: Preparing to send data 0x032033
[127510000] TB: Preparing to send data 0x033034
[130010000] TB: Preparing to send data 0x034035
[132510000] TB: Preparing to send data 0x035036
[135010000] TB: Preparing to send data 0x036037
[137510000] TB: Preparing to send data 0x037038
[140010000] TB: Preparing to send data 0x038039
[142510000] TB: Preparing to send data 0x03903a
[145010000] TB: Preparing to send data 0x03a03b
[147510000] TB: Preparing to send data 0x03b03c
[150010000] TB: Preparing to send data 0x03c03d
[152510000] TB: Preparing to send data 0x03d03e
[155010000] TB: Preparing to send data 0x03e03f
[157510000] TB: Preparing to send data 0x03f040
[160010000] TB: Preparing to send data 0x040041
[162510000] TB: Preparing to send data 0x041042
[165010000] TB: Preparing to send data 0x042043
[167510000] TB: Preparing to send data 0x043044
[170010000] TB: Preparing to send data 0x044045
[172510000] TB: Preparing to send data 0x045046
[175010000] TB: Preparing to send data 0x046047
[177510000] TB: Preparing to send data 0x047048
[180010000] TB: Preparing to send data 0x048049
[182510000] TB: Preparing to send data 0x04904a
[185010000] TB: Preparing to send data 0x04a04b
[187510000] TB: Preparing to send data 0x04b04c
[190010000] TB: Preparing to send data 0x04c04d
[192510000] TB: Preparing to send data 0x04d04e
[195010000] TB: Preparing to send data 0x04e04f
[197510000] TB: Preparing to send data 0x04f050
[200010000] TB: Preparing to send data 0x050051
[202510000] TB: Preparing to send data 0x051052
[205010000] TB: Preparing to send data 0x052053
[207510000] TB: Preparing to send data 0x053054
[210010000] TB: Preparing to send data 0x054055
[212510000] TB: Preparing to send data 0x055056
[215010000] TB: Preparing to send data 0x056057
[217510000] TB: Preparing to send data 0x057058
[220010000] TB: Preparing to send data 0x058059
[222510000] TB: Preparing to send data 0x05905a
[225010000] TB: Preparing to send data 0x05a05b
[227510000] TB: Preparing to send data 0x05b05c
[230010000] TB: Preparing to send data 0x05c05d
[232510000] TB: Preparing to send data 0x05d05e
[235010000] TB: Preparing to send data 0x05e05f
[237510000] TB: Preparing to send data 0x05f060
[240010000] TB: Preparing to send data 0x060061
[242510000] TB: Preparing to send data 0x061062
[245010000] TB: Preparing to send data 0x062063
[247510000] TB: Preparing to send data 0x063064
[250010000] TB: Preparing to send data 0x064065
[252510000] TB: Preparing to send data 0x065066
[255010000] TB: Preparing to send data 0x066067
[257510000] TB: Preparing to send data 0x067068
[260010000] TB: Preparing to send data 0x068069
[262510000] TB: Preparing to send data 0x06906a
[265010000] TB: Preparing to send data 0x06a06b
[267510000] TB: Preparing to send data 0x06b06c
[270010000] TB: Preparing to send data 0x06c06d
[272510000] TB: Preparing to send data 0x06d06e
[275010000] TB: Preparing to send data 0x06e06f
[277510000] TB: Preparing to send data 0x06f070
[280010000] TB: Preparing to send data 0x070071
[282510000] TB: Preparing to send data 0x071072
[285010000] TB: Preparing to send data 0x072073
[287510000] TB: Preparing to send data 0x073074
[290010000] TB: Preparing to send data 0x074075
[292510000] TB: Preparing to send data 0x075076
[295010000] TB: Preparing to send data 0x076077
[297510000] TB: Preparing to send data 0x077078
[300010000] TB: Preparing to send data 0x078079
[302510000] TB: Preparing to send data 0x07907a
[305010000] TB: Preparing to send data 0x07a07b
[307510000] TB: Preparing to send data 0x07b07c
[310010000] TB: Preparing to send data 0x07c07d
[312510000] TB: Preparing to send data 0x07d07e
[315010000] TB: Preparing to send data 0x07e07f
[317510000] TB: Preparing to send data 0x07f080
[320010000] TB: Preparing to send data 0x080081
[322510000] TB: Preparing to send data 0x081082
[325010000] TB: Preparing to send data 0x082083
[327510000] TB: Preparing to send data 0x083084
[330010000] TB: Preparing to send data 0x084085
[332510000] TB: Preparing to send data 0x085086
[335010000] TB: Preparing to send data 0x086087
[337510000] TB: Preparing to send data 0x087088
[340010000] TB: Preparing to send data 0x088089
[342510000] TB: Preparing to send data 0x08908a
[345010000] TB: Preparing to send data 0x08a08b
[347510000] TB: Preparing to send data 0x08b08c
[350010000] TB: Preparing to send data 0x08c08d
[352510000] TB: Preparing to send data 0x08d08e
[355010000] TB: Preparing to send data 0x08e08f
[357510000] TB: Preparing to send data 0x08f090
[360010000] TB: Preparing to send data 0x090091
[362510000] TB: Preparing to send data 0x091092
[365010000] TB: Preparing to send data 0x092093
[367510000] TB: Preparing to send data 0x093094
[370010000] TB: Preparing to send data 0x094095
[372510000] TB: Preparing to send data 0x095096
[375010000] TB: Preparing to send data 0x096097
[377510000] TB: Preparing to send data 0x097098
[380010000] TB: Preparing to send data 0x098099
[382510000] TB: Preparing to send data 0x09909a
[385010000] TB: Preparing to send data 0x09a09b
[387510000] TB: Preparing to send data 0x09b09c
[390010000] TB: Preparing to send data 0x09c09d
[392510000] TB: Preparing to send data 0x09d09e
[395010000] TB: Preparing to send data 0x09e09f
[397510000] TB: Preparing to send data 0x09f0a0
[400010000] TB: Preparing to send data 0x0a00a1
[402510000] TB: Preparing to send data 0x0a10a2
[405010000] TB: Preparing to send data 0x0a20a3
[407510000] TB: Preparing to send data 0x0a30a4
[410010000] TB: Preparing to send data 0x0a40a5
[412510000] TB: Preparing to send data 0x0a50a6
[415010000] TB: Preparing to send data 0x0a60a7
[417510000] TB: Preparing to send data 0x0a70a8
[420010000] TB: Preparing to send data 0x0a80a9
[422510000] TB: Preparing to send data 0x0a90aa
[425010000] TB: Preparing to send data 0x0aa0ab
[427510000] TB: Preparing to send data 0x0ab0ac
[430010000] TB: Preparing to send data 0x0ac0ad
[432510000] TB: Preparing to send data 0x0ad0ae
[435010000] TB: Preparing to send data 0x0ae0af
[437510000] TB: Preparing to send data 0x0af0b0
[440010000] TB: Preparing to send data 0x0b00b1
[442510000] TB: Preparing to send data 0x0b10b2
[445010000] TB: Preparing to send data 0x0b20b3
[447510000] TB: Preparing to send data 0x0b30b4
[450010000] TB: Preparing to send data 0x0b40b5
[452510000] TB: Preparing to send data 0x0b50b6
[455010000] TB: Preparing to send data 0x0b60b7
[457510000] TB: Preparing to send data 0x0b70b8
[460010000] TB: Preparing to send data 0x0b80b9
[462510000] TB: Preparing to send data 0x0b90ba
[465010000] TB: Preparing to send data 0x0ba0bb
[467510000] TB: Preparing to send data 0x0bb0bc
[470010000] TB: Preparing to send data 0x0bc0bd
[472510000] TB: Preparing to send data 0x0bd0be
[475010000] TB: Preparing to send data 0x0be0bf
[477510000] TB: Preparing to send data 0x0bf0c0
[480010000] TB: Preparing to send data 0x0c00c1
[482510000] TB: Preparing to send data 0x0c10c2
[485010000] TB: Preparing to send data 0x0c20c3
[487510000] TB: Preparing to send data 0x0c30c4
[490010000] TB: Preparing to send data 0x0c40c5
[492510000] TB: Preparing to send data 0x0c50c6
[495010000] TB: Preparing to send data 0x0c60c7
[497510000] TB: Preparing to send data 0x0c70c8
[500010000] TB: Preparing to send data 0x0c80c9
[502510000] TB: Preparing to send data 0x0c90ca
[505010000] TB: Preparing to send data 0x0ca0cb
[507510000] TB: Preparing to send data 0x0cb0cc
[510010000] TB: Preparing to send data 0x0cc0cd
[512510000] TB: Preparing to send data 0x0cd0ce
[515010000] TB: Preparing to send data 0x0ce0cf
[517510000] TB: Preparing to send data 0x0cf0d0
[520010000] TB: Preparing to send data 0x0d00d1
[522510000] TB: Preparing to send data 0x0d10d2
[525010000] TB: Preparing to send data 0x0d20d3
[527510000] TB: Preparing to send data 0x0d30d4
[530010000] TB: Preparing to send data 0x0d40d5
[532510000] TB: Preparing to send data 0x0d50d6
[535010000] TB: Preparing to send data 0x0d60d7
[537510000] TB: Preparing to send data 0x0d70d8
[540010000] TB: Preparing to send data 0x0d80d9
[542510000] TB: Preparing to send data 0x0d90da
[545010000] TB: Preparing to send data 0x0da0db
[547510000] TB: Preparing to send data 0x0db0dc
[550010000] TB: Preparing to send data 0x0dc0dd
[552510000] TB: Preparing to send data 0x0dd0de
[555010000] TB: Preparing to send data 0x0de0df
[557510000] TB: Preparing to send data 0x0df0e0
[560010000] TB: Preparing to send data 0x0e00e1
[562510000] TB: Preparing to send data 0x0e10e2
[565010000] TB: Preparing to send data 0x0e20e3
[567510000] TB: Preparing to send data 0x0e30e4
[570010000] TB: Preparing to send data 0x0e40e5
[572510000] TB: Preparing to send data 0x0e50e6
[575010000] TB: Preparing to send data 0x0e60e7
[577510000] TB: Preparing to send data 0x0e70e8
[580010000] TB: Preparing to send data 0x0e80e9
[582510000] TB: Preparing to send data 0x0e90ea
[585010000] TB: Preparing to send data 0x0ea0eb
[587510000] TB: Preparing to send data 0x0eb0ec
[590010000] TB: Preparing to send data 0x0ec0ed
[592510000] TB: Preparing to send data 0x0ed0ee
[595010000] TB: Preparing to send data 0x0ee0ef
[597510000] TB: Preparing to send data 0x0ef0f0
[600010000] TB: Preparing to send data 0x0f00f1
[602510000] TB: Preparing to send data 0x0f10f2
[605010000] TB: Preparing to send data 0x0f20f3
[607510000] TB: Preparing to send data 0x0f30f4
[610010000] TB: Preparing to send data 0x0f40f5
[612510000] TB: Preparing to send data 0x0f50f6
[615010000] TB: Preparing to send data 0x0f60f7
[617510000] TB: Preparing to send data 0x0f70f8
[620010000] TB: Preparing to send data 0x0f80f9
[622510000] TB: Preparing to send data 0x0f90fa
[625010000] TB: Preparing to send data 0x0fa0fb
[627510000] TB: Preparing to send data 0x0fb0fc
[630010000] TB: Preparing to send data 0x0fc0fd
[632510000] TB: Preparing to send data 0x0fd0fe
[635010000] TB: Preparing to send data 0x0fe0ff
[637510000] TB: Preparing to send data 0x0ff100
[640010000] TB: Preparing to send data 0x100101
[642510000] TB: Preparing to send data 0x101102
[645010000] TB: Preparing to send data 0x102103
[647510000] TB: Preparing to send data 0x103104
[650010000] TB: Preparing to send data 0x104105
[652510000] TB: Preparing to send data 0x105106
[655010000] TB: Preparing to send data 0x106107
[657510000] TB: Preparing to send data 0x107108
[660010000] TB: Preparing to send data 0x108109
[662510000] TB: Preparing to send data 0x10910a
[665010000] TB: Preparing to send data 0x10a10b
[667510000] TB: Preparing to send data 0x10b10c
[670010000] TB: Preparing to send data 0x10c10d
[672510000] TB: Preparing to send data 0x10d10e
[675010000] TB: Preparing to send data 0x10e10f
[677510000] TB: Preparing to send data 0x10f110
[680010000] TB: Preparing to send data 0x110111
[682510000] TB: Preparing to send data 0x111112
[685010000] TB: Preparing to send data 0x112113
[687510000] TB: Preparing to send data 0x113114
[690010000] TB: Preparing to send data 0x114115
[692510000] TB: Preparing to send data 0x115116
[695010000] TB: Preparing to send data 0x116117
[697510000] TB: Preparing to send data 0x117118
[700010000] TB: Preparing to send data 0x118119
[702510000] TB: Preparing to send data 0x11911a
[705010000] TB: Preparing to send data 0x11a11b
[707510000] TB: Preparing to send data 0x11b11c
[710010000] TB: Preparing to send data 0x11c11d
[712510000] TB: Preparing to send data 0x11d11e
[715010000] TB: Preparing to send data 0x11e11f
[717510000] TB: Preparing to send data 0x11f120
[720010000] TB: Preparing to send data 0x120121
[722510000] TB: Preparing to send data 0x121122
[725010000] TB: Preparing to send data 0x122123
[727510000] TB: Preparing to send data 0x123124
[730010000] TB: Preparing to send data 0x124125
[732510000] TB: Preparing to send data 0x125126
[735010000] TB: Preparing to send data 0x126127
[737510000] TB: Preparing to send data 0x127128
[740010000] TB: Preparing to send data 0x128129
[742510000] TB: Preparing to send data 0x12912a
[745010000] TB: Preparing to send data 0x12a12b
[747510000] TB: Preparing to send data 0x12b12c
[750010000] TB: Preparing to send data 0x12c12d
[752510000] TB: Preparing to send data 0x12d12e
[755010000] TB: Preparing to send data 0x12e12f
[757510000] TB: Preparing to send data 0x12f130
[760010000] TB: Preparing to send data 0x130131
[762510000] TB: Preparing to send data 0x131132
[765010000] TB: Preparing to send data 0x132133
[767510000] TB: Preparing to send data 0x133134
[770010000] TB: Preparing to send data 0x134135
[772510000] TB: Preparing to send data 0x135136
[775010000] TB: Preparing to send data 0x136137
[777510000] TB: Preparing to send data 0x137138
[780010000] TB: Preparing to send data 0x138139
[782510000] TB: Preparing to send data 0x13913a
[785010000] TB: Preparing to send data 0x13a13b
[787510000] TB: Preparing to send data 0x13b13c
[790010000] TB: Preparing to send data 0x13c13d
[792510000] TB: Preparing to send data 0x13d13e
[795010000] TB: Preparing to send data 0x13e13f
[797510000] TB: Preparing to send data 0x13f140
[800010000] TB: Preparing to send data 0x140141
[802510000] TB: Preparing to send data 0x141142
[805010000] TB: Preparing to send data 0x142143
[807510000] TB: Preparing to send data 0x143144
[810010000] TB: Preparing to send data 0x144145
[812510000] TB: Preparing to send data 0x145146
[815010000] TB: Preparing to send data 0x146147
[817510000] TB: Preparing to send data 0x147148
[820010000] TB: Preparing to send data 0x148149
[822510000] TB: Preparing to send data 0x14914a
[825010000] TB: Preparing to send data 0x14a14b
[827510000] TB: Preparing to send data 0x14b14c
[830010000] TB: Preparing to send data 0x14c14d
[832510000] TB: Preparing to send data 0x14d14e
[835010000] TB: Preparing to send data 0x14e14f
[837510000] TB: Preparing to send data 0x14f150
[840010000] TB: Preparing to send data 0x150151
[842510000] TB: Preparing to send data 0x151152
[845010000] TB: Preparing to send data 0x152153
[847510000] TB: Preparing to send data 0x153154
[850010000] TB: Preparing to send data 0x154155
[852510000] TB: Preparing to send data 0x155156
[855010000] TB: Preparing to send data 0x156157
[857510000] TB: Preparing to send data 0x157158
[860010000] TB: Preparing to send data 0x158159
[862510000] TB: Preparing to send data 0x15915a
[865010000] TB: Preparing to send data 0x15a15b
[867510000] TB: Preparing to send data 0x15b15c
[870010000] TB: Preparing to send data 0x15c15d
[872510000] TB: Preparing to send data 0x15d15e
[875010000] TB: Preparing to send data 0x15e15f
[877510000] TB: Preparing to send data 0x15f160
[880010000] TB: Preparing to send data 0x160161
[882510000] TB: Preparing to send data 0x161162
[885010000] TB: Preparing to send data 0x162163
[887510000] TB: Preparing to send data 0x163164
[890010000] TB: Preparing to send data 0x164165
[892510000] TB: Preparing to send data 0x165166
[895010000] TB: Preparing to send data 0x166167
[897510000] TB: Preparing to send data 0x167168
[900010000] TB: Preparing to send data 0x168169
[902510000] TB: Preparing to send data 0x16916a
[905010000] TB: Preparing to send data 0x16a16b
[907510000] TB: Preparing to send data 0x16b16c
[910010000] TB: Preparing to send data 0x16c16d
[912510000] TB: Preparing to send data 0x16d16e
[915010000] TB: Preparing to send data 0x16e16f
[917510000] TB: Preparing to send data 0x16f170
[920010000] TB: Preparing to send data 0x170171
[922510000] TB: Preparing to send data 0x171172
[925010000] TB: Preparing to send data 0x172173
[927510000] TB: Preparing to send data 0x173174
[930010000] TB: Preparing to send data 0x174175
[932510000] TB: Preparing to send data 0x175176
[935010000] TB: Preparing to send data 0x176177
[937510000] TB: Preparing to send data 0x177178
[940010000] TB: Preparing to send data 0x178179
[942510000] TB: Preparing to send data 0x17917a
[945010000] TB: Preparing to send data 0x17a17b
[947510000] TB: Preparing to send data 0x17b17c
[950010000] TB: Preparing to send data 0x17c17d
[952510000] TB: Preparing to send data 0x17d17e
[955010000] TB: Preparing to send data 0x17e17f
[957510000] TB: Preparing to send data 0x17f180
[960010000] TB: Preparing to send data 0x180181
[962510000] TB: Preparing to send data 0x181182
[965010000] TB: Preparing to send data 0x182183
[967510000] TB: Preparing to send data 0x183184
[970010000] TB: Preparing to send data 0x184185
[972510000] TB: Preparing to send data 0x185186
[975010000] TB: Preparing to send data 0x186187
[977510000] TB: Preparing to send data 0x187188
[980010000] TB: Preparing to send data 0x188189
[982510000] TB: Preparing to send data 0x18918a
[985010000] TB: Preparing to send data 0x18a18b
[987510000] TB: Preparing to send data 0x18b18c
[990010000] TB: Preparing to send data 0x18c18d
[992510000] TB: Preparing to send data 0x18d18e
[995010000] TB: Preparing to send data 0x18e18f
[997510000] TB: Preparing to send data 0x18f190
[1000010000] TB: Preparing to send data 0x190191
[1002510000] TB: Preparing to send data 0x191192
[1005010000] TB: Preparing to send data 0x192193
[1007510000] TB: Preparing to send data 0x193194
[1010010000] TB: Preparing to send data 0x194195
[1012510000] TB: Preparing to send data 0x195196
[1015010000] TB: Preparing to send data 0x196197
[1017510000] TB: Preparing to send data 0x197198
[1020010000] TB: Preparing to send data 0x198199
[1022510000] TB: Preparing to send data 0x19919a
[1025010000] TB: Preparing to send data 0x19a19b
[1027510000] TB: Preparing to send data 0x19b19c
[1030010000] TB: Preparing to send data 0x19c19d
[1032510000] TB: Preparing to send data 0x19d19e
[1035010000] TB: Preparing to send data 0x19e19f
[1037510000] TB: Preparing to send data 0x19f1a0
[1040010000] TB: Preparing to send data 0x1a01a1
[1042510000] TB: Preparing to send data 0x1a11a2
[1045010000] TB: Preparing to send data 0x1a21a3
[1047510000] TB: Preparing to send data 0x1a31a4
[1050010000] TB: Preparing to send data 0x1a41a5
[1052510000] TB: Preparing to send data 0x1a51a6
[1055010000] TB: Preparing to send data 0x1a61a7
[1057510000] TB: Preparing to send data 0x1a71a8
[1060010000] TB: Preparing to send data 0x1a81a9
[1062510000] TB: Preparing to send data 0x1a91aa
[1065010000] TB: Preparing to send data 0x1aa1ab
[1067510000] TB: Preparing to send data 0x1ab1ac
[1070010000] TB: Preparing to send data 0x1ac1ad
[1072510000] TB: Preparing to send data 0x1ad1ae
[1075010000] TB: Preparing to send data 0x1ae1af
[1077510000] TB: Preparing to send data 0x1af1b0
[1080010000] TB: Preparing to send data 0x1b01b1
[1082510000] TB: Preparing to send data 0x1b11b2
[1085010000] TB: Preparing to send data 0x1b21b3
[1087510000] TB: Preparing to send data 0x1b31b4
[1090010000] TB: Preparing to send data 0x1b41b5
[1092510000] TB: Preparing to send data 0x1b51b6
[1095010000] TB: Preparing to send data 0x1b61b7
[1097510000] TB: Preparing to send data 0x1b71b8
[1100010000] TB: Preparing to send data 0x1b81b9
[1102510000] TB: Preparing to send data 0x1b91ba
[1105010000] TB: Preparing to send data 0x1ba1bb
[1107510000] TB: Preparing to send data 0x1bb1bc
[1110010000] TB: Preparing to send data 0x1bc1bd
[1112510000] TB: Preparing to send data 0x1bd1be
[1115010000] TB: Preparing to send data 0x1be1bf
[1117510000] TB: Preparing to send data 0x1bf1c0
[1120010000] TB: Preparing to send data 0x1c01c1
[1122510000] TB: Preparing to send data 0x1c11c2
[1125010000] TB: Preparing to send data 0x1c21c3
[1127510000] TB: Preparing to send data 0x1c31c4
[1130010000] TB: Preparing to send data 0x1c41c5
[1132510000] TB: Preparing to send data 0x1c51c6
[1135010000] TB: Preparing to send data 0x1c61c7
[1137510000] TB: Preparing to send data 0x1c71c8
[1140010000] TB: Preparing to send data 0x1c81c9
[1142510000] TB: Preparing to send data 0x1c91ca
[1145010000] TB: Preparing to send data 0x1ca1cb
[1147510000] TB: Preparing to send data 0x1cb1cc
[1150010000] TB: Preparing to send data 0x1cc1cd
[1152510000] TB: Preparing to send data 0x1cd1ce
[1155010000] TB: Preparing to send data 0x1ce1cf
[1157510000] TB: Preparing to send data 0x1cf1d0
[1160010000] TB: Preparing to send data 0x1d01d1
[1162510000] TB: Preparing to send data 0x1d11d2
[1165010000] TB: Preparing to send data 0x1d21d3
[1167510000] TB: Preparing to send data 0x1d31d4
[1170010000] TB: Preparing to send data 0x1d41d5
[1172510000] TB: Preparing to send data 0x1d51d6
[1175010000] TB: Preparing to send data 0x1d61d7
[1177510000] TB: Preparing to send data 0x1d71d8
[1180010000] TB: Preparing to send data 0x1d81d9
[1182510000] TB: Preparing to send data 0x1d91da
[1185010000] TB: Preparing to send data 0x1da1db
[1187510000] TB: Preparing to send data 0x1db1dc
[1190010000] TB: Preparing to send data 0x1dc1dd
[1192510000] TB: Preparing to send data 0x1dd1de
[1195010000] TB: Preparing to send data 0x1de1df
[1197510000] TB: Preparing to send data 0x1df1e0
[1200010000] TB: Preparing to send data 0x1e01e1
[1202510000] TB: Preparing to send data 0x1e11e2
[1205010000] TB: Preparing to send data 0x1e21e3
[1207510000] TB: Preparing to send data 0x1e31e4
[1210010000] TB: Preparing to send data 0x1e41e5
[1212510000] TB: Preparing to send data 0x1e51e6
[1215010000] TB: Preparing to send data 0x1e61e7
[1217510000] TB: Preparing to send data 0x1e71e8
[1220010000] TB: Preparing to send data 0x1e81e9
[1222510000] TB: Preparing to send data 0x1e91ea
[1225010000] TB: Preparing to send data 0x1ea1eb
[1227510000] TB: Preparing to send data 0x1eb1ec
[1230010000] TB: Preparing to send data 0x1ec1ed
[1232510000] TB: Preparing to send data 0x1ed1ee
[1235010000] TB: Preparing to send data 0x1ee1ef
[1237510000] TB: Preparing to send data 0x1ef1f0
[1240010000] TB: Preparing to send data 0x1f01f1
[1242510000] TB: Preparing to send data 0x1f11f2
[1245010000] TB: Preparing to send data 0x1f21f3
[1247510000] TB: Preparing to send data 0x1f31f4
[1250010000] TB: Preparing to send data 0x1f41f5
[1252510000] TB: Preparing to send data 0x1f51f6
[1255010000] TB: Preparing to send data 0x1f61f7
[1257510000] TB: Preparing to send data 0x1f71f8
[1260010000] TB: Preparing to send data 0x1f81f9
[1262510000] TB: Preparing to send data 0x1f91fa
[1265010000] TB: Preparing to send data 0x1fa1fb
[1267510000] TB: Preparing to send data 0x1fb1fc
[1270010000] TB: Preparing to send data 0x1fc1fd
[1272510000] TB: Preparing to send data 0x1fd1fe
[1275010000] TB: Preparing to send data 0x1fe1ff
[1277510000] TB: Preparing to send data 0x1ff200
[1280010000] TB: Preparing to send data 0x200201
[1282510000] TB: Preparing to send data 0x201202
[1285010000] TB: Preparing to send data 0x202203
[1287510000] TB: Preparing to send data 0x203204
[1290010000] TB: Preparing to send data 0x204205
[1292510000] TB: Preparing to send data 0x205206
[1295010000] TB: Preparing to send data 0x206207
[1297510000] TB: Preparing to send data 0x207208
[1300010000] TB: Preparing to send data 0x208209
[1302510000] TB: Preparing to send data 0x20920a
[1305010000] TB: Preparing to send data 0x20a20b
[1307510000] TB: Preparing to send data 0x20b20c
[1310010000] TB: Preparing to send data 0x20c20d
[1312510000] TB: Preparing to send data 0x20d20e
[1315010000] TB: Preparing to send data 0x20e20f
[1317510000] TB: Preparing to send data 0x20f210
[1320010000] TB: Preparing to send data 0x210211
[1322510000] TB: Preparing to send data 0x211212
[1325010000] TB: Preparing to send data 0x212213
[1327510000] TB: Preparing to send data 0x213214
[1330010000] TB: Preparing to send data 0x214215
[1332510000] TB: Preparing to send data 0x215216
[1335010000] TB: Preparing to send data 0x216217
[1337510000] TB: Preparing to send data 0x217218
[1340010000] TB: Preparing to send data 0x218219
[1342510000] TB: Preparing to send data 0x21921a
[1345010000] TB: Preparing to send data 0x21a21b
[1347510000] TB: Preparing to send data 0x21b21c
[1350010000] TB: Preparing to send data 0x21c21d
[1352510000] TB: Preparing to send data 0x21d21e
[1355010000] TB: Preparing to send data 0x21e21f
[1357510000] TB: Preparing to send data 0x21f220
[1360010000] TB: Preparing to send data 0x220221
[1362510000] TB: Preparing to send data 0x221222
[1365010000] TB: Preparing to send data 0x222223
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/tinyriscv_soc_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 11 12:20:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
[Thu Sep 11 12:20:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst_ext_i'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_ext_i'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'halted_ind'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'halted_ind'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TCK'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TCK'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TMS'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TMS'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDI'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDI'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDO'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDO'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'jtag_TCK'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:100]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:104]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'eth_tx_ctl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_tx_ctl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txc'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txc'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_125m'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_125m'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2288.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 11 instances

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 12:54:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[35]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[33]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[31]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[30]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[29]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[27]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[32]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[26]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2437.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 519 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst_ext_i'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_ext_i'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'halted_ind'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'halted_ind'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx_pin'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TCK'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TCK'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TMS'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TMS'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDI'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDI'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDO'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jtag_TDO'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'jtag_TCK'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vcc3v3[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:100]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:104]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'eth_tx_ctl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_tx_ctl'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txc'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txc'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_125m'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_125m'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "LOCAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v:61]
[Thu Sep 11 13:11:22 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2438.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/tinyriscv_soc_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 13:32:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 13:33:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 13:34:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v w ]
add_files -fileset sim_1 C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
set_property top tb_fpga_sipo_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fpga_sipo_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'gpio' is not permitted [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:51]
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'gpio' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:51]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'i2c_scl' is not permitted [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:60]
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'i2c_scl' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:60]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'i2c_sda' is not permitted [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:61]
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'i2c_sda' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2452.637 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fpga_sipo_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_valid_in' on this module [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:76]
ERROR: [VRFC 10-3180] cannot find port 'serial_data_in' on this module [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v:75]
ERROR: [VRFC 10-8530] module 'rom(DP=8192)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v:28]
ERROR: [VRFC 10-8530] module 'ADC_UDP_top(ADC_CHANEL=2)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:3]
ERROR: [VRFC 10-8530] module 'jtag_top_default' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v:28]
ERROR: [VRFC 10-8530] module 'rib(SLAVE_NUM=8)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v:43]
ERROR: [VRFC 10-8530] module 'gen_ticks_sync(DW=1)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v:26]
ERROR: [VRFC 10-8530] module 'gpr_reg_default' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v:28]
ERROR: [VRFC 10-8530] module 'gen_ram(DP=8192)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v:28]
ERROR: [VRFC 10-8530] module 'vld_rdy_default' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v:26]
ERROR: [VRFC 10-8530] module 'SPI_Master(CLKS_PER_HALF_BIT=4)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v:41]
ERROR: [VRFC 10-8530] module 'adc_core(ADC_WIDTH=12,ADC_CHANEL=2)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v:22]
ERROR: [VRFC 10-8530] module 'rib_wr(ADC_CHANEL=2)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v:23]
ERROR: [VRFC 10-8530] module 'udp_core(ADC_WIDTH=12,ADC_CHANEL=2)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v:1]
ERROR: [VRFC 10-8530] module 'Baseline_Volt_Cal(ADC_WIDTH=12,ADC_CHANEL=2)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v:13]
ERROR: [VRFC 10-8530] module 'jtag_driver_default' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v:26]
ERROR: [VRFC 10-8530] module 'jtag_dm_default' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v:30]
ERROR: [VRFC 10-8530] module 'gen_en_dff(DW=19)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v:133]
ERROR: [VRFC 10-8530] module 'prim_fifo_async(Depth=64)' is ignored due to previous errors [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v:7]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fpga_sipo_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.fpga_sipo_test
Compiling module xil_defaultlib.tb_fpga_sipo_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fpga_sipo_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fpga_sipo_test_behav -key {Behavioral:sim_1:Functional:tb_fpga_sipo_test} -tclbatch {tb_fpga_sipo_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fpga_sipo_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
==========================================
FPGA SIPO Converter Testbench Starting...
Time:                    0
==========================================
Instruction memory loaded successfully
[10000] MON: LED status changed: 0xx -> 0x1
[300000] Reset released

[300000] Test 1: Normal data conversion (0xA5A5A5)
[370000] MON: data_valid_in=1, serial_data_in=1
[370000] MON: LED status changed: 0x1 -> 0x2
[850000] MON: LED status changed: 0x2 -> 0x3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fpga_sipo_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2459.988 ; gain = 7.352
run all
[50400000] Test 1 FAILED - LEDs: 0x3 (expected: 0x7)

[60400000] Test 2: Second test
[110500000] Test 2 FAILED - LEDs: 0x3 (expected: 0x7)

[110500000] Test 3: Rapid consecutive tests
[160600000] Test iteration - LEDs: 0x3
[210700000] Test iteration - LEDs: 0x3
[260800000] Test iteration - LEDs: 0x3

[260800000] Test 4: Reset during operation
[270910000] MON: LED status changed: 0x3 -> 0x1
[271100000] Reset applied during transmission

==========================================
All tests completed at time            281100000
Final LED status: 0x1
==========================================
$finish called at time : 282100 ns : File "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" Line 183
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_ready_out' is not allowed [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:445]
WARNING: [VRFC 10-3380] identifier 'ADC_WIDTH' is used before its declaration [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2460.242 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2460.242 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.fpga_sipo_test
Compiling module xil_defaultlib.tb_fpga_sipo_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fpga_sipo_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
==========================================
FPGA SIPO Converter Testbench Starting...
Time:                    0
==========================================
Instruction memory loaded successfully
[10000] MON: LED status changed: 0xx -> 0x1
[300000] Reset released

[300000] Test 1: Normal data conversion (0xA5A5A5)
[370000] MON: data_valid_in=1, serial_data_in=1
[370000] MON: LED status changed: 0x1 -> 0x2
[850000] MON: data_ready_out pulse detected
[850000] MON: LED status changed: 0x2 -> 0x3
[890000] MON: LED status changed: 0x3 -> 0x7
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2460.242 ; gain = 0.000
run all
[50400000] Test 1 PASSED - LEDs: 0x7

[60400000] Test 2: Second test
[60490000] MON: LED status changed: 0x7 -> 0x1
[110500000] Test 2 FAILED - LEDs: 0x1 (expected: 0x7)

[110500000] Test 3: Rapid consecutive tests
[110570000] MON: data_valid_in=1, serial_data_in=1
[110570000] MON: LED status changed: 0x1 -> 0x2
[111050000] MON: data_ready_out pulse detected
[111050000] MON: LED status changed: 0x2 -> 0x3
[111090000] MON: LED status changed: 0x3 -> 0x7
[160600000] Test iteration - LEDs: 0x7
[160690000] MON: LED status changed: 0x7 -> 0x1
[210700000] Test iteration - LEDs: 0x1
[210770000] MON: data_valid_in=1, serial_data_in=1
[210770000] MON: LED status changed: 0x1 -> 0x2
[211250000] MON: data_ready_out pulse detected
[211250000] MON: LED status changed: 0x2 -> 0x3
[211290000] MON: LED status changed: 0x3 -> 0x7
[260800000] Test iteration - LEDs: 0x7

[260800000] Test 4: Reset during operation
[260890000] MON: LED status changed: 0x7 -> 0x1
[271100000] Reset applied during transmission

==========================================
All tests completed at time            281100000
Final LED status: 0x1
==========================================
$finish called at time : 282100 ns : File "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" Line 183
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 13:55:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2472.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:100]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:104]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:104]
CRITICAL WARNING: [Common 17-69] Command failed: 'R15' is not a valid site or package pin name. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:133]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port leds[0] can not be placed on PACKAGE_PIN N20 because the PACKAGE_PIN is occupied by port halted_ind [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:135]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal leds[1] cannot be placed on M20 (IOB_X0Y113) because the pad is already occupied by terminal gpio[0] possibly due to user constraint [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:138]
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
launch_runs impl_1 -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2489.887 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.887 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2489.887 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2489.887 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.887 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2489.887 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2489.887 ; gain = 0.000
[Thu Sep 11 14:04:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\ifu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\idu_exu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\core\pipe_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\crc32_d8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\perips\ADC_UDP_TOP\rgmii_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\utils\gen_dff.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.887 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.887 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2489.887 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2489.887 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.887 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2489.887 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2489.887 ; gain = 0.000
[Thu Sep 11 14:08:12 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2490.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 816 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2592.840 ; gain = 2.793
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3179.484 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3179.484 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 3179.484 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3179.484 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 3179.484 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 3179.484 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 3179.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3179.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3261.168 ; gain = 771.281
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Sep 11 14:13:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
[Thu Sep 11 14:13:40 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 14:15:24 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Sep 11 14:17:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 11 14:22:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
current_design synth_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3616.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:82]
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3650.375 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.375 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3650.375 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3650.375 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.375 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3650.375 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3650.375 ; gain = 0.000
[Thu Sep 11 14:42:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.375 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.375 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3650.375 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3650.375 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3650.375 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3650.375 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3650.375 ; gain = 0.000
[Thu Sep 11 14:45:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_ready_out' is not allowed [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:445]
WARNING: [VRFC 10-3380] identifier 'ADC_WIDTH' is used before its declaration [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3651.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3651.340 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.fpga_sipo_test
Compiling module xil_defaultlib.tb_fpga_sipo_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fpga_sipo_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3651.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_ready_out' is not allowed [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:445]
WARNING: [VRFC 10-3380] identifier 'ADC_WIDTH' is used before its declaration [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3651.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3651.340 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.fpga_sipo_test
Compiling module xil_defaultlib.tb_fpga_sipo_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fpga_sipo_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3651.340 ; gain = 0.000
run all
==========================================
FPGA SIPO Converter Testbench Starting...
Time:                    0
==========================================
Instruction memory loaded successfully
[10000] MON: LED status changed: 0xx -> 0x1
[300000] Reset released

[300000] Test 1: Normal data conversion (0xA5A5A5)
[370000] MON: data_valid_in=1, serial_data_in=1
[370000] MON: LED status changed: 0x1 -> 0x2
[850000] MON: data_ready_out pulse detected
[850000] MON: LED status changed: 0x2 -> 0x3
[890000] MON: LED status changed: 0x3 -> 0x8
[50400000] Test 1 FAILED - LEDs: 0x8 (expected: 0x7)

[60400000] Test 2: Second test
[60490000] MON: LED status changed: 0x8 -> 0x1
[110500000] Test 2 FAILED - LEDs: 0x1 (expected: 0x7)

[110500000] Test 3: Rapid consecutive tests
[110570000] MON: data_valid_in=1, serial_data_in=1
[110570000] MON: LED status changed: 0x1 -> 0x2
[111050000] MON: data_ready_out pulse detected
[111050000] MON: LED status changed: 0x2 -> 0x3
[111090000] MON: LED status changed: 0x3 -> 0x8
[160600000] Test iteration - LEDs: 0x8
[160690000] MON: LED status changed: 0x8 -> 0x1
[210700000] Test iteration - LEDs: 0x1
[210770000] MON: data_valid_in=1, serial_data_in=1
[210770000] MON: LED status changed: 0x1 -> 0x2
[211250000] MON: data_ready_out pulse detected
[211250000] MON: LED status changed: 0x2 -> 0x3
[211290000] MON: LED status changed: 0x3 -> 0x8
[260800000] Test iteration - LEDs: 0x8

[260800000] Test 4: Reset during operation
[260890000] MON: LED status changed: 0x8 -> 0x1
[271100000] Reset applied during transmission

==========================================
All tests completed at time            281100000
Final LED status: 0x1
==========================================
$finish called at time : 282100 ns : File "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" Line 183
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_ready_out' is not allowed [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:445]
WARNING: [VRFC 10-3380] identifier 'ADC_WIDTH' is used before its declaration [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3652.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3652.027 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.fpga_sipo_test
Compiling module xil_defaultlib.tb_fpga_sipo_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fpga_sipo_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3652.027 ; gain = 0.000
run all
==========================================
FPGA SIPO Converter Testbench Starting...
Time:                    0
==========================================
Instruction memory loaded successfully
[10000] MON: LED status changed: 0xx -> 0x1
[2100000] Reset released

[2100000] Test 1: Normal data conversion (0xA5A5A5)
[2170000] MON: data_valid_in=1, serial_data_in=1
[2170000] MON: LED status changed: 0x1 -> 0x2
[2650000] MON: data_ready_out pulse detected
[2650000] MON: LED status changed: 0x2 -> 0x3
[2690000] MON: LED status changed: 0x3 -> 0x8
[52200000] Test 1 FAILED - LEDs: 0x8 (expected: 0x7)

[62200000] Test 2: Second test
[62290000] MON: LED status changed: 0x8 -> 0x1
[112300000] Test 2 FAILED - LEDs: 0x1 (expected: 0x7)

[112300000] Test 3: Rapid consecutive tests
[112370000] MON: data_valid_in=1, serial_data_in=1
[112370000] MON: LED status changed: 0x1 -> 0x2
[112850000] MON: data_ready_out pulse detected
[112850000] MON: LED status changed: 0x2 -> 0x3
[112890000] MON: LED status changed: 0x3 -> 0x8
[162400000] Test iteration - LEDs: 0x8
[162490000] MON: LED status changed: 0x8 -> 0x1
[212500000] Test iteration - LEDs: 0x1
[212570000] MON: data_valid_in=1, serial_data_in=1
[212570000] MON: LED status changed: 0x1 -> 0x2
[213050000] MON: data_ready_out pulse detected
[213050000] MON: LED status changed: 0x2 -> 0x3
[213090000] MON: LED status changed: 0x3 -> 0x8
[262600000] Test iteration - LEDs: 0x8

[262600000] Test 4: Reset during operation
[262690000] MON: LED status changed: 0x8 -> 0x1
[272900000] Reset applied during transmission

==========================================
All tests completed at time            282900000
Final LED status: 0x1
==========================================
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3652.332 ; gain = 0.305
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3661.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:82]
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Sep 11 15:27:22 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
[Thu Sep 11 15:27:22 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 15:27:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 12
[Thu Sep 11 15:27:56 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Sep 11 15:29:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
reset_run impl_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3672.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:82]
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3672.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances

delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sim_1\new\test_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.srcs\sources_1\imports\rtl\sys_bus\rib.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3672.453 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3672.453 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3672.453 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3672.453 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3672.453 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3672.453 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3672.453 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
[Thu Sep 11 15:30:24 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3672.453 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object spi_0/dbg_spi_csn was not found in the design.
WARNING: Simulation object spi_0/dbg_spi_miso was not found in the design.
WARNING: Simulation object spi_0/dbg_spi_mosi was not found in the design.
WARNING: Simulation object spi_0/dbg_spi_sck was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {expected_data} {parallel_data_out} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn} {tinyriscv_soc_top_0/spi_0/dbg_spi_miso} {tinyriscv_soc_top_0/spi_0/dbg_spi_mosi} {tinyriscv_soc_top_0/spi_0/dbg_spi_sck} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:36:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:36:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:36:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:36:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:36:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:36:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2025-Sep-11 15:36:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2025-Sep-11 15:36:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:37:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:37:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:37:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:37:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:37:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:37:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2025-Sep-11 15:38:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2025-Sep-11 15:38:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:38:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:38:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/utils_1/imports/synth_1/tinyriscv_soc_top.dcp with file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/fpga_sipo_test.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Sep 11 15:42:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4688.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[0]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_csn[1]'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_miso'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_mosi'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'spi_0/dbg_spi_sck'. [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc:82]
Finished Parsing XDC File [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*adc_data_1*" ]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/adc_data_1[0]} {tinyriscv_soc_top_0/adc_data_1[1]} {tinyriscv_soc_top_0/adc_data_1[2]} {tinyriscv_soc_top_0/adc_data_1[3]} {tinyriscv_soc_top_0/adc_data_1[4]} {tinyriscv_soc_top_0/adc_data_1[5]} {tinyriscv_soc_top_0/adc_data_1[6]} {tinyriscv_soc_top_0/adc_data_1[7]} {tinyriscv_soc_top_0/adc_data_1[8]} {tinyriscv_soc_top_0/adc_data_1[9]} {tinyriscv_soc_top_0/adc_data_1[10]} {tinyriscv_soc_top_0/adc_data_1[11]} {tinyriscv_soc_top_0/adc_data_1[12]} {tinyriscv_soc_top_0/adc_data_1[13]} {tinyriscv_soc_top_0/adc_data_1[14]} {tinyriscv_soc_top_0/adc_data_1[15]} {tinyriscv_soc_top_0/adc_data_1[16]} {tinyriscv_soc_top_0/adc_data_1[17]} {tinyriscv_soc_top_0/adc_data_1[18]} {tinyriscv_soc_top_0/adc_data_1[19]} {tinyriscv_soc_top_0/adc_data_1[20]} {tinyriscv_soc_top_0/adc_data_1[21]} {tinyriscv_soc_top_0/adc_data_1[22]} {tinyriscv_soc_top_0/adc_data_1[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cfg_udp_tx_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tinyriscv_soc_top_0/u_ADC_UDP_top_inst/ctrl_udp_tx_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list tinyriscv_soc_top_0/data_ready_out_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
launch_runs impl_1 -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4688.410 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.410 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4688.410 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4688.410 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.410 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4688.410 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4688.410 ; gain = 0.000
[Thu Sep 11 15:48:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Sep 11 15:51:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {tinyriscv_soc_top_0/adc_data_1} {tinyriscv_soc_top_0/data_ready_out_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:53:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:53:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:54:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:54:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-11 15:54:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-11 15:54:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fpga_sipo_test_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_UDP_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baseline_Volt_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_sipo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prim_flop_2sync_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
WARNING: [VRFC 10-3380] identifier 'ADC_WIDTH' is used before its declaration [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpga_sipo_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4688.410 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fpga_sipo_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_sipo_test_behav xil_defaultlib.tb_fpga_sipo_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rec_ADC_data' [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v:476]
WARNING: [VRFC 10-5021] port 'rec_data_fifo' is not connected on this instance [C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_rst_0_dff(DW=1)
Compiling module xil_defaultlib.gen_ticks_sync(DW=1)
Compiling module xil_defaultlib.rst_ctrl
Compiling module xil_defaultlib.gen_en_dff
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.pipe_ctrl
Compiling module xil_defaultlib.gen_en_dffnr
Compiling module xil_defaultlib.gpr_reg_default
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.ifu_idu
Compiling module xil_defaultlib.idu
Compiling module xil_defaultlib.gen_en_dff(DW=19)
Compiling module xil_defaultlib.gen_en_dff(DW=5)
Compiling module xil_defaultlib.gen_en_dff(DW=1)
Compiling module xil_defaultlib.idu_exu
Compiling module xil_defaultlib.exu_dispatch
Compiling module xil_defaultlib.exu_alu_datapath
Compiling module xil_defaultlib.exu_mem
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.exu_muldiv
Compiling module xil_defaultlib.exu_commit
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv_core
Compiling module xil_defaultlib.gen_ram(DP=8192)
Compiling module xil_defaultlib.vld_rdy_default
Compiling module xil_defaultlib.rom(DP=8192)
Compiling module xil_defaultlib.gen_ram(DP=4096)
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_controller
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.spi_wrapper
Compiling module xil_defaultlib.sipo_converter
Compiling module xil_defaultlib.top_ctrl
Compiling module xil_defaultlib.reset_generator
Compiling module xil_defaultlib.prim_flop_v(Width=7)
Compiling module xil_defaultlib.prim_flop_2sync_v(Width=7)
Compiling module xil_defaultlib.prim_fifo_async(Depth=64)
Compiling module xil_defaultlib.adc_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.rib_wr(ADC_CHANEL=2)
Compiling module xil_defaultlib.rgmii_tx
Compiling module xil_defaultlib.udp_tx(ADC_CHANEL=2)
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.udp(ADC_CHANEL=2)
Compiling module xil_defaultlib.udp_core(ADC_WIDTH=12,ADC_CHANEL...
Compiling module xil_defaultlib.Baseline_Volt_Cal(ADC_WIDTH=12,A...
Compiling module xil_defaultlib.ADC_UDP_top(ADC_CHANEL=2)
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.rib(SLAVE_NUM=8)
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.fpga_sipo_test
Compiling module xil_defaultlib.tb_fpga_sipo_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fpga_sipo_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
