// Seed: 319416939
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output wand id_4
);
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2,
    output logic id_3,
    output wire  id_4,
    input  logic id_5,
    input  tri   id_6
);
  logic [7:0] id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_17 = id_8[1];
  wire id_20;
  always id_3 <= id_5;
  module_0(
      id_2, id_1, id_0, id_0, id_4
  );
endmodule
