# UART to AXI Master
This IP provides UART to AXI4-Lite Master bridge interface. You can access AXI4-Lite bus by UART.<br>
uart_axi.py is a sample code of UART Write/Read by python.<br>
Related book (Japanese) is available from ... <br>
<br>
UART Write/Read sequence as follows.
<img width="741" height="675" alt="image" src="https://github.com/user-attachments/assets/aae52f78-34cc-43e0-894e-72e0448bc2dc" />
<img width="833" height="601" alt="image" src="https://github.com/user-attachments/assets/50983676-cc14-49da-9f36-3fbdfb82ae9d" />
