WARNING: [v++ 60-1495] Deprecated parameter found: compiler.userPostSysLinkTcl. Please use this replacement parameter instead: compiler.userPostDebugProfileOverlayTcl
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
	Log files: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
INFO: [v++ 60-1548] Creating build summary session with primary output /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.xclbin.link_summary, at Wed Nov 29 11:57:52 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Nov 29 11:57:52 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_network_guidance.html', at Wed Nov 29 11:57:53 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:58:10] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/yuzhuyu/u55c/u55c_bil_mem_align_2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network_krnl.xo --xo /home/yuzhuyu/u55c/u55c_bil_mem_align_2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/hls_bil_krnl.xo --xo /home/yuzhuyu/u55c/u55c_bil_mem_align_2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/cmac_krnl.xo -keep --config /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Nov 29 11:58:11 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/yuzhuyu/u55c/u55c_bil_mem_align_2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network_krnl.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/yuzhuyu/u55c/u55c_bil_mem_align_2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/hls_bil_krnl.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/yuzhuyu/u55c/u55c_bil_mem_align_2/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/cmac_krnl.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:58:21] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/ethz_ch_kernel_network_krnl_1_0,network_krnl -ip /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/ethz_ch_kernel_cmac_krnl_1_0,cmac_krnl -ip /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/xilinx_com_hls_hls_bil_krnl_1_0,hls_bil_krnl -o /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:58:30] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.766 ; gain = 0.000 ; free physical = 252311 ; free virtual = 354657
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:58:30] cfgen started: /tools/Xilinx/Vitis/2022.1/bin/cfgen  -sc network_krnl_1.m_axis_udp_rx:hls_bil_krnl_1.s_axis_udp_rx -sc network_krnl_1.m_axis_udp_rx_meta:hls_bil_krnl_1.s_axis_udp_rx_meta -sc network_krnl_1.m_axis_tcp_port_status:hls_bil_krnl_1.s_axis_tcp_port_status -sc network_krnl_1.m_axis_tcp_open_status:hls_bil_krnl_1.s_axis_tcp_open_status -sc network_krnl_1.m_axis_tcp_notification:hls_bil_krnl_1.s_axis_tcp_notification -sc network_krnl_1.m_axis_tcp_rx_meta:hls_bil_krnl_1.s_axis_tcp_rx_meta -sc network_krnl_1.m_axis_tcp_rx_data:hls_bil_krnl_1.s_axis_tcp_rx_data -sc network_krnl_1.m_axis_tcp_tx_status:hls_bil_krnl_1.s_axis_tcp_tx_status -sc hls_bil_krnl_1.m_axis_udp_tx:network_krnl_1.s_axis_udp_tx -sc hls_bil_krnl_1.m_axis_udp_tx_meta:network_krnl_1.s_axis_udp_tx_meta -sc hls_bil_krnl_1.m_axis_tcp_listen_port:network_krnl_1.s_axis_tcp_listen_port -sc hls_bil_krnl_1.m_axis_tcp_open_connection:network_krnl_1.s_axis_tcp_open_connection -sc hls_bil_krnl_1.m_axis_tcp_close_connection:network_krnl_1.s_axis_tcp_close_connection -sc hls_bil_krnl_1.m_axis_tcp_read_pkg:network_krnl_1.s_axis_tcp_read_pkg -sc hls_bil_krnl_1.m_axis_tcp_tx_meta:network_krnl_1.s_axis_tcp_tx_meta -sc hls_bil_krnl_1.m_axis_tcp_tx_data:network_krnl_1.s_axis_tcp_tx_data -sc cmac_krnl_1.axis_net_rx:network_krnl_1.axis_net_rx -sc network_krnl_1.axis_net_tx:cmac_krnl_1.axis_net_tx -slr cmac_krnl_1:SLR1 -sp network_krnl_1.m00_axi:HBM[15] -sp network_krnl_1.m01_axi:HBM[15] -dmclkid 0 -r /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: cmac_krnl, num: 1  {cmac_krnl_1}
INFO: [CFGEN 83-0]   kernel: hls_bil_krnl, num: 1  {hls_bil_krnl_1}
INFO: [CFGEN 83-0]   kernel: network_krnl, num: 1  {network_krnl_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: network_krnl_1, k_port: m00_axi, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: network_krnl_1, k_port: m01_axi, sptag: HBM[15]
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_udp_rx => hls_bil_krnl_1.s_axis_udp_rx
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_udp_rx_meta => hls_bil_krnl_1.s_axis_udp_rx_meta
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_tcp_port_status => hls_bil_krnl_1.s_axis_tcp_port_status
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_tcp_open_status => hls_bil_krnl_1.s_axis_tcp_open_status
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_tcp_notification => hls_bil_krnl_1.s_axis_tcp_notification
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_tcp_rx_meta => hls_bil_krnl_1.s_axis_tcp_rx_meta
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_tcp_rx_data => hls_bil_krnl_1.s_axis_tcp_rx_data
INFO: [CFGEN 83-0]   network_krnl_1.m_axis_tcp_tx_status => hls_bil_krnl_1.s_axis_tcp_tx_status
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_udp_tx => network_krnl_1.s_axis_udp_tx
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_udp_tx_meta => network_krnl_1.s_axis_udp_tx_meta
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_tcp_listen_port => network_krnl_1.s_axis_tcp_listen_port
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_tcp_open_connection => network_krnl_1.s_axis_tcp_open_connection
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_tcp_close_connection => network_krnl_1.s_axis_tcp_close_connection
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_tcp_read_pkg => network_krnl_1.s_axis_tcp_read_pkg
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_tcp_tx_meta => network_krnl_1.s_axis_tcp_tx_meta
INFO: [CFGEN 83-0]   hls_bil_krnl_1.m_axis_tcp_tx_data => network_krnl_1.s_axis_tcp_tx_data
INFO: [CFGEN 83-0]   cmac_krnl_1.axis_net_rx => network_krnl_1.axis_net_rx
INFO: [CFGEN 83-0]   network_krnl_1.axis_net_tx => cmac_krnl_1.axis_net_tx
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: cmac_krnl_1, SLR: SLR1
INFO: [SYSTEM_LINK 82-37] [11:58:38] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.766 ; gain = 0.000 ; free physical = 252113 ; free virtual = 354458
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:58:38] cf2bd started: /tools/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link --output_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:58:48] cf2bd finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.766 ; gain = 0.000 ; free physical = 251778 ; free virtual = 354129
INFO: [v++ 60-1441] [11:58:48] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 251836 ; free virtual = 354187
INFO: [v++ 60-1443] [11:58:48] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [11:58:59] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 251484 ; free virtual = 353835
INFO: [v++ 60-1443] [11:59:00] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [11:59:00] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 251424 ; free virtual = 353775
INFO: [v++ 60-1443] [11:59:00] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 --kernel_frequency 200 --remote_ip_cache /home/yuzhuyu/u55c/u55c_bil_mem_align_2/.ipcache -s --dk chipscope:network_krnl_1:m_axis_tcp_open_status --dk chipscope:network_krnl_1:s_axis_tcp_tx_meta --dk chipscope:network_krnl_1:m_axis_tcp_tx_status --dk chipscope:network_krnl_1:s_axis_tcp_open_connection --dk chipscope:network_krnl_1:s_axis_tcp_tx_data --dk chipscope:network_krnl_1:m_axis_tcp_port_status --dk chipscope:network_krnl_1:m_axis_tcp_notification --dk chipscope:network_krnl_1:m_axis_tcp_rx_meta --dk chipscope:network_krnl_1:s_axis_tcp_read_pkg --dk chipscope:network_krnl_1:s_axis_tcp_listen_port --dk chipscope:network_krnl_1:m_axis_tcp_rx_data --output_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/ethz_ch_kernel_cmac_krnl_1_0 --iprepo /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_hls_bil_krnl_1_0 --iprepo /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/ethz_ch_kernel_network_krnl_1_0 --messageDb /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat'.
WARNING: [VPL 60-1495] Deprecated parameter found: compiler.userPostSysLinkTcl. Please use this replacement parameter instead: compiler.userPostDebugProfileOverlayTcl
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform
[11:59:16] Run vpl: Step create_project: Started
Creating Vivado project.
[11:59:20] Run vpl: Step create_project: Completed
[11:59:20] Run vpl: Step create_bd: Started
[11:59:53] Run vpl: Step create_bd: Completed
[11:59:53] Run vpl: Step update_bd: Started
[12:00:27] Run vpl: Step update_bd: Completed
[12:00:27] Run vpl: Step generate_target: Started
[12:01:44] Run vpl: Step generate_target: RUNNING...
[12:03:03] Run vpl: Step generate_target: RUNNING...
[12:03:03] Run vpl: Step generate_target: Completed
[12:03:03] Run vpl: Step config_hw_runs: Started
[12:03:10] Run vpl: Step config_hw_runs: Completed
[12:03:10] Run vpl: Step synth: Started
[12:03:43] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:04:15] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:04:46] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:05:18] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:05:49] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:06:21] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:06:52] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:07:24] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:07:55] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:08:27] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:08:58] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[12:09:30] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:10:01] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:10:33] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:11:04] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:11:36] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:12:07] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:12:39] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:13:11] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:13:42] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:14:14] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:14:45] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:15:17] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:15:49] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:16:20] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:16:52] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:17:23] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:17:55] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:18:26] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:18:58] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:19:30] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:20:01] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:20:33] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:21:05] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:21:36] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:22:08] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:22:39] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:23:11] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:23:43] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:24:14] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:24:46] Top-level synthesis in progress.
[12:25:16] Top-level synthesis in progress.
[12:25:47] Top-level synthesis in progress.
[12:26:15] Run vpl: Step synth: Completed
[12:26:15] Run vpl: Step impl: Started
[12:40:26] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 41m 24s 

[12:40:26] Starting logic optimization..
[12:40:26] Phase 1 Generate And Synthesize Debug Cores
[12:44:07] Phase 2 Retarget
[12:44:38] Phase 3 Constant propagation
[12:44:38] Phase 4 Sweep
[12:46:13] Phase 5 BUFG optimization
[12:46:13] Phase 6 Shift Register Optimization
[12:46:13] Phase 7 Post Processing Netlist
[12:48:50] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 24s 

[12:48:50] Starting logic placement..
[12:49:53] Phase 1 Placer Initialization
[12:49:53] Phase 1.1 Placer Initialization Netlist Sorting
[12:53:02] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:54:37] Phase 1.3 Build Placer Netlist Model
[12:57:47] Phase 1.4 Constrain Clocks/Macros
[12:58:18] Phase 2 Global Placement
[12:58:18] Phase 2.1 Floorplanning
[12:59:53] Phase 2.1.1 Partition Driven Placement
[12:59:53] Phase 2.1.1.1 PBP: Partition Driven Placement
[13:01:59] Phase 2.1.1.2 PBP: Clock Region Placement
[13:03:34] Phase 2.1.1.3 PBP: Discrete Incremental
[13:03:34] Phase 2.1.1.4 PBP: Compute Congestion
[13:03:34] Phase 2.1.1.5 PBP: Macro Placement
[13:04:06] Phase 2.1.1.6 PBP: UpdateTiming
[13:04:37] Phase 2.1.1.7 PBP: Add part constraints
[13:04:37] Phase 2.2 Physical Synthesis After Floorplan
[13:05:10] Phase 2.3 Update Timing before SLR Path Opt
[13:05:10] Phase 2.4 Post-Processing in Floorplanning
[13:05:10] Phase 2.5 Global Placement Core
[13:18:21] Phase 2.5.1 Physical Synthesis In Placer
[13:21:31] Phase 3 Detail Placement
[13:22:03] Phase 3.1 Commit Multi Column Macros
[13:22:03] Phase 3.2 Commit Most Macros & LUTRAMs
[13:24:10] Phase 3.3 Small Shape DP
[13:24:10] Phase 3.3.1 Small Shape Clustering
[13:24:10] Phase 3.3.2 Flow Legalize Slice Clusters
[13:24:41] Phase 3.3.3 Slice Area Swap
[13:24:41] Phase 3.3.3.1 Slice Area Swap Initial
[13:26:48] Phase 3.4 Place Remaining
[13:26:48] Phase 3.5 Re-assign LUT pins
[13:27:51] Phase 3.6 Pipeline Register Optimization
[13:27:51] Phase 3.7 Fast Optimization
[13:28:55] Phase 4 Post Placement Optimization and Clean-Up
[13:28:55] Phase 4.1 Post Commit Optimization
[13:31:02] Phase 4.1.1 Post Placement Optimization
[13:32:05] Phase 4.1.1.1 BUFG Insertion
[13:32:05] Phase 1 Physical Synthesis Initialization
[13:34:11] Phase 4.1.1.2 BUFG Replication
[13:34:11] Phase 4.1.1.3 Post Placement Timing Optimization
[13:37:54] Phase 4.1.1.4 Replication
[13:40:00] Phase 4.2 Post Placement Cleanup
[13:40:00] Phase 4.3 Placer Reporting
[13:40:00] Phase 4.3.1 Print Estimated Congestion
[13:40:32] Phase 4.4 Final Placement Cleanup
[13:44:45] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 55m 54s 

[13:44:45] Starting logic routing..
[13:46:21] Phase 1 Build RT Design
[13:50:03] Phase 2 Router Initialization
[13:50:03] Phase 2.1 Fix Topology Constraints
[13:50:03] Phase 2.2 Pre Route Cleanup
[13:50:36] Phase 2.3 Global Clock Net Routing
[13:52:12] Phase 2.4 Update Timing
[13:55:54] Phase 2.5 Update Timing for Bus Skew
[13:55:54] Phase 2.5.1 Update Timing
[13:58:01] Phase 3 Initial Routing
[13:58:01] Phase 3.1 Global Routing
[13:58:01] Phase 3.1.1 SLL Assignment
[14:00:39] Phase 4 Rip-up And Reroute
[14:00:39] Phase 4.1 Global Iteration 0
[14:14:23] Phase 4.2 Global Iteration 1
[14:18:05] Phase 4.3 Global Iteration 2
[14:20:11] Phase 5 Delay and Skew Optimization
[14:20:11] Phase 5.1 Delay CleanUp
[14:20:11] Phase 5.1.1 Update Timing
[14:22:49] Phase 5.2 Clock Skew Optimization
[14:23:21] Phase 6 Post Hold Fix
[14:23:21] Phase 6.1 Hold Fix Iter
[14:23:21] Phase 6.1.1 Update Timing
[14:25:28] Phase 7 Leaf Clock Prog Delay Opt
[14:28:05] Phase 7.1 Delay CleanUp
[14:28:05] Phase 7.1.1 Update Timing
[14:29:41] Phase 7.2 Hold Fix Iter
[14:29:41] Phase 7.2.1 Update Timing
[14:31:15] Phase 7.3 Additional Hold Fix
[14:33:54] Phase 7.4 Global Iteration for Hold
[14:33:54] Phase 7.4.1 Update Timing
[14:37:04] Phase 8 Route finalize
[14:37:35] Phase 9 Verifying routed nets
[14:38:07] Phase 10 Depositing Routes
[14:39:10] Phase 11 Resolve XTalk
[14:39:41] Phase 12 Post Router Timing
[14:41:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 56m 31s 

[14:41:17] Starting bitstream generation..
[14:56:04] Creating bitmap...
[15:02:56] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[15:02:56] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 21m 39s 
[15:03:19] Run vpl: Step impl: Completed
[15:03:21] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [15:03:22] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:42 ; elapsed = 03:04:22 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 240103 ; free virtual = 345825
INFO: [v++ 60-1443] [15:03:22] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 200
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/address_map.xml -sdsl /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -xclbin /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -rtd /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network.rtd -o /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [15:03:34] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 243151 ; free virtual = 348873
INFO: [v++ 60-1443] [15:03:34] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network.rtd --append-section :JSON:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network_xml.rtd --add-section BUILD_METADATA:JSON:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network.xml --add-section SYSTEM_METADATA:RAW:/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.xclbin
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 152 bytes
Format : JSON
File   : '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 60877918 bytes
Format : RAW
File   : '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 18208 bytes
Format : JSON
File   : '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 139677 bytes
Format : RAW
File   : '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/network.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 73237 bytes
Format : RAW
File   : '/home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (61166659 bytes) to the output file: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [15:03:35] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 243087 ; free virtual = 348867
INFO: [v++ 60-1443] [15:03:35] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.xclbin.info --input /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.xclbin
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [15:03:36] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 243085 ; free virtual = 348865
INFO: [v++ 60-1443] [15:03:36] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [15:03:36] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2208.574 ; gain = 0.000 ; free physical = 243087 ; free virtual = 348867
INFO: [v++ 60-2331] SLR1 was specfied for compute unit cmac_krnl_1, and verified as such in implementation.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/system_estimate_network.xtxt
INFO: [v++ 60-586] Created /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_network_guidance.html
	Timing Report: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/vivado.log
	Steps Log File: /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/yuzhuyu/u55c/u55c_bil_mem_align_2/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/network.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 5m 54s
INFO: [v++ 60-1653] Closing dispatch client.
