<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>LittleNetAccAxi</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>LittleNetAccAxi</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c0e5088a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>LittleNetAccAxi</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c0e5088a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>LittleNetAccAxi_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0d4554b3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/delay_line.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/depthwise_conv2d_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/little_net_acc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/maxpool2d_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/mux_writer_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/pointwise_conv2d_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/shift_reg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/sliding_window_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/streamer_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/utils.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/weights_loading_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_1_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_1_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_1_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_2_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_2_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_2_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_3_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_3_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_3_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_4_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_4_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_4_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_5_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_1_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_1_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_1_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_2_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_2_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_2_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_3_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_3_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_3_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_4_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_4_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_4_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_5_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/packaged_littlenet.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6a1a1092</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xbip_dsp48_macro" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_1_0/ROM_DW_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_1_2/ROM_DW_1_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_2_1/ROM_DW_2_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_3_0/ROM_DW_3_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_3_2/ROM_DW_3_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_DW_4_1/ROM_DW_4_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_1_1/ROM_PW_1_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_2_0/ROM_PW_2_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_2_2/ROM_PW_2_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_3_1/ROM_PW_3_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_4_0/ROM_PW_4_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_4_2/ROM_PW_4_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/ROM_PW_5_0/ROM_PW_5_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_add_C/DSP_A_add_C.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/delay_line.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/depthwise_conv2d_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/little_net_acc.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/maxpool2d_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/mux_writer_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/pointwise_conv2d_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/shift_reg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/sliding_window_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/streamer_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/utils.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/weights_loading_unit.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_1_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_1_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_1_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_2_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_2_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_2_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_3_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_3_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_3_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_4_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_dw_4_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_4_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/LittleNet_ACC/memory_init/rom_pw_5_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_1_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_1_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_1_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_2_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_2_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_2_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_3_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_3_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_3_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_4_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_dw_4_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_4_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/rom_init/rom_pw_5_0.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/packaged_littlenet.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xbip_dsp48_macro" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/new/packaged_littlenet_axis_tb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/imports/LittleNet_ACC/LittleNetAcc_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/LittleNetAccAxi_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>LittleNetAccAxi</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">LittleNetAccAxi_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>LittleNetAccAxi</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>20</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-08-02T14:54:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa881ab_ARCHIVE_LOCATION">f:/littlenet_acc_verilog/littlenetacc_2019_1/littlenetacc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22377df4_ARCHIVE_LOCATION">f:/littlenet_acc_verilog/littlenetacc_2019_1/littlenetacc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bdc85c_ARCHIVE_LOCATION">f:/littlenet_acc_verilog/littlenetacc_2019_1/littlenetacc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45938410_ARCHIVE_LOCATION">f:/littlenet_acc_verilog/littlenetacc_2019_1/littlenetacc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a40aee_ARCHIVE_LOCATION">f:/littlenet_acc_verilog/littlenetacc_2019_1/littlenetacc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18657cb1_ARCHIVE_LOCATION">f:/littlenet_acc_verilog/littlenetacc_2019_1/littlenetacc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5178e4_ARCHIVE_LOCATION">f:/littlenet_acc_verilog/littlenetacc_2019_1/littlenetacc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b8f891_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5394fa39_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180b2dd_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1ce1c5_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcc15e8_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c02c482_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5cc58_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101b7389_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285b0a1a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b0cdab_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52833cfb_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d86537e_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a57b65_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2544f6eb_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e1752b_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@989f24f_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569f7c7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3699ed81_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202496d2_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d5f28d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c996ae_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cbfb06_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ca9968_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3882f555_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624f5498_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463f8402_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a425e0_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e61ef9c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b56273_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724b4e99_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b19c139_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fe679a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a75a6c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321c9429_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481c317a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e7a9c9_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78603a40_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96f17e7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c41c5d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1009a5e4_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527c1c9d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4228fb_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a084783_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48417c2c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aad4336_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b18c89_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c51ca59_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635215f7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568b647_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629abe30_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4d3f89_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e676cc7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5d0906_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d0349f_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3905e1be_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4327176c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c94e364_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1f7b61_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685ff32d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1e0c1d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe52666_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fce785b_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114023c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b83cdde_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23142a8d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cae4dea_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e212a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a91c01c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1b8eb6_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4b3892_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a8f166_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66792926_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5412324a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5543f7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e427d6_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd8ed23_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9fd5d2_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7f7eae_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c79870c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d6f56c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af74474_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772d113b_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3238062a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c243421_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c3cc5_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68931519_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62919a1b_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e48b172_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae6def4_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671c2f64_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a792f10_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ac3a53_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fffe4fc_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713d53d7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd4f249_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ec4382_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f4a269_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caa09d6_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2ab4d3_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cea153_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770ab7cf_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449249e5_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276f976b_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e222128_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89bd08d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@965fae9_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75055a74_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbe6675_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0c0163_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69be4c12_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f63ac2_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0f9343_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578d66d4_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686c080a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9eba3b7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47afa564_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1ad3dc_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198b40a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545b869d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6264a74f_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6476180e_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4936aa10_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160ebd83_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796869b6_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f2774c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b8d6d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dadb37d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69816017_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492c49d2_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dda0030_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46456a10_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631f9403_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e547c0b_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ceccfc_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d4589a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100b714e_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3239ce18_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57406cde_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4695d864_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cafcc4d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235c0f0c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c20198c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ca049d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8725e2_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625b335d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce2d043_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d89f4e_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4263700e_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100312ad_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5068ba62_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd87e56_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a38137c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588bb770_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4289f97a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c3d132_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d45fda5_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fef54bb_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2199e95f_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637f2b55_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a4b151_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a676da7_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87aa505_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcf4295_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781cd086_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37775c8f_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203262b8_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc68ddf_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7302fc_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d64236e_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4447e937_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50758f81_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cfebec_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f0a5ed_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46773886_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d45d997_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca4bf47_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9d5b94_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac699cb_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140ea115_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420afd5d_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130b736c_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7c318a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2b21ef_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da77789_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5ff4b3_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687a32d6_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9cb71f_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c127864_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbc4446_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f65724e_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3114fec0_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4049558a_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83a10e1_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53faaccc_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc40960_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c05f86f_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786e5f61_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b75061_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c407bd1_ARCHIVE_LOCATION">f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="cb3abc57"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0f76ffd8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e1bc6e2d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5554bd5a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
