
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Nov 29 2022 11:28:21 CET (Nov 29 2022 10:28:21 UTC)

// Verification Directory fv/shiftregister_11bit 

module shiftregister_11bit(clk, data_in, reset, data_out);
  input clk, data_in, reset;
  output [10:0] data_out;
  wire clk, data_in, reset;
  wire [10:0] data_out;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
  wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, n_9, n_12, n_13, n_14,
       n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  INVD4BWP7T g4(.I (n_22), .ZN (data_out[10]));
  DFKCND1BWP7T \data_out_reg[10] (.CP (clk), .CN (n_9), .D
       (data_out[9]), .Q (UNCONNECTED), .QN (n_22));
  INVD4BWP7T g6(.I (n_21), .ZN (data_out[9]));
  DFKCND1BWP7T \data_out_reg[9] (.CP (clk), .CN (n_9), .D
       (data_out[8]), .Q (UNCONNECTED0), .QN (n_21));
  INVD4BWP7T g8(.I (n_20), .ZN (data_out[8]));
  DFKCND1BWP7T \data_out_reg[8] (.CP (clk), .CN (n_9), .D
       (data_out[7]), .Q (UNCONNECTED1), .QN (n_20));
  INVD4BWP7T g10(.I (n_19), .ZN (data_out[7]));
  DFKCND1BWP7T \data_out_reg[7] (.CP (clk), .CN (n_9), .D
       (data_out[6]), .Q (UNCONNECTED2), .QN (n_19));
  INVD4BWP7T g12(.I (n_18), .ZN (data_out[6]));
  DFKCND1BWP7T \data_out_reg[6] (.CP (clk), .CN (n_9), .D
       (data_out[5]), .Q (UNCONNECTED3), .QN (n_18));
  INVD4BWP7T g14(.I (n_17), .ZN (data_out[5]));
  DFKCND1BWP7T \data_out_reg[5] (.CP (clk), .CN (n_9), .D
       (data_out[4]), .Q (UNCONNECTED4), .QN (n_17));
  INVD4BWP7T g16(.I (n_16), .ZN (data_out[4]));
  DFKCND1BWP7T \data_out_reg[4] (.CP (clk), .CN (n_9), .D
       (data_out[3]), .Q (UNCONNECTED5), .QN (n_16));
  INVD4BWP7T g18(.I (n_15), .ZN (data_out[3]));
  DFKCND1BWP7T \data_out_reg[3] (.CP (clk), .CN (n_9), .D
       (data_out[2]), .Q (UNCONNECTED6), .QN (n_15));
  INVD4BWP7T g20(.I (n_14), .ZN (data_out[2]));
  DFKCND1BWP7T \data_out_reg[2] (.CP (clk), .CN (n_9), .D
       (data_out[1]), .Q (UNCONNECTED7), .QN (n_14));
  INVD4BWP7T g22(.I (n_13), .ZN (data_out[1]));
  DFKCND1BWP7T \data_out_reg[1] (.CP (clk), .CN (n_9), .D
       (data_out[0]), .Q (UNCONNECTED8), .QN (n_13));
  INVD4BWP7T g24(.I (n_12), .ZN (data_out[0]));
  DFKCND1BWP7T \data_out_reg[0] (.CP (clk), .CN (data_in), .D (n_9), .Q
       (UNCONNECTED9), .QN (n_12));
  INVD1BWP7T g25(.I (reset), .ZN (n_9));
endmodule

