Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  8 22:03:12 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zose_wrapper_timing_summary_routed.rpt -rpx zose_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zose_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: zose_i/clocker_0/inst/out_bclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 125 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.617     -109.433                     32                  199        0.023        0.000                      0                  199        3.000        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
sys_clk_pin                     {0.000 5.000}      10.000          100.000         
  clk_100_zose_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         
  clk_12288_zose_clk_wiz_0_0_1  {0.000 40.690}     81.379          12.288          
  clkfbout_zose_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         
sys_clock                       {0.000 5.000}      10.000          100.000         
  clk_100_zose_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
  clk_12288_zose_clk_wiz_0_0    {0.000 40.690}     81.379          12.288          
  clkfbout_zose_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100_zose_clk_wiz_0_0_1          5.918        0.000                      0                   87        0.233        0.000                      0                   87        4.500        0.000                       0                    52  
  clk_12288_zose_clk_wiz_0_0_1       77.895        0.000                      0                   80        0.140        0.000                      0                   80       40.190        0.000                       0                    77  
  clkfbout_zose_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_zose_clk_wiz_0_0            5.917        0.000                      0                   87        0.233        0.000                      0                   87        4.500        0.000                       0                    52  
  clk_12288_zose_clk_wiz_0_0         77.891        0.000                      0                   80        0.140        0.000                      0                   80       40.190        0.000                       0                    77  
  clkfbout_zose_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_zose_clk_wiz_0_0      clk_100_zose_clk_wiz_0_0_1          5.917        0.000                      0                   87        0.152        0.000                      0                   87  
clk_100_zose_clk_wiz_0_0_1    clk_12288_zose_clk_wiz_0_0_1       -3.613     -109.323                     32                   32        0.192        0.000                      0                   32  
clk_100_zose_clk_wiz_0_0      clk_12288_zose_clk_wiz_0_0_1       -3.613     -109.323                     32                   32        0.192        0.000                      0                   32  
clk_12288_zose_clk_wiz_0_0    clk_12288_zose_clk_wiz_0_0_1       77.891        0.000                      0                   80        0.023        0.000                      0                   80  
clk_100_zose_clk_wiz_0_0_1    clk_100_zose_clk_wiz_0_0            5.917        0.000                      0                   87        0.152        0.000                      0                   87  
clk_100_zose_clk_wiz_0_0_1    clk_12288_zose_clk_wiz_0_0         -3.617     -109.433                     32                   32        0.188        0.000                      0                   32  
clk_12288_zose_clk_wiz_0_0_1  clk_12288_zose_clk_wiz_0_0         77.891        0.000                      0                   80        0.023        0.000                      0                   80  
clk_100_zose_clk_wiz_0_0      clk_12288_zose_clk_wiz_0_0         -3.617     -109.433                     32                   32        0.188        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_100_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.080     8.970    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.446    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.080     8.970    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.446    zose_i/sinus_sampler_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.080     8.970    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.446    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.080     8.970    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.446    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.080     8.970    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.446    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.080     9.053    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.529    zose_i/sinus_sampler_0/inst/freq_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.080     9.053    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.529    zose_i/sinus_sampler_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.934ns (27.614%)  route 2.448ns (72.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.618     2.537    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.480     8.529    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.564     9.093    
                         clock uncertainty           -0.080     9.012    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.569    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.080     9.049    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.844    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.080     9.049    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.844    zose_i/sinus_sampler_0/inst/i_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.012%)  route 0.304ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=1, routed)           0.304    -0.090    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.323    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=6, routed)           0.146    -0.274    zose_i/sinus_sampler_0/inst/freq_counter[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  zose_i/sinus_sampler_0/inst/freq_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    zose_i/sinus_sampler_0/inst/data0[5]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.463    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/square_sampler_0/inst/audio_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/square_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.151    -0.243    zose_i/square_sampler_0/inst/audio_data[8]
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.045    -0.198 r  zose_i/square_sampler_0/inst/audio_data[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    zose_i/square_sampler_0/inst/audio_data[8]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.121    -0.437    zose_i/square_sampler_0/inst/audio_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.774%)  route 0.302ns (70.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/Q
                         net (fo=1, routed)           0.302    -0.128    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[3]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.376    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg[1]/Q
                         net (fo=5, routed)           0.168    -0.249    zose_i/sinus_sampler_0/inst/i[1]
    SLICE_X7Y94          LUT2 (Prop_lut2_I1_O)        0.042    -0.207 r  zose_i/sinus_sampler_0/inst/i[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.207    zose_i/sinus_sampler_0/inst/i[1]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.101    -0.457    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.043    -0.191 r  zose_i/sinus_sampler_0/inst/freq_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    zose_i/sinus_sampler_0/inst/data0[4]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.453    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.443 f  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.275    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X11Y98         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  zose_i/sinus_sampler_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    zose_i/sinus_sampler_0/inst/freq_counter_0[0]
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.091    -0.493    zose_i/sinus_sampler_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.219    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  zose_i/sinus_sampler_0/inst/i[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/sinus_sampler_0/inst/i[9]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.438    zose_i/sinus_sampler_0/inst/i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.513%)  route 0.167ns (44.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.167    -0.227    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  zose_i/sinus_sampler_0/inst/i[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.182    zose_i/sinus_sampler_0/inst/i[4]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.450    zose_i/sinus_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.189 r  zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.463    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38     zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   zose_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y98     zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y98     zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93      zose_i/sinus_sampler_0/inst/i_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93      zose_i/sinus_sampler_0/inst/i_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      zose_i/square_sampler_0/inst/audio_data_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.895ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.125    zose_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.125    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.895    

Slack (MET) :             77.895ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.125    zose_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.125    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.895    

Slack (MET) :             77.895ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.125    zose_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.125    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.895    

Slack (MET) :             77.895ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.125    zose_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.125    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.895    

Slack (MET) :             78.214ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.161    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         80.161    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.214    

Slack (MET) :             78.214ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.161    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         80.161    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.214    

Slack (MET) :             78.214ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.161    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         80.161    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.214    

Slack (MET) :             78.214ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.114    80.330    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.161    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         80.161    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.214    

Slack (MET) :             78.464ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.114    80.316    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.111    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         80.111    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.464    

Slack (MET) :             78.464ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.114    80.316    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.111    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         80.111    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.357    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  zose_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    zose_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.120    -0.452    zose_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_0/inst/out_pdata_reg[0]/Q
                         net (fo=1, routed)           0.111    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[0]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[1]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.428    zose_i/driver_output_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.590    -0.557    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.328    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.860    -0.794    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.453    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.448    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[14]/Q
                         net (fo=1, routed)           0.108    -0.313    zose_i/driver_output_0/inst/in_data_r[14]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  zose_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    zose_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.447    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.340    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[8]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  zose_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    zose_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.092    -0.477    zose_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.321%)  route 0.106ns (33.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[8]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[8]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.092    -0.457    zose_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.335    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.477    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.611%)  route 0.114ns (33.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.114    -0.343    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.099    -0.244 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.447    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.226ns (66.887%)  route 0.112ns (33.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.345    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.098    -0.247 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.458    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   zose_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X11Y94     zose_i/driver_output_0/inst/out_pdata_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X9Y93      zose_i/driver_output_0/inst/out_pdata_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X8Y97      zose_i/driver_output_0/inst/out_pdata_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y93      zose_i/driver_output_0/inst/out_pdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X11Y94     zose_i/driver_output_0/inst/out_pdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y93      zose_i/driver_output_0/inst/out_pdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X11Y95     zose_i/driver_output_0/inst/out_pdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X11Y94     zose_i/driver_output_0/inst/out_pdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X10Y94     zose_i/driver_output_0/inst/out_pdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X10Y94     zose_i/driver_output_0/inst/out_pdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0_1
  To Clock:  clkfbout_zose_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_100_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.081     9.052    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.528    zose_i/sinus_sampler_0/inst/freq_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.081     9.052    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.528    zose_i/sinus_sampler_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.934ns (27.614%)  route 2.448ns (72.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.618     2.537    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.480     8.529    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.564     9.093    
                         clock uncertainty           -0.081     9.011    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.568    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.843    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.843    zose_i/sinus_sampler_0/inst/i_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.012%)  route 0.304ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=1, routed)           0.304    -0.090    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.323    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=6, routed)           0.146    -0.274    zose_i/sinus_sampler_0/inst/freq_counter[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  zose_i/sinus_sampler_0/inst/freq_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    zose_i/sinus_sampler_0/inst/data0[5]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.463    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/square_sampler_0/inst/audio_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/square_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.151    -0.243    zose_i/square_sampler_0/inst/audio_data[8]
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.045    -0.198 r  zose_i/square_sampler_0/inst/audio_data[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    zose_i/square_sampler_0/inst/audio_data[8]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.121    -0.437    zose_i/square_sampler_0/inst/audio_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.774%)  route 0.302ns (70.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/Q
                         net (fo=1, routed)           0.302    -0.128    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[3]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.376    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg[1]/Q
                         net (fo=5, routed)           0.168    -0.249    zose_i/sinus_sampler_0/inst/i[1]
    SLICE_X7Y94          LUT2 (Prop_lut2_I1_O)        0.042    -0.207 r  zose_i/sinus_sampler_0/inst/i[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.207    zose_i/sinus_sampler_0/inst/i[1]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.101    -0.457    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.043    -0.191 r  zose_i/sinus_sampler_0/inst/freq_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    zose_i/sinus_sampler_0/inst/data0[4]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.453    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.443 f  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.275    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X11Y98         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  zose_i/sinus_sampler_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    zose_i/sinus_sampler_0/inst/freq_counter_0[0]
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.091    -0.493    zose_i/sinus_sampler_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.219    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  zose_i/sinus_sampler_0/inst/i[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/sinus_sampler_0/inst/i[9]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.438    zose_i/sinus_sampler_0/inst/i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.513%)  route 0.167ns (44.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.167    -0.227    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  zose_i/sinus_sampler_0/inst/i[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.182    zose_i/sinus_sampler_0/inst/i[4]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.450    zose_i/sinus_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.189 r  zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.463    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38     zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   zose_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y98     zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y98     zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      zose_i/sinus_sampler_0/inst/i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      zose_i/sinus_sampler_0/inst/i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      zose_i/sinus_sampler_0/inst/i_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93      zose_i/sinus_sampler_0/inst/i_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93      zose_i/sinus_sampler_0/inst/i_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      zose_i/square_sampler_0/inst/audio_data_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.461ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.461    

Slack (MET) :             78.461ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.357    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  zose_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    zose_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.251    -0.572    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.120    -0.452    zose_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_0/inst/out_pdata_reg[0]/Q
                         net (fo=1, routed)           0.111    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[0]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[1]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.428    zose_i/driver_output_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.590    -0.557    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.328    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.860    -0.794    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.453    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.448    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[14]/Q
                         net (fo=1, routed)           0.108    -0.313    zose_i/driver_output_0/inst/in_data_r[14]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  zose_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    zose_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.447    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.340    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[8]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  zose_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    zose_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.092    -0.477    zose_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.321%)  route 0.106ns (33.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[8]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[8]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.092    -0.457    zose_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.335    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.477    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.611%)  route 0.114ns (33.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.114    -0.343    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.099    -0.244 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.447    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.226ns (66.887%)  route 0.112ns (33.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.345    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.098    -0.247 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.458    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   zose_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X11Y94     zose_i/driver_output_0/inst/out_pdata_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X9Y93      zose_i/driver_output_0/inst/out_pdata_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X8Y97      zose_i/driver_output_0/inst/out_pdata_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      zose_i/clocker_0/inst/bclk_divider_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y93      zose_i/driver_output_0/inst/out_pdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X11Y94     zose_i/driver_output_0/inst/out_pdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y93      zose_i/driver_output_0/inst/out_pdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X11Y95     zose_i/driver_output_0/inst/out_pdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X11Y94     zose_i/driver_output_0/inst/out_pdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X10Y94     zose_i/driver_output_0/inst/out_pdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X10Y94     zose_i/driver_output_0/inst/out_pdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y94      zose_i/driver_output_0/inst/out_pdata_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zose_clk_wiz_0_0
  To Clock:  clkfbout_zose_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zose_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   zose_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_100_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.081     9.052    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.528    zose_i/sinus_sampler_0/inst/freq_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.081     9.052    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.528    zose_i/sinus_sampler_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.934ns (27.614%)  route 2.448ns (72.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.618     2.537    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.480     8.529    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.564     9.093    
                         clock uncertainty           -0.081     9.011    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.568    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.843    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@10.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.843    zose_i/sinus_sampler_0/inst/i_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.012%)  route 0.304ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=1, routed)           0.304    -0.090    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
                         clock uncertainty            0.081    -0.424    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.241    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=6, routed)           0.146    -0.274    zose_i/sinus_sampler_0/inst/freq_counter[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  zose_i/sinus_sampler_0/inst/freq_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    zose_i/sinus_sampler_0/inst/data0[5]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.382    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/square_sampler_0/inst/audio_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/square_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.151    -0.243    zose_i/square_sampler_0/inst/audio_data[8]
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.045    -0.198 r  zose_i/square_sampler_0/inst/audio_data[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    zose_i/square_sampler_0/inst/audio_data[8]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.121    -0.356    zose_i/square_sampler_0/inst/audio_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.774%)  route 0.302ns (70.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/Q
                         net (fo=1, routed)           0.302    -0.128    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[3]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
                         clock uncertainty            0.081    -0.424    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.294    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg[1]/Q
                         net (fo=5, routed)           0.168    -0.249    zose_i/sinus_sampler_0/inst/i[1]
    SLICE_X7Y94          LUT2 (Prop_lut2_I1_O)        0.042    -0.207 r  zose_i/sinus_sampler_0/inst/i[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.207    zose_i/sinus_sampler_0/inst/i[1]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.101    -0.376    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.043    -0.191 r  zose_i/sinus_sampler_0/inst/freq_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    zose_i/sinus_sampler_0/inst/data0[4]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.372    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.443 f  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.275    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X11Y98         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  zose_i/sinus_sampler_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    zose_i/sinus_sampler_0/inst/freq_counter_0[0]
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.091    -0.412    zose_i/sinus_sampler_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.219    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  zose_i/sinus_sampler_0/inst/i[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/sinus_sampler_0/inst/i[9]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.357    zose_i/sinus_sampler_0/inst/i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.513%)  route 0.167ns (44.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.167    -0.227    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  zose_i/sinus_sampler_0/inst/i[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.182    zose_i/sinus_sampler_0/inst/i[4]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.369    zose_i/sinus_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.189 r  zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.382    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -3.613ns,  Total Violation     -109.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.578ns (73.484%)  route 0.930ns (26.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.930  1792.516    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.640 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.640    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.026    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.027    
                         arrival time                       -1792.640    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.459ns  (logic 2.606ns (75.336%)  route 0.853ns (24.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.853  1792.439    zose_i/switcher_0/inst/in_B_L[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.152  1792.591 r  zose_i/switcher_0/inst/out_L[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.591    zose_i/switcher_0/inst/p_0_in[1]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.075  1789.070    zose_i/switcher_0/inst/out_L_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.071    
                         arrival time                       -1792.591    
  -------------------------------------------------------------------
                         slack                                 -3.520    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.484ns  (logic 2.604ns (74.739%)  route 0.880ns (25.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.880  1792.466    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.616 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000  1792.616    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.114    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.114    
                         arrival time                       -1792.616    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.480ns  (logic 2.604ns (74.819%)  route 0.876ns (25.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[11]
                         net (fo=2, routed)           0.876  1792.462    zose_i/switcher_0/inst/in_B_L[11]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.612 r  zose_i/switcher_0/inst/out_L[11]_i_1/O
                         net (fo=1, routed)           0.000  1792.612    zose_i/switcher_0/inst/p_0_in[11]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.114    zose_i/switcher_0/inst/out_L_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.114    
                         arrival time                       -1792.612    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.486ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.494ns  (logic 2.578ns (73.774%)  route 0.916ns (26.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.916  1792.502    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.626 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.626    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.234  1789.063    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077  1789.140    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.140    
                         arrival time                       -1792.626    
  -------------------------------------------------------------------
                         slack                                 -3.486    

Slack (VIOLATED) :        -3.485ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.381ns  (logic 2.578ns (76.258%)  route 0.803ns (23.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.803  1792.388    zose_i/switcher_0/inst/in_B_L[2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.512 r  zose_i/switcher_0/inst/out_L[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.512    zose_i/switcher_0/inst/p_0_in[2]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.026    zose_i/switcher_0/inst/out_L_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.027    
                         arrival time                       -1792.512    
  -------------------------------------------------------------------
                         slack                                 -3.485    

Slack (VIOLATED) :        -3.475ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.368ns  (logic 2.578ns (76.534%)  route 0.790ns (23.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.790  1792.376    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.500 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.500    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029  1789.025    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.025    
                         arrival time                       -1792.500    
  -------------------------------------------------------------------
                         slack                                 -3.475    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.357ns  (logic 2.578ns (76.806%)  route 0.779ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.779  1792.364    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.488 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000  1792.488    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031  1789.026    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                       1789.027    
                         arrival time                       -1792.488    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.406ns  (logic 2.578ns (75.680%)  route 0.828ns (24.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.828  1792.414    zose_i/switcher_0/inst/in_B_L[10]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.124  1792.538 r  zose_i/switcher_0/inst/out_L[10]_i_1/O
                         net (fo=1, routed)           0.000  1792.538    zose_i/switcher_0/inst/p_0_in[10]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.081  1789.077    zose_i/switcher_0/inst/out_L_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.077    
                         arrival time                       -1792.538    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.458ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.604ns (74.238%)  route 0.904ns (25.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[5]
                         net (fo=2, routed)           0.904  1792.489    zose_i/switcher_0/inst/in_B_L[5]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.150  1792.639 r  zose_i/switcher_0/inst/out_L[5]_i_1/O
                         net (fo=1, routed)           0.000  1792.639    zose_i/switcher_0/inst/p_0_in[5]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.234  1789.063    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.118  1789.181    zose_i/switcher_0/inst/out_L_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.181    
                         arrival time                       -1792.639    
  -------------------------------------------------------------------
                         slack                                 -3.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.183ns (21.585%)  route 0.665ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/square_sampler_0/inst/clock
    SLICE_X9Y97          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=6, routed)           0.665     0.222    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.042     0.264 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.264    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.072    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.633ns (73.507%)  route 0.228ns (26.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.228     0.272    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.048     0.320 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.131     0.096    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.630ns (73.758%)  route 0.224ns (26.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.224     0.268    zose_i/switcher_0/inst/in_B_L[12]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  zose_i/switcher_0/inst/out_L[12]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[12]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120     0.085    zose_i/switcher_0/inst/out_L_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.630ns (73.545%)  route 0.227ns (26.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.227     0.270    zose_i/switcher_0/inst/in_B_R[8]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121     0.086    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.634ns (74.185%)  route 0.221ns (25.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[7]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.049     0.313 r  zose_i/switcher_0/inst/out_L[7]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[7]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.072    zose_i/switcher_0/inst/out_L_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.051     0.315 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.072    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.119%)  route 0.220ns (25.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.220     0.263    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y95          FDRE (Hold_fdre_C_D)         0.092     0.057    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.192%)  route 0.219ns (25.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.219     0.263    zose_i/switcher_0/inst/in_B_R[12]
    SLICE_X9Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[12]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[12]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091     0.056    zose_i/switcher_0/inst/out_R_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.629ns (69.645%)  route 0.274ns (30.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.274     0.318    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.044     0.362 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000     0.362    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.096    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.631ns (69.482%)  route 0.277ns (30.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.277     0.321    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.046     0.367 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000     0.367    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.096    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -3.613ns,  Total Violation     -109.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.578ns (73.484%)  route 0.930ns (26.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.930  1792.516    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.640 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.640    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.026    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.027    
                         arrival time                       -1792.640    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.459ns  (logic 2.606ns (75.336%)  route 0.853ns (24.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.853  1792.439    zose_i/switcher_0/inst/in_B_L[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.152  1792.591 r  zose_i/switcher_0/inst/out_L[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.591    zose_i/switcher_0/inst/p_0_in[1]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.075  1789.070    zose_i/switcher_0/inst/out_L_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.071    
                         arrival time                       -1792.591    
  -------------------------------------------------------------------
                         slack                                 -3.520    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.484ns  (logic 2.604ns (74.739%)  route 0.880ns (25.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.880  1792.466    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.616 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000  1792.616    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.114    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.114    
                         arrival time                       -1792.616    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.480ns  (logic 2.604ns (74.819%)  route 0.876ns (25.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[11]
                         net (fo=2, routed)           0.876  1792.462    zose_i/switcher_0/inst/in_B_L[11]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.612 r  zose_i/switcher_0/inst/out_L[11]_i_1/O
                         net (fo=1, routed)           0.000  1792.612    zose_i/switcher_0/inst/p_0_in[11]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.114    zose_i/switcher_0/inst/out_L_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.114    
                         arrival time                       -1792.612    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.486ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.494ns  (logic 2.578ns (73.774%)  route 0.916ns (26.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.916  1792.502    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.626 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.626    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.234  1789.063    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077  1789.140    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.140    
                         arrival time                       -1792.626    
  -------------------------------------------------------------------
                         slack                                 -3.486    

Slack (VIOLATED) :        -3.485ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.381ns  (logic 2.578ns (76.258%)  route 0.803ns (23.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.803  1792.388    zose_i/switcher_0/inst/in_B_L[2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.512 r  zose_i/switcher_0/inst/out_L[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.512    zose_i/switcher_0/inst/p_0_in[2]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.026    zose_i/switcher_0/inst/out_L_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.027    
                         arrival time                       -1792.512    
  -------------------------------------------------------------------
                         slack                                 -3.485    

Slack (VIOLATED) :        -3.475ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.368ns  (logic 2.578ns (76.534%)  route 0.790ns (23.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.790  1792.376    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.500 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.500    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029  1789.025    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.025    
                         arrival time                       -1792.500    
  -------------------------------------------------------------------
                         slack                                 -3.475    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.357ns  (logic 2.578ns (76.806%)  route 0.779ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.779  1792.364    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.488 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000  1792.488    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031  1789.026    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                       1789.027    
                         arrival time                       -1792.488    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.406ns  (logic 2.578ns (75.680%)  route 0.828ns (24.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.828  1792.414    zose_i/switcher_0/inst/in_B_L[10]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.124  1792.538 r  zose_i/switcher_0/inst/out_L[10]_i_1/O
                         net (fo=1, routed)           0.000  1792.538    zose_i/switcher_0/inst/p_0_in[10]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.234  1788.995    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.081  1789.077    zose_i/switcher_0/inst/out_L_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.077    
                         arrival time                       -1792.538    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.458ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0_1 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.604ns (74.238%)  route 0.904ns (25.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[5]
                         net (fo=2, routed)           0.904  1792.489    zose_i/switcher_0/inst/in_B_L[5]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.150  1792.639 r  zose_i/switcher_0/inst/out_L[5]_i_1/O
                         net (fo=1, routed)           0.000  1792.639    zose_i/switcher_0/inst/p_0_in[5]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.234  1789.063    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.118  1789.181    zose_i/switcher_0/inst/out_L_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.181    
                         arrival time                       -1792.639    
  -------------------------------------------------------------------
                         slack                                 -3.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.183ns (21.585%)  route 0.665ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/square_sampler_0/inst/clock
    SLICE_X9Y97          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=6, routed)           0.665     0.222    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.042     0.264 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.264    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.072    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.633ns (73.507%)  route 0.228ns (26.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.228     0.272    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.048     0.320 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.131     0.096    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.630ns (73.758%)  route 0.224ns (26.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.224     0.268    zose_i/switcher_0/inst/in_B_L[12]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  zose_i/switcher_0/inst/out_L[12]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[12]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120     0.085    zose_i/switcher_0/inst/out_L_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.630ns (73.545%)  route 0.227ns (26.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.227     0.270    zose_i/switcher_0/inst/in_B_R[8]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121     0.086    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.634ns (74.185%)  route 0.221ns (25.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[7]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.049     0.313 r  zose_i/switcher_0/inst/out_L[7]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[7]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.072    zose_i/switcher_0/inst/out_L_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.051     0.315 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.072    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.119%)  route 0.220ns (25.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.220     0.263    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y95          FDRE (Hold_fdre_C_D)         0.092     0.057    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.192%)  route 0.219ns (25.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.219     0.263    zose_i/switcher_0/inst/in_B_R[12]
    SLICE_X9Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[12]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[12]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091     0.056    zose_i/switcher_0/inst/out_R_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.629ns (69.645%)  route 0.274ns (30.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.274     0.318    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.044     0.362 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000     0.362    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.096    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.631ns (69.482%)  route 0.277ns (30.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.277     0.321    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.046     0.367 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000     0.367    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.234    -0.035    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.096    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.461ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.461    

Slack (MET) :             78.461ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0_1 rise@81.379ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.357    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  zose_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    zose_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.117    -0.455    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.120    -0.335    zose_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_0/inst/out_pdata_reg[0]/Q
                         net (fo=1, routed)           0.111    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[0]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[1]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.117    -0.432    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.311    zose_i/driver_output_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.590    -0.557    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.328    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.860    -0.794    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.117    -0.427    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.336    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.331    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[14]/Q
                         net (fo=1, routed)           0.108    -0.313    zose_i/driver_output_0/inst/in_data_r[14]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  zose_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    zose_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.117    -0.451    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.330    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.340    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[8]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  zose_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    zose_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.092    -0.360    zose_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.321%)  route 0.106ns (33.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[8]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[8]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.117    -0.432    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.092    -0.340    zose_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.335    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.360    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.611%)  route 0.114ns (33.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.114    -0.343    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.099    -0.244 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.117    -0.451    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.330    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns - clk_12288_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.226ns (66.887%)  route 0.112ns (33.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.345    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.098    -0.247 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.117    -0.432    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.341    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_100_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.934ns (27.693%)  route 2.439ns (72.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.608     2.528    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.438     8.486    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.564     9.050    
                         clock uncertainty           -0.081     8.969    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.524     8.445    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[8]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.081     9.052    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.528    zose_i/sinus_sampler_0/inst/freq_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.934ns (27.563%)  route 2.455ns (72.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.624     2.544    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.505     8.553    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.580     9.133    
                         clock uncertainty           -0.081     9.052    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.524     8.528    zose_i/sinus_sampler_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.934ns (27.614%)  route 2.448ns (72.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.618     2.537    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.480     8.529    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.564     9.093    
                         clock uncertainty           -0.081     9.011    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.568    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.843    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_zose_clk_wiz_0_0 rise@10.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.934ns (25.919%)  route 2.670ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.845    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[6]/Q
                         net (fo=3, routed)           1.065     0.676    zose_i/sinus_sampler_0/inst/freq_counter[6]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.150     0.826 f  zose_i/sinus_sampler_0/inst/audio_data_reg_i_2/O
                         net (fo=3, routed)           0.766     1.592    zose_i/sinus_sampler_0/inst/audio_data_reg_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.328     1.920 r  zose_i/sinus_sampler_0/inst/audio_data_reg_i_1/O
                         net (fo=29, routed)          0.839     2.759    zose_i/sinus_sampler_0/inst/audio_data_reg_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.504     8.552    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[0]/C
                         clock pessimism              0.577     9.129    
                         clock uncertainty           -0.081     9.048    
    SLICE_X7Y94          FDRE (Setup_fdre_C_CE)      -0.205     8.843    zose_i/sinus_sampler_0/inst/i_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  6.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.012%)  route 0.304ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg_rep[8]/Q
                         net (fo=1, routed)           0.304    -0.090    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[8]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
                         clock uncertainty            0.081    -0.424    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.241    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[2]/Q
                         net (fo=6, routed)           0.146    -0.274    zose_i/sinus_sampler_0/inst/freq_counter[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  zose_i/sinus_sampler_0/inst/freq_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    zose_i/sinus_sampler_0/inst/data0[5]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[5]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.382    zose_i/sinus_sampler_0/inst/freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/square_sampler_0/inst/audio_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/square_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=5, routed)           0.151    -0.243    zose_i/square_sampler_0/inst/audio_data[8]
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.045    -0.198 r  zose_i/square_sampler_0/inst/audio_data[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    zose_i/square_sampler_0/inst/audio_data[8]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/square_sampler_0/inst/clock
    SLICE_X6Y95          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[8]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.121    -0.356    zose_i/square_sampler_0/inst/audio_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.774%)  route 0.302ns (70.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  zose_i/sinus_sampler_0/inst/i_reg_rep[3]/Q
                         net (fo=1, routed)           0.302    -0.128    zose_i/sinus_sampler_0/inst/i_reg_rep_n_0_[3]
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.875    -0.780    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.506    
                         clock uncertainty            0.081    -0.424    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.294    zose_i/sinus_sampler_0/inst/audio_data_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  zose_i/sinus_sampler_0/inst/i_reg[1]/Q
                         net (fo=5, routed)           0.168    -0.249    zose_i/sinus_sampler_0/inst/i[1]
    SLICE_X7Y94          LUT2 (Prop_lut2_I1_O)        0.042    -0.207 r  zose_i/sinus_sampler_0/inst/i[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.207    zose_i/sinus_sampler_0/inst/i[1]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[1]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.101    -0.376    zose_i/sinus_sampler_0/inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT5 (Prop_lut5_I0_O)        0.043    -0.191 r  zose_i/sinus_sampler_0/inst/freq_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    zose_i/sinus_sampler_0/inst/data0[4]
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[4]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131    -0.372    zose_i/sinus_sampler_0/inst/freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.443 f  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.275    zose_i/sinus_sampler_0/inst/freq_counter[0]
    SLICE_X11Y98         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  zose_i/sinus_sampler_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    zose_i/sinus_sampler_0/inst/freq_counter_0[0]
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X11Y98         FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.091    -0.412    zose_i/sinus_sampler_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.175    -0.219    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  zose_i/sinus_sampler_0/inst/i[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    zose_i/sinus_sampler_0/inst/i[9]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.081    -0.477    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120    -0.357    zose_i/sinus_sampler_0/inst/i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.513%)  route 0.167ns (44.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.558    zose_i/sinus_sampler_0/inst/clock
    SLICE_X6Y94          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  zose_i/sinus_sampler_0/inst/i_reg[9]/Q
                         net (fo=4, routed)           0.167    -0.227    zose_i/sinus_sampler_0/inst/i[9]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  zose_i/sinus_sampler_0/inst/i[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.182    zose_i/sinus_sampler_0/inst/i[4]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.860    -0.795    zose_i/sinus_sampler_0/inst/clock
    SLICE_X7Y93          FDRE                                         r  zose_i/sinus_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.081    -0.461    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.369    zose_i/sinus_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  zose_i/sinus_sampler_0/inst/freq_counter_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.234    zose_i/sinus_sampler_0/inst/freq_counter[1]
    SLICE_X8Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.189 r  zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    zose_i/sinus_sampler_0/inst/freq_counter[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.833    -0.822    zose_i/sinus_sampler_0/inst/clock
    SLICE_X8Y98          FDRE                                         r  zose_i/sinus_sampler_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.081    -0.503    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121    -0.382    zose_i/sinus_sampler_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -3.617ns,  Total Violation     -109.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.617ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.578ns (73.484%)  route 0.930ns (26.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.930  1792.516    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.640 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.640    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.023    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.023    
                         arrival time                       -1792.640    
  -------------------------------------------------------------------
                         slack                                 -3.617    

Slack (VIOLATED) :        -3.523ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.459ns  (logic 2.606ns (75.336%)  route 0.853ns (24.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.853  1792.439    zose_i/switcher_0/inst/in_B_L[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.152  1792.591 r  zose_i/switcher_0/inst/out_L[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.591    zose_i/switcher_0/inst/p_0_in[1]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.075  1789.067    zose_i/switcher_0/inst/out_L_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.067    
                         arrival time                       -1792.591    
  -------------------------------------------------------------------
                         slack                                 -3.523    

Slack (VIOLATED) :        -3.505ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.484ns  (logic 2.604ns (74.739%)  route 0.880ns (25.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.880  1792.466    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.616 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000  1792.616    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.110    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.110    
                         arrival time                       -1792.616    
  -------------------------------------------------------------------
                         slack                                 -3.505    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.480ns  (logic 2.604ns (74.819%)  route 0.876ns (25.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[11]
                         net (fo=2, routed)           0.876  1792.462    zose_i/switcher_0/inst/in_B_L[11]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.612 r  zose_i/switcher_0/inst/out_L[11]_i_1/O
                         net (fo=1, routed)           0.000  1792.612    zose_i/switcher_0/inst/p_0_in[11]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.110    zose_i/switcher_0/inst/out_L_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.110    
                         arrival time                       -1792.612    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.494ns  (logic 2.578ns (73.774%)  route 0.916ns (26.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.916  1792.502    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.626 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.626    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.237  1789.059    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077  1789.136    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1792.626    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.381ns  (logic 2.578ns (76.258%)  route 0.803ns (23.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.803  1792.388    zose_i/switcher_0/inst/in_B_L[2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.512 r  zose_i/switcher_0/inst/out_L[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.512    zose_i/switcher_0/inst/p_0_in[2]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.023    zose_i/switcher_0/inst/out_L_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.023    
                         arrival time                       -1792.512    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.479ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.368ns  (logic 2.578ns (76.534%)  route 0.790ns (23.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.790  1792.376    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.500 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.500    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029  1789.021    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.021    
                         arrival time                       -1792.500    
  -------------------------------------------------------------------
                         slack                                 -3.479    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.357ns  (logic 2.578ns (76.806%)  route 0.779ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.779  1792.364    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.488 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000  1792.488    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031  1789.023    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                       1789.023    
                         arrival time                       -1792.488    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.406ns  (logic 2.578ns (75.680%)  route 0.828ns (24.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.828  1792.414    zose_i/switcher_0/inst/in_B_L[10]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.124  1792.538 r  zose_i/switcher_0/inst/out_L[10]_i_1/O
                         net (fo=1, routed)           0.000  1792.538    zose_i/switcher_0/inst/p_0_in[10]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.081  1789.073    zose_i/switcher_0/inst/out_L_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.073    
                         arrival time                       -1792.538    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.462ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.604ns (74.238%)  route 0.904ns (25.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[5]
                         net (fo=2, routed)           0.904  1792.489    zose_i/switcher_0/inst/in_B_L[5]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.150  1792.639 r  zose_i/switcher_0/inst/out_L[5]_i_1/O
                         net (fo=1, routed)           0.000  1792.639    zose_i/switcher_0/inst/p_0_in[5]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.237  1789.059    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.118  1789.177    zose_i/switcher_0/inst/out_L_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.177    
                         arrival time                       -1792.639    
  -------------------------------------------------------------------
                         slack                                 -3.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.183ns (21.585%)  route 0.665ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/square_sampler_0/inst/clock
    SLICE_X9Y97          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=6, routed)           0.665     0.222    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.042     0.264 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.264    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.075    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.633ns (73.507%)  route 0.228ns (26.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.228     0.272    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.048     0.320 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.131     0.099    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.630ns (73.758%)  route 0.224ns (26.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.224     0.268    zose_i/switcher_0/inst/in_B_L[12]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  zose_i/switcher_0/inst/out_L[12]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[12]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120     0.088    zose_i/switcher_0/inst/out_L_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.630ns (73.545%)  route 0.227ns (26.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.227     0.270    zose_i/switcher_0/inst/in_B_R[8]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121     0.089    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.634ns (74.185%)  route 0.221ns (25.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[7]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.049     0.313 r  zose_i/switcher_0/inst/out_L[7]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[7]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.075    zose_i/switcher_0/inst/out_L_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.051     0.315 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.075    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.119%)  route 0.220ns (25.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.220     0.263    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y95          FDRE (Hold_fdre_C_D)         0.092     0.060    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.192%)  route 0.219ns (25.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.219     0.263    zose_i/switcher_0/inst/in_B_R[12]
    SLICE_X9Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[12]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[12]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091     0.059    zose_i/switcher_0/inst/out_R_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.629ns (69.645%)  route 0.274ns (30.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.274     0.318    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.044     0.362 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000     0.362    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.099    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.631ns (69.482%)  route 0.277ns (30.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.277     0.321    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.046     0.367 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000     0.367    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.099    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_zose_clk_wiz_0_0_1
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             77.891ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.642ns (20.441%)  route 2.499ns (79.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.403     2.230    zose_i/driver_output_0/inst/out_pdata
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y98          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.121    zose_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.121    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 77.891    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[12]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[12]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.210ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.642ns (22.465%)  route 2.216ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          1.120     1.947    zose_i/driver_output_0/inst/out_pdata
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.578    80.443    
                         clock uncertainty           -0.117    80.326    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169    80.157    zose_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         80.157    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 78.210    

Slack (MET) :             78.461ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.461    

Slack (MET) :             78.461ns  (required time - arrival time)
  Source:                 zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_zose_clk_wiz_0_0 rise@81.379ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.642ns (25.102%)  route 1.916ns (74.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 79.865 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.556    -0.911    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y99          FDRE                                         r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  zose_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=36, routed)          1.095     0.702    zose_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     0.826 r  zose_i/driver_output_0/inst//i_/O
                         net (fo=32, routed)          0.820     1.647    zose_i/driver_output_0/inst/out_pdata
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    78.337    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.428 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.438    79.865    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y96         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.564    80.429    
                         clock uncertainty           -0.117    80.312    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205    80.107    zose_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                         80.107    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 78.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.357    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[18]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  zose_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    zose_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.117    -0.455    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.120    -0.335    zose_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/driver_output_0/inst/out_pdata_reg[0]/Q
                         net (fo=1, routed)           0.111    -0.310    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[0]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  zose_i/driver_output_0/inst/out_pdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    zose_i/driver_output_0/inst/out_pdata[1]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X10Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[1]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.117    -0.432    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.311    zose_i/driver_output_0/inst/out_pdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zose_i/clocker_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.590    -0.557    zose_i/clocker_0/inst/in_12288
    SLICE_X0Y91          FDRE                                         r  zose_i/clocker_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  zose_i/clocker_0/inst/bclk_divider_reg[0]/Q
                         net (fo=7, routed)           0.088    -0.328    zose_i/clocker_0/inst/bclk_divider[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  zose_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.283    zose_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.860    -0.794    zose_i/clocker_0/inst/in_12288
    SLICE_X1Y91          FDRE                                         r  zose_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.117    -0.427    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091    -0.336    zose_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[0]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[0]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.331    zose_i/driver_output_0/inst/out_pdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[14]/Q
                         net (fo=1, routed)           0.108    -0.313    zose_i/driver_output_0/inst/in_data_r[14]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  zose_i/driver_output_0/inst/out_pdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    zose_i/driver_output_0/inst/out_pdata[14]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[14]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.117    -0.451    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.330    zose_i/driver_output_0/inst/out_pdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.340    zose_i/driver_output_0/inst/out_pdata_reg_n_0_[8]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  zose_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    zose_i/driver_output_0/inst/out_pdata[9]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y94         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X11Y94         FDRE (Hold_fdre_C_D)         0.092    -0.360    zose_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.321%)  route 0.106ns (33.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  zose_i/switcher_0/inst/out_R_reg[8]/Q
                         net (fo=1, routed)           0.106    -0.315    zose_i/driver_output_0/inst/in_data_r[8]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  zose_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    zose_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.117    -0.432    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.092    -0.340    zose_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  zose_i/switcher_0/inst/out_L_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.335    zose_i/driver_output_0/inst/in_data_l[6]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  zose_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    zose_i/driver_output_0/inst/out_pdata[22]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.117    -0.452    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.360    zose_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_R_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.611%)  route 0.114ns (33.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_R_reg[13]/Q
                         net (fo=1, routed)           0.114    -0.343    zose_i/driver_output_0/inst/in_data_r[13]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.099    -0.244 r  zose_i/driver_output_0/inst/out_pdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    zose_i/driver_output_0/inst/out_pdata[13]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.833    -0.822    zose_i/driver_output_0/inst/in_mclock
    SLICE_X8Y97          FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[13]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.117    -0.451    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.330    zose_i/driver_output_0/inst/out_pdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zose_i/switcher_0/inst/out_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            zose_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_12288_zose_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.226ns (66.887%)  route 0.112ns (33.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_zose_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.562    -0.585    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  zose_i/switcher_0/inst/out_L_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.345    zose_i/driver_output_0/inst/in_data_l[1]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.098    -0.247 r  zose_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    zose_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/driver_output_0/inst/in_mclock
    SLICE_X11Y95         FDRE                                         r  zose_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.117    -0.432    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.341    zose_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_zose_clk_wiz_0_0
  To Clock:  clk_12288_zose_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -3.617ns,  Total Violation     -109.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.617ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.578ns (73.484%)  route 0.930ns (26.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[6]
                         net (fo=2, routed)           0.930  1792.516    zose_i/switcher_0/inst/in_B_L[6]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.640 r  zose_i/switcher_0/inst/out_L[6]_i_1/O
                         net (fo=1, routed)           0.000  1792.640    zose_i/switcher_0/inst/p_0_in[6]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[6]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.023    zose_i/switcher_0/inst/out_L_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.023    
                         arrival time                       -1792.640    
  -------------------------------------------------------------------
                         slack                                 -3.617    

Slack (VIOLATED) :        -3.523ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.459ns  (logic 2.606ns (75.336%)  route 0.853ns (24.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.853  1792.439    zose_i/switcher_0/inst/in_B_L[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.152  1792.591 r  zose_i/switcher_0/inst/out_L[1]_i_1/O
                         net (fo=1, routed)           0.000  1792.591    zose_i/switcher_0/inst/p_0_in[1]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[1]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.075  1789.067    zose_i/switcher_0/inst/out_L_reg[1]
  -------------------------------------------------------------------
                         required time                       1789.067    
                         arrival time                       -1792.591    
  -------------------------------------------------------------------
                         slack                                 -3.523    

Slack (VIOLATED) :        -3.505ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.484ns  (logic 2.604ns (74.739%)  route 0.880ns (25.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.880  1792.466    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.616 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000  1792.616    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.110    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.110    
                         arrival time                       -1792.616    
  -------------------------------------------------------------------
                         slack                                 -3.505    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.480ns  (logic 2.604ns (74.819%)  route 0.876ns (25.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[11]
                         net (fo=2, routed)           0.876  1792.462    zose_i/switcher_0/inst/in_B_L[11]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.150  1792.612 r  zose_i/switcher_0/inst/out_L[11]_i_1/O
                         net (fo=1, routed)           0.000  1792.612    zose_i/switcher_0/inst/p_0_in[11]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[11]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.118  1789.110    zose_i/switcher_0/inst/out_L_reg[11]
  -------------------------------------------------------------------
                         required time                       1789.110    
                         arrival time                       -1792.612    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.494ns  (logic 2.578ns (73.774%)  route 0.916ns (26.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[4]
                         net (fo=2, routed)           0.916  1792.502    zose_i/switcher_0/inst/in_B_L[4]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.626 r  zose_i/switcher_0/inst/out_L[4]_i_1/O
                         net (fo=1, routed)           0.000  1792.626    zose_i/switcher_0/inst/p_0_in[4]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[4]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.237  1789.059    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077  1789.136    zose_i/switcher_0/inst/out_L_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.136    
                         arrival time                       -1792.626    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.381ns  (logic 2.578ns (76.258%)  route 0.803ns (23.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.803  1792.388    zose_i/switcher_0/inst/in_B_L[2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.124  1792.512 r  zose_i/switcher_0/inst/out_L[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.512    zose_i/switcher_0/inst/p_0_in[2]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031  1789.023    zose_i/switcher_0/inst/out_L_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.023    
                         arrival time                       -1792.512    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.479ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.368ns  (logic 2.578ns (76.534%)  route 0.790ns (23.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[2]
                         net (fo=2, routed)           0.790  1792.376    zose_i/switcher_0/inst/in_B_R[2]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.500 r  zose_i/switcher_0/inst/out_R[2]_i_1/O
                         net (fo=1, routed)           0.000  1792.500    zose_i/switcher_0/inst/out_R[2]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[2]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029  1789.021    zose_i/switcher_0/inst/out_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1789.021    
                         arrival time                       -1792.500    
  -------------------------------------------------------------------
                         slack                                 -3.479    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.357ns  (logic 2.578ns (76.806%)  route 0.779ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[0]
                         net (fo=2, routed)           0.779  1792.364    zose_i/switcher_0/inst/in_B_L[0]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.124  1792.488 r  zose_i/switcher_0/inst/out_L[0]_i_1/O
                         net (fo=1, routed)           0.000  1792.488    zose_i/switcher_0/inst/p_0_in[0]
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[0]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031  1789.023    zose_i/switcher_0/inst/out_L_reg[0]
  -------------------------------------------------------------------
                         required time                       1789.023    
                         arrival time                       -1792.488    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.406ns  (logic 2.578ns (75.680%)  route 0.828ns (24.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1788.830 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.828  1792.414    zose_i/switcher_0/inst/in_B_L[10]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.124  1792.538 r  zose_i/switcher_0/inst/out_L[10]_i_1/O
                         net (fo=1, routed)           0.000  1792.538    zose_i/switcher_0/inst/p_0_in[10]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.437  1788.830    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[10]/C
                         clock pessimism              0.399  1789.229    
                         clock uncertainty           -0.237  1788.992    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.081  1789.073    zose_i/switcher_0/inst/out_L_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.073    
                         arrival time                       -1792.538    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.462ns  (required time - arrival time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_zose_clk_wiz_0_0 rise@1790.345ns - clk_100_zose_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        3.508ns  (logic 2.604ns (74.238%)  route 0.904ns (25.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 1789.131 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  1787.437    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1787.533 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.598  1789.131    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454  1791.585 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[5]
                         net (fo=2, routed)           0.904  1792.489    zose_i/switcher_0/inst/in_B_L[5]
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.150  1792.639 r  zose_i/switcher_0/inst/out_L[5]_i_1/O
                         net (fo=1, routed)           0.000  1792.639    zose_i/switcher_0/inst/p_0_in[5]
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  1787.302    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1787.393 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          1.504  1788.897    zose_i/switcher_0/inst/clk
    SLICE_X6Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[5]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.237  1789.059    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.118  1789.177    zose_i/switcher_0/inst/out_L_reg[5]
  -------------------------------------------------------------------
                         required time                       1789.177    
                         arrival time                       -1792.639    
  -------------------------------------------------------------------
                         slack                                 -3.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zose_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.183ns (21.585%)  route 0.665ns (78.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.563    -0.584    zose_i/square_sampler_0/inst/clock
    SLICE_X9Y97          FDRE                                         r  zose_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  zose_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=6, routed)           0.665     0.222    zose_i/switcher_0/inst/in_A_L[15]
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.042     0.264 r  zose_i/switcher_0/inst/out_L[15]_i_1/O
                         net (fo=1, routed)           0.000     0.264    zose_i/switcher_0/inst/p_0_in[15]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.075    zose_i/switcher_0/inst/out_L_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.633ns (73.507%)  route 0.228ns (26.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[1]
                         net (fo=2, routed)           0.228     0.272    zose_i/switcher_0/inst/in_B_R[1]
    SLICE_X8Y95          LUT2 (Prop_lut2_I0_O)        0.048     0.320 r  zose_i/switcher_0/inst/out_R[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    zose_i/switcher_0/inst/out_R[1]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[1]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.131     0.099    zose_i/switcher_0/inst/out_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.630ns (73.758%)  route 0.224ns (26.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.224     0.268    zose_i/switcher_0/inst/in_B_L[12]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  zose_i/switcher_0/inst/out_L[12]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[12]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120     0.088    zose_i/switcher_0/inst/out_L_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.630ns (73.545%)  route 0.227ns (26.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[8]
                         net (fo=2, routed)           0.227     0.270    zose_i/switcher_0/inst/in_B_R[8]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  zose_i/switcher_0/inst/out_R[8]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/out_R[8]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[8]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.121     0.089    zose_i/switcher_0/inst/out_R_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.634ns (74.185%)  route 0.221ns (25.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[7]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[7]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.049     0.313 r  zose_i/switcher_0/inst/out_L[7]_i_1/O
                         net (fo=1, routed)           0.000     0.313    zose_i/switcher_0/inst/p_0_in[7]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[7]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.075    zose_i/switcher_0/inst/out_L_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.636ns (74.246%)  route 0.221ns (25.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[3]
                         net (fo=2, routed)           0.221     0.264    zose_i/switcher_0/inst/in_B_L[3]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.051     0.315 r  zose_i/switcher_0/inst/out_L[3]_i_1/O
                         net (fo=1, routed)           0.000     0.315    zose_i/switcher_0/inst/p_0_in[3]
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[3]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.107     0.075    zose_i/switcher_0/inst/out_L_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.630ns (74.119%)  route 0.220ns (25.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[10]
                         net (fo=2, routed)           0.220     0.263    zose_i/switcher_0/inst/in_B_R[10]
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[10]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[10]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y95          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[10]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y95          FDRE (Hold_fdre_C_D)         0.092     0.060    zose_i/switcher_0/inst/out_R_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.630ns (74.192%)  route 0.219ns (25.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[12]
                         net (fo=2, routed)           0.219     0.263    zose_i/switcher_0/inst/in_B_R[12]
    SLICE_X9Y96          LUT3 (Prop_lut3_I1_O)        0.045     0.308 r  zose_i/switcher_0/inst/out_R[12]_i_1/O
                         net (fo=1, routed)           0.000     0.308    zose_i/switcher_0/inst/out_R[12]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X9Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[12]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091     0.059    zose_i/switcher_0/inst/out_R_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.629ns (69.645%)  route 0.274ns (30.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[15]
                         net (fo=2, routed)           0.274     0.318    zose_i/switcher_0/inst/in_B_R[15]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.044     0.362 r  zose_i/switcher_0/inst/out_R[15]_i_1/O
                         net (fo=1, routed)           0.000     0.362    zose_i/switcher_0/inst/out_R[15]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_R_reg[15]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.099    zose_i/switcher_0/inst/out_R_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_zose_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zose_i/switcher_0/inst/out_L_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_zose_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_zose_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_zose_clk_wiz_0_0 rise@0.000ns - clk_100_zose_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.631ns (69.482%)  route 0.277ns (30.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    zose_i/clk_wiz_0/inst/clk_100_zose_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  zose_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.605    -0.542    zose_i/sinus_sampler_0/inst/clock
    RAMB18_X0Y38         RAMB18E1                                     r  zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.043 r  zose_i/sinus_sampler_0/inst/audio_data_reg/DOADO[13]
                         net (fo=2, routed)           0.277     0.321    zose_i/switcher_0/inst/in_B_L[13]
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.046     0.367 r  zose_i/switcher_0/inst/out_L[13]_i_1/O
                         net (fo=1, routed)           0.000     0.367    zose_i/switcher_0/inst/p_0_in[13]
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_zose_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    zose_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  zose_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    zose_i/clk_wiz_0/inst/clk_in1_zose_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  zose_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    zose_i/clk_wiz_0/inst/clk_12288_zose_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  zose_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=76, routed)          0.831    -0.823    zose_i/switcher_0/inst/clk
    SLICE_X8Y96          FDRE                                         r  zose_i/switcher_0/inst/out_L_reg[13]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.237    -0.032    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.099    zose_i/switcher_0/inst/out_L_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.267    





