// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

// DATE "12/16/2021 02:04:46"

// 
// Device: Altera EP4CE40F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 100 us/ 1 ps

module top (
	clk,
	rst,
	A1,
	SW_choose,
	SW1,
	SW2,
	D,
	addr,
	rambus,
	data,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	acdbus,
	rdbus,
	cpustate_led,
	check_out,
	quick_low_led,
	read_led,
	write_led,
	arload_led,
	arinc_led,
	pcinc_led,
	pcload_led,
	drload_led,
	trload_led,
	irload_led,
	rload_led,
	acload_led,
	zload_led,
	pcbus_led,
	drhbus_led,
	drlbus_led,
	trbus_led,
	rbus_led,
	acbus_led,
	membus_led,
	busmem_led,
	clr_led);
input 	clk;
input 	rst;
input 	A1;
input 	SW_choose;
input 	SW1;
input 	SW2;
input 	[7:0] D;
output 	[15:0] addr;
output 	[7:0] rambus;
output 	[7:0] data;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[7:0] acdbus;
output 	[7:0] rdbus;
output 	[1:0] cpustate_led;
output 	[7:0] check_out;
output 	quick_low_led;
output 	read_led;
output 	write_led;
output 	arload_led;
output 	arinc_led;
output 	pcinc_led;
output 	pcload_led;
output 	drload_led;
output 	trload_led;
output 	irload_led;
output 	rload_led;
output 	acload_led;
output 	zload_led;
output 	pcbus_led;
output 	drhbus_led;
output 	drlbus_led;
output 	trbus_led;
output 	rbus_led;
output 	acbus_led;
output 	membus_led;
output 	busmem_led;
output 	clr_led;

// Design Ports Information
// addr[0]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[2]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[3]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[5]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[6]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[7]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[8]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[9]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[10]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[11]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[12]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[13]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[14]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// addr[15]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[0]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[2]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[3]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[4]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[5]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[6]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rambus[7]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[0]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[1]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[3]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[4]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[5]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// data[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[0]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[3]	=>  Location: PIN_N17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[4]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[5]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acdbus[7]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[0]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[1]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[2]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[5]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rdbus[7]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// cpustate_led[0]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// cpustate_led[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[0]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[2]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// check_out[7]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// quick_low_led	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// read_led	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// write_led	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// arload_led	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// arinc_led	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pcinc_led	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pcload_led	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// drload_led	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// trload_led	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// irload_led	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rload_led	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acload_led	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// zload_led	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pcbus_led	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// drhbus_led	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// drlbus_led	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// trbus_led	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rbus_led	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// acbus_led	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// membus_led	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// busmem_led	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clr_led	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW1	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW2	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW_choose	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[0]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[1]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[4]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[6]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[7]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A1	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("PCO_comolex_v.sdo");
// synopsys translate_on

wire \rambus[0]~output_o ;
wire \rambus[1]~output_o ;
wire \rambus[2]~output_o ;
wire \rambus[3]~output_o ;
wire \rambus[4]~output_o ;
wire \rambus[5]~output_o ;
wire \rambus[6]~output_o ;
wire \rambus[7]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \check_out[0]~output_o ;
wire \check_out[1]~output_o ;
wire \check_out[2]~output_o ;
wire \check_out[3]~output_o ;
wire \check_out[4]~output_o ;
wire \check_out[5]~output_o ;
wire \check_out[6]~output_o ;
wire \check_out[7]~output_o ;
wire \addr[0]~output_o ;
wire \addr[1]~output_o ;
wire \addr[2]~output_o ;
wire \addr[3]~output_o ;
wire \addr[4]~output_o ;
wire \addr[5]~output_o ;
wire \addr[6]~output_o ;
wire \addr[7]~output_o ;
wire \addr[8]~output_o ;
wire \addr[9]~output_o ;
wire \addr[10]~output_o ;
wire \addr[11]~output_o ;
wire \addr[12]~output_o ;
wire \addr[13]~output_o ;
wire \addr[14]~output_o ;
wire \addr[15]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \acdbus[0]~output_o ;
wire \acdbus[1]~output_o ;
wire \acdbus[2]~output_o ;
wire \acdbus[3]~output_o ;
wire \acdbus[4]~output_o ;
wire \acdbus[5]~output_o ;
wire \acdbus[6]~output_o ;
wire \acdbus[7]~output_o ;
wire \rdbus[0]~output_o ;
wire \rdbus[1]~output_o ;
wire \rdbus[2]~output_o ;
wire \rdbus[3]~output_o ;
wire \rdbus[4]~output_o ;
wire \rdbus[5]~output_o ;
wire \rdbus[6]~output_o ;
wire \rdbus[7]~output_o ;
wire \cpustate_led[0]~output_o ;
wire \cpustate_led[1]~output_o ;
wire \quick_low_led~output_o ;
wire \read_led~output_o ;
wire \write_led~output_o ;
wire \arload_led~output_o ;
wire \arinc_led~output_o ;
wire \pcinc_led~output_o ;
wire \pcload_led~output_o ;
wire \drload_led~output_o ;
wire \trload_led~output_o ;
wire \irload_led~output_o ;
wire \rload_led~output_o ;
wire \acload_led~output_o ;
wire \zload_led~output_o ;
wire \pcbus_led~output_o ;
wire \drhbus_led~output_o ;
wire \drlbus_led~output_o ;
wire \trbus_led~output_o ;
wire \rbus_led~output_o ;
wire \acbus_led~output_o ;
wire \membus_led~output_o ;
wire \busmem_led~output_o ;
wire \clr_led~output_o ;
wire \clk~input_o ;
wire \rst~input_o ;
wire \quick|div_clk~0_combout ;
wire \clk~inputclkctrl_outclk ;
wire \light|count[0]~32_combout ;
wire \light|count[0]~33 ;
wire \light|count[1]~34_combout ;
wire \light|count[1]~35 ;
wire \light|count[2]~36_combout ;
wire \light|count[2]~37 ;
wire \light|count[3]~38_combout ;
wire \light|count[3]~39 ;
wire \light|count[4]~40_combout ;
wire \light|count[4]~41 ;
wire \light|count[5]~42_combout ;
wire \light|count[5]~43 ;
wire \light|count[6]~44_combout ;
wire \light|count[6]~45 ;
wire \light|count[7]~46_combout ;
wire \light|count[7]~47 ;
wire \light|count[8]~48_combout ;
wire \light|count[8]~49 ;
wire \light|count[9]~50_combout ;
wire \light|count[9]~51 ;
wire \light|count[10]~52_combout ;
wire \light|count[10]~53 ;
wire \light|count[11]~54_combout ;
wire \light|count[11]~55 ;
wire \light|count[12]~56_combout ;
wire \light|count[12]~57 ;
wire \light|count[13]~58_combout ;
wire \light|count[13]~59 ;
wire \light|count[14]~60_combout ;
wire \light|count[14]~61 ;
wire \light|count[15]~62_combout ;
wire \light|count[15]~63 ;
wire \light|count[16]~64_combout ;
wire \light|count[16]~65 ;
wire \light|count[17]~66_combout ;
wire \light|count[17]~67 ;
wire \light|count[18]~68_combout ;
wire \light|count[18]~69 ;
wire \light|count[19]~70_combout ;
wire \light|count[19]~71 ;
wire \light|count[20]~72_combout ;
wire \light|count[20]~73 ;
wire \light|count[21]~74_combout ;
wire \light|count[21]~75 ;
wire \light|count[22]~76_combout ;
wire \light|count[22]~77 ;
wire \light|count[23]~78_combout ;
wire \mem|Equal0~6_combout ;
wire \mem|Equal0~5_combout ;
wire \light|count[23]~79 ;
wire \light|count[24]~80_combout ;
wire \light|count[24]~81 ;
wire \light|count[25]~82_combout ;
wire \light|count[25]~83 ;
wire \light|count[26]~84_combout ;
wire \light|count[26]~85 ;
wire \light|count[27]~86_combout ;
wire \light|count[27]~87 ;
wire \light|count[28]~88_combout ;
wire \light|count[28]~89 ;
wire \light|count[29]~90_combout ;
wire \light|count[29]~91 ;
wire \light|count[30]~92_combout ;
wire \light|count[30]~93 ;
wire \light|count[31]~94_combout ;
wire \mem|Equal0~8_combout ;
wire \mem|Equal0~7_combout ;
wire \mem|Equal0~9_combout ;
wire \mem|Equal0~0_combout ;
wire \mem|Equal0~3_combout ;
wire \mem|Equal0~1_combout ;
wire \mem|Equal0~2_combout ;
wire \mem|Equal0~4_combout ;
wire \light|div_clk~1_combout ;
wire \quick|div_clk~q ;
wire \slow|count[0]~32_combout ;
wire \slow|count[11]~34_combout ;
wire \slow|count[0]~33 ;
wire \slow|count[1]~35_combout ;
wire \slow|count[1]~36 ;
wire \slow|count[2]~37_combout ;
wire \slow|count[2]~38 ;
wire \slow|count[3]~39_combout ;
wire \slow|count[3]~40 ;
wire \slow|count[4]~41_combout ;
wire \slow|count[4]~42 ;
wire \slow|count[5]~43_combout ;
wire \slow|count[5]~44 ;
wire \slow|count[6]~45_combout ;
wire \slow|count[6]~46 ;
wire \slow|count[7]~47_combout ;
wire \slow|count[7]~48 ;
wire \slow|count[8]~49_combout ;
wire \slow|count[8]~50 ;
wire \slow|count[9]~51_combout ;
wire \slow|count[9]~52 ;
wire \slow|count[10]~53_combout ;
wire \slow|count[10]~54 ;
wire \slow|count[11]~55_combout ;
wire \slow|count[11]~56 ;
wire \slow|count[12]~57_combout ;
wire \slow|count[12]~58 ;
wire \slow|count[13]~59_combout ;
wire \slow|count[13]~60 ;
wire \slow|count[14]~61_combout ;
wire \slow|count[14]~62 ;
wire \slow|count[15]~63_combout ;
wire \slow|count[15]~64 ;
wire \slow|count[16]~65_combout ;
wire \slow|count[16]~66 ;
wire \slow|count[17]~67_combout ;
wire \slow|count[17]~68 ;
wire \slow|count[18]~69_combout ;
wire \slow|count[18]~70 ;
wire \slow|count[19]~71_combout ;
wire \slow|count[19]~72 ;
wire \slow|count[20]~73_combout ;
wire \slow|count[20]~74 ;
wire \slow|count[21]~75_combout ;
wire \slow|count[21]~76 ;
wire \slow|count[22]~77_combout ;
wire \slow|count[22]~78 ;
wire \slow|count[23]~79_combout ;
wire \slow|count[23]~80 ;
wire \slow|count[24]~81_combout ;
wire \slow|count[24]~82 ;
wire \slow|count[25]~83_combout ;
wire \slow|count[25]~84 ;
wire \slow|count[26]~85_combout ;
wire \slow|count[26]~86 ;
wire \slow|count[27]~87_combout ;
wire \slow|count[27]~88 ;
wire \slow|count[28]~89_combout ;
wire \slow|count[28]~90 ;
wire \slow|count[29]~91_combout ;
wire \slow|count[29]~92 ;
wire \slow|count[30]~93_combout ;
wire \slow|count[30]~94 ;
wire \slow|count[31]~95_combout ;
wire \slow|Equal0~9_combout ;
wire \slow|Equal0~8_combout ;
wire \slow|Equal0~2_combout ;
wire \slow|Equal0~1_combout ;
wire \slow|Equal0~3_combout ;
wire \slow|Equal0~0_combout ;
wire \slow|Equal0~4_combout ;
wire \slow|Equal0~6_combout ;
wire \slow|Equal0~5_combout ;
wire \slow|Equal0~7_combout ;
wire \slow|Equal0~10_combout ;
wire \slow|div_clk~0_combout ;
wire \slow|div_clk~q ;
wire \SW_choose~input_o ;
wire \mcpu|qtdl|clk_choose~combout ;
wire \mcpu|qtdl|clk_choose~clkctrl_outclk ;
wire \delay|count[0]~32_combout ;
wire \delay|count[0]~36_combout ;
wire \delay|count[0]~33 ;
wire \delay|count[1]~34_combout ;
wire \delay|count[1]~35 ;
wire \delay|count[2]~37_combout ;
wire \delay|count[2]~38 ;
wire \delay|count[3]~39_combout ;
wire \delay|count[3]~40 ;
wire \delay|count[4]~41_combout ;
wire \delay|count[4]~42 ;
wire \delay|count[5]~43_combout ;
wire \delay|count[5]~44 ;
wire \delay|count[6]~45_combout ;
wire \delay|count[6]~46 ;
wire \delay|count[7]~47_combout ;
wire \delay|count[7]~48 ;
wire \delay|count[8]~49_combout ;
wire \delay|count[8]~50 ;
wire \delay|count[9]~51_combout ;
wire \delay|count[9]~52 ;
wire \delay|count[10]~53_combout ;
wire \delay|count[10]~54 ;
wire \delay|count[11]~55_combout ;
wire \delay|count[11]~56 ;
wire \delay|count[12]~57_combout ;
wire \delay|count[12]~58 ;
wire \delay|count[13]~59_combout ;
wire \delay|count[13]~60 ;
wire \delay|count[14]~61_combout ;
wire \delay|count[14]~62 ;
wire \delay|count[15]~63_combout ;
wire \delay|count[15]~64 ;
wire \delay|count[16]~65_combout ;
wire \delay|count[16]~66 ;
wire \delay|count[17]~67_combout ;
wire \delay|count[17]~68 ;
wire \delay|count[18]~69_combout ;
wire \delay|count[18]~70 ;
wire \delay|count[19]~71_combout ;
wire \delay|count[19]~72 ;
wire \delay|count[20]~73_combout ;
wire \delay|count[20]~74 ;
wire \delay|count[21]~75_combout ;
wire \delay|count[21]~76 ;
wire \delay|count[22]~77_combout ;
wire \delay|count[22]~78 ;
wire \delay|count[23]~79_combout ;
wire \delay|count[23]~80 ;
wire \delay|count[24]~81_combout ;
wire \delay|count[24]~82 ;
wire \delay|count[25]~83_combout ;
wire \delay|count[25]~84 ;
wire \delay|count[26]~85_combout ;
wire \delay|count[26]~86 ;
wire \delay|count[27]~87_combout ;
wire \delay|Equal0~8_combout ;
wire \delay|count[27]~88 ;
wire \delay|count[28]~89_combout ;
wire \delay|count[28]~90 ;
wire \delay|count[29]~91_combout ;
wire \delay|count[29]~92 ;
wire \delay|count[30]~93_combout ;
wire \delay|count[30]~94 ;
wire \delay|count[31]~95_combout ;
wire \delay|Equal0~9_combout ;
wire \delay|Equal0~6_combout ;
wire \delay|Equal0~5_combout ;
wire \delay|Equal0~7_combout ;
wire \delay|Equal0~1_combout ;
wire \delay|Equal0~0_combout ;
wire \delay|Equal0~3_combout ;
wire \delay|Equal0~2_combout ;
wire \delay|Equal0~4_combout ;
wire \delay|Equal0~10_combout ;
wire \delay|div_clk~0_combout ;
wire \delay|div_clk~feeder_combout ;
wire \delay|div_clk~q ;
wire \SW2~input_o ;
wire \SW1~input_o ;
wire \mram|Equal1~0_combout ;
wire \mcpu|mcontroller|t0~0_combout ;
wire \mcpu|mcontroller|reset~combout ;
wire \mcpu|mcontroller|reset~clkctrl_outclk ;
wire \mcpu|mcontroller|t0~q ;
wire \mcpu|mcontroller|PCbus~combout ;
wire \mcpu|mcontroller|alus[2]~reg0feeder_combout ;
wire \mcpu|mcontroller|Decoder0~6_combout ;
wire \mcpu|mir|Dout[7]~feeder_combout ;
wire \mcpu|dbus[5]~33_combout ;
wire \mcpu|mcontroller|Mux1~0_combout ;
wire \mcpu|mcontroller|alus[1]~reg0_q ;
wire \mcpu|mcontroller|Mux0~0_combout ;
wire \mcpu|mcontroller|alus[0]~reg0_q ;
wire \mcpu|malu|Mux5~0_combout ;
wire \mem|div_clk~0_combout ;
wire \mem|div_clk~feeder_combout ;
wire \mem|div_clk~q ;
wire \mem|div_clk~clkctrl_outclk ;
wire \mcpu|mcontroller|t7~0_combout ;
wire \mcpu|mcontroller|t7~q ;
wire \mcpu|mcontroller|Decoder0~2_combout ;
wire \mcpu|mcontroller|i_STAC~q ;
wire \mcpu|data_out[5]~31_combout ;
wire \mcpu|mcontroller|Decoder0~0_combout ;
wire \mcpu|mcontroller|i_LDAC~q ;
wire \mcpu|mcontroller|ARload~0_combout ;
wire \mcpu|mpc|Dout[9]~1_combout ;
wire \mcpu|mpc|Dout[8]~0_combout ;
wire \mcpu|mcontroller|t4~0_combout ;
wire \mcpu|mcontroller|t4~q ;
wire \mcpu|mcontroller|PCinc~0_combout ;
wire \mcpu|mcontroller|PCinc~1_combout ;
wire \mcpu|mcontroller|Decoder0~3_combout ;
wire \mcpu|mcontroller|i_JPNZ~q ;
wire \mcpu|mcontroller|PCinc~2_combout ;
wire \mcpu|mcontroller|PCinc~3_combout ;
wire \mcpu|mpc|Add0~0_combout ;
wire \mcpu|mpc|Dout[0]~10_combout ;
wire \mcpu|mcontroller|Decoder0~1_combout ;
wire \mcpu|mcontroller|i_JUMP~q ;
wire \mcpu|mcontroller|PCload~1_combout ;
wire \mcpu|mpc|Add0~1 ;
wire \mcpu|mpc|Add0~2_combout ;
wire \mcpu|mpc|Dout[1]~11_combout ;
wire \mcpu|mpc|Add0~3 ;
wire \mcpu|mpc|Add0~4_combout ;
wire \mcpu|mpc|Dout[2]~12_combout ;
wire \mcpu|mpc|Add0~5 ;
wire \mcpu|mpc|Add0~6_combout ;
wire \mcpu|mpc|Dout[3]~13_combout ;
wire \mcpu|mpc|Add0~7 ;
wire \mcpu|mpc|Add0~8_combout ;
wire \mcpu|mpc|Dout[4]~14_combout ;
wire \mcpu|mcontroller|ACbus~combout ;
wire \mcpu|mcontroller|ARinc~0_combout ;
wire \mcpu|mcontroller|mem_read~0_combout ;
wire \mcpu|mcontroller|DRload~0_combout ;
wire \mcpu|mcontroller|DRlbus~0_combout ;
wire \mcpu|dbus[4]~30_combout ;
wire \mcpu|malu|Mux4~0_combout ;
wire \mram|ram~0feeder_combout ;
wire \mram|ram~0_q ;
wire \mcpu|data_out[4]~30_combout ;
wire \mram|ram~5_q ;
wire \A1~input_o ;
wire \mram|A_d1~0_combout ;
wire \mram|A_d1~q ;
wire \mram|A_d2~q ;
wire \mram|always4~0_combout ;
wire \mram|comb~0_combout ;
wire \mcpu|mcontroller|mem_read~1_combout ;
wire \D[0]~input_o ;
wire \mram|Add0~0_combout ;
wire \mram|cnt~0_combout ;
wire \mram|cnt~1_combout ;
wire \mram|Add0~1 ;
wire \mram|Add0~2_combout ;
wire \mram|cnt~2_combout ;
wire \mram|Add0~3 ;
wire \mram|Add0~4_combout ;
wire \mram|cnt~3_combout ;
wire \mram|cnt[2]~feeder_combout ;
wire \mram|Add0~5 ;
wire \mram|Add0~6_combout ;
wire \mram|cnt~4_combout ;
wire \mram|Add0~7 ;
wire \mram|Add0~8_combout ;
wire \mram|cnt~5_combout ;
wire \mcpu|malu|Mux0~0_combout ;
wire \mcpu|malu|Add0~0_combout ;
wire \mcpu|malu|Add0~2_cout ;
wire \mcpu|malu|Add0~3_combout ;
wire \mcpu|malu|Add0~5_combout ;
wire \mcpu|mac|Dout[0]~0_combout ;
wire \mcpu|mcontroller|Decoder0~10_combout ;
wire \mcpu|mcontroller|i_OR~q ;
wire \mcpu|mcontroller|Decoder0~7_combout ;
wire \mcpu|mcontroller|i_ADD~q ;
wire \mcpu|mcontroller|Decoder0~8_combout ;
wire \mcpu|mcontroller|i_SUB~q ;
wire \mcpu|mcontroller|Decoder0~9_combout ;
wire \mcpu|mcontroller|i_AND~q ;
wire \mcpu|mcontroller|ACload~0_combout ;
wire \mcpu|mcontroller|Decoder0~13_combout ;
wire \mcpu|mcontroller|i_CLAC~q ;
wire \mcpu|mcontroller|Decoder0~11_combout ;
wire \mcpu|mcontroller|i_NOT~q ;
wire \mcpu|mcontroller|Decoder0~12_combout ;
wire \mcpu|mcontroller|i_INAC~q ;
wire \mcpu|mcontroller|ACload~1_combout ;
wire \mcpu|mcontroller|ACload~2_combout ;
wire \mcpu|mcontroller|Decoder0~14_combout ;
wire \mcpu|mcontroller|i_MOVR~q ;
wire \mcpu|mcontroller|LDAC5~0_combout ;
wire \mcpu|mcontroller|ACload~3_combout ;
wire \mcpu|mac|Dout~8_combout ;
wire \mcpu|dbus[0]~8_combout ;
wire \mcpu|mcontroller|TRload~0_combout ;
wire \mcpu|dbus[0]~7_combout ;
wire \mcpu|dbus[0]~9_combout ;
wire \mcpu|mr|Dout[0]~feeder_combout ;
wire \mcpu|dbus[0]~6_combout ;
wire \mcpu|dbus[0]~10_combout ;
wire \mcpu|mar|Add0~0_combout ;
wire \mcpu|mar|Dout~3_combout ;
wire \mcpu|mar|Dout[0]~28_combout ;
wire \mcpu|mar|Add0~1 ;
wire \mcpu|mar|Add0~2_combout ;
wire \mcpu|mar|Dout~4_combout ;
wire \mcpu|mar|Add0~3 ;
wire \mcpu|mar|Add0~4_combout ;
wire \mcpu|dbus[2]~19_combout ;
wire \mcpu|dbus[2]~20_combout ;
wire \mcpu|dbus[2]~21_combout ;
wire \mcpu|mr|Dout[3]~feeder_combout ;
wire \mcpu|dbus[3]~23_combout ;
wire \mcpu|malu|Mux3~0_combout ;
wire \mcpu|malu|Add0~14_combout ;
wire \mcpu|malu|Add0~10_combout ;
wire \mcpu|malu|Mux1~0_combout ;
wire \mcpu|mar|Add0~5 ;
wire \mcpu|mar|Add0~7 ;
wire \mcpu|mar|Add0~8_combout ;
wire \mcpu|mar|Dout~7_combout ;
wire \D[1]~input_o ;
wire \D[2]~input_o ;
wire \D[3]~input_o ;
wire \D[4]~input_o ;
wire \D[5]~input_o ;
wire \D[6]~input_o ;
wire \D[7]~input_o ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \mcpu|mcontroller|bus2mem~combout ;
wire \mcpu|dbus[1]~13_combout ;
wire \mcpu|dbus[1]~14_combout ;
wire \mcpu|dbus[1]~15_combout ;
wire \mcpu|dbus[1]~16_combout ;
wire \mcpu|data_out[0]~27_combout ;
wire \mcpu|mcontroller|ARinc~1_combout ;
wire \mcpu|mar|Add0~9 ;
wire \mcpu|mar|Add0~10_combout ;
wire \mcpu|mar|Dout~8_combout ;
wire \mcpu|mar|Dout~9_combout ;
wire \mcpu|mar|Dout[5]~feeder_combout ;
wire \mcpu|mar|Add0~11 ;
wire \mcpu|mar|Add0~12_combout ;
wire \mcpu|mar|Dout~10_combout ;
wire \mcpu|dbus[6]~39_combout ;
wire \mcpu|malu|Mux6~0_combout ;
wire \mcpu|data_out[6]~32_combout ;
wire \mcpu|data_out[6]~25_combout ;
wire \mram|ram~7_q ;
wire \mcpu|mar|Add0~13 ;
wire \mcpu|mar|Add0~14_combout ;
wire \mcpu|mar|Dout~12_combout ;
wire \mcpu|mar|Dout~13_combout ;
wire \mcpu|mar|Dout[7]~feeder_combout ;
wire \mcpu|mar|Add0~15 ;
wire \mcpu|mar|Add0~16_combout ;
wire \mcpu|mar|Dout~14_combout ;
wire \mcpu|mar|Dout~15_combout ;
wire \mcpu|mar|Dout[8]~feeder_combout ;
wire \mcpu|mar|Add0~17 ;
wire \mcpu|mar|Add0~18_combout ;
wire \mcpu|mar|Dout~16_combout ;
wire \mcpu|mar|Dout~17_combout ;
wire \mcpu|mar|Add0~19 ;
wire \mcpu|mar|Add0~21 ;
wire \mcpu|mar|Add0~22_combout ;
wire \mcpu|mar|Dout~20_combout ;
wire \mcpu|mpc|Add0~21 ;
wire \mcpu|mpc|Add0~22_combout ;
wire \mcpu|mpc|Dout[15]~18_combout ;
wire \mcpu|mpc|Dout[11]~3_combout ;
wire \mcpu|mar|Dout~21_combout ;
wire \mcpu|mpc|Add0~23 ;
wire \mcpu|mpc|Add0~24_combout ;
wire \mcpu|mpc|Dout[12]~4_combout ;
wire \mcpu|mar|Add0~23 ;
wire \mcpu|mar|Add0~24_combout ;
wire \mcpu|mar|Dout~22_combout ;
wire \mcpu|mar|Dout~23_combout ;
wire \mcpu|mar|Dout[12]~feeder_combout ;
wire \mcpu|mpc|Add0~25 ;
wire \mcpu|mpc|Add0~26_combout ;
wire \mcpu|mpc|Dout[13]~5_combout ;
wire \mcpu|mar|Add0~25 ;
wire \mcpu|mar|Add0~26_combout ;
wire \mcpu|mar|Dout~24_combout ;
wire \mcpu|mar|Dout~25_combout ;
wire \mcpu|mar|Dout[13]~feeder_combout ;
wire \mcpu|mpc|Add0~27 ;
wire \mcpu|mpc|Add0~28_combout ;
wire \mcpu|mdr|Dout[6]~feeder_combout ;
wire \mcpu|mpc|Dout[14]~6_combout ;
wire \mcpu|mar|Add0~27 ;
wire \mcpu|mar|Add0~28_combout ;
wire \mcpu|mar|Dout~26_combout ;
wire \mcpu|mar|Dout~27_combout ;
wire \mcpu|mar|Dout[14]~feeder_combout ;
wire \mcpu|data_out[2]~28_combout ;
wire \mcpu|data_out[3]~29_combout ;
wire \mcpu|data_out[7]~33_combout ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \mram|ram~8_q ;
wire \mram|data_out~22_combout ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \mcpu|dbus[7]~44_combout ;
wire \mcpu|data_out[7]~26_combout ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \mram|data_out~21_combout ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \mcpu|dbus[6]~38_combout ;
wire \mcpu|dbus[6]~60_combout ;
wire \mcpu|malu|Add0~26_combout ;
wire \mcpu|malu|Add0~16 ;
wire \mcpu|malu|Add0~20 ;
wire \mcpu|malu|Add0~24 ;
wire \mcpu|malu|Add0~27_combout ;
wire \mcpu|malu|Add0~29_combout ;
wire \mcpu|mac|Dout[6]~6_combout ;
wire \mcpu|dbus[6]~41_combout ;
wire \mcpu|dbus[6]~40_combout ;
wire \mcpu|dbus[6]~42_combout ;
wire \mcpu|dbus[6]~43_combout ;
wire \mcpu|mar|Dout~11_combout ;
wire \mcpu|mar|Dout[6]~feeder_combout ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \mcpu|data_out[1]~22_combout ;
wire \mcpu|data_out[1]~23_combout ;
wire \mcpu|data_out[1]~24_combout ;
wire \mram|ram~2_q ;
wire \mram|data_out~11_combout ;
wire \mram|data_out~12_combout ;
wire \mcpu|dbus[1]~51_combout ;
wire \mcpu|malu|Add0~6_combout ;
wire \mcpu|malu|Add0~4 ;
wire \mcpu|malu|Add0~7_combout ;
wire \mcpu|malu|Add0~9_combout ;
wire \mcpu|mac|Dout[1]~1_combout ;
wire \mcpu|malu|Add0~8 ;
wire \mcpu|malu|Add0~12 ;
wire \mcpu|malu|Add0~15_combout ;
wire \mcpu|malu|Add0~17_combout ;
wire \mcpu|mac|Dout[3]~3_combout ;
wire \mcpu|dbus[3]~25_combout ;
wire \mcpu|dbus[3]~24_combout ;
wire \mcpu|dbus[3]~26_combout ;
wire \mram|ram~4_q ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \mram|data_out~15_combout ;
wire \mram|data_out~16_combout ;
wire \mcpu|dbus[3]~27_combout ;
wire \mcpu|mar|Add0~6_combout ;
wire \mcpu|mar|Dout~6_combout ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \mram|ram~3_q ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \mram|data_out~13_combout ;
wire \mram|data_out~14_combout ;
wire \mcpu|dbus[2]~22_combout ;
wire \mcpu|mar|Dout~5_combout ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \mram|data_out~17_combout ;
wire \mram|data_out~18_combout ;
wire \mcpu|dbus[4]~28_combout ;
wire \mcpu|dbus[4]~32_combout ;
wire \mcpu|malu|Add0~18_combout ;
wire \mcpu|malu|Add0~19_combout ;
wire \mcpu|malu|Add0~21_combout ;
wire \mcpu|mac|Dout[4]~4_combout ;
wire \mcpu|dbus[4]~29_combout ;
wire \mcpu|dbus[4]~31_combout ;
wire \mram|data_out~26_combout ;
wire \mcpu|dbus[4]~56_combout ;
wire \mcpu|dbus[4]~57_combout ;
wire \mcpu|mpc|Add0~9 ;
wire \mcpu|mpc|Add0~10_combout ;
wire \mcpu|mpc|Dout[5]~7_combout ;
wire \mcpu|mpc|Add0~11 ;
wire \mcpu|mpc|Add0~12_combout ;
wire \mcpu|mpc|Dout[6]~8_combout ;
wire \mcpu|mpc|Add0~13 ;
wire \mcpu|mpc|Add0~14_combout ;
wire \mcpu|mpc|Dout[7]~9_combout ;
wire \mcpu|mpc|Add0~15 ;
wire \mcpu|mpc|Add0~16_combout ;
wire \mcpu|mpc|Add0~17 ;
wire \mcpu|mpc|Add0~18_combout ;
wire \mcpu|mpc|Add0~19 ;
wire \mcpu|mpc|Add0~20_combout ;
wire \mcpu|mpc|Dout[10]~2_combout ;
wire \mcpu|mar|Add0~20_combout ;
wire \mcpu|mar|Dout~18_combout ;
wire \mcpu|mar|Dout~19_combout ;
wire \mram|ram~10_combout ;
wire \mram|ram~11_combout ;
wire \mram|ram~9_combout ;
wire \mram|ram~12_combout ;
wire \mram|ram~6_q ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \mram|data_out~19_combout ;
wire \mram|data_out~20_combout ;
wire \mcpu|dbus[5]~37_combout ;
wire \mcpu|malu|Add0~22_combout ;
wire \mcpu|malu|Add0~23_combout ;
wire \mcpu|malu|Add0~25_combout ;
wire \mcpu|mac|Dout[5]~5_combout ;
wire \mcpu|dbus[5]~34_combout ;
wire \mcpu|dbus[5]~35_combout ;
wire \mcpu|dbus[5]~36_combout ;
wire \mram|data_out~27_combout ;
wire \mcpu|dbus[5]~58_combout ;
wire \mcpu|dbus[5]~59_combout ;
wire \mcpu|mdr|Dout[5]~feeder_combout ;
wire \mcpu|mir|Dout[5]~feeder_combout ;
wire \mcpu|mir|Dout[6]~feeder_combout ;
wire \mcpu|mcontroller|Equal1~0_combout ;
wire \mcpu|mcontroller|i_XOR~q ;
wire \mcpu|mcontroller|Rbus~0_combout ;
wire \mcpu|dbus[0]~12_combout ;
wire \mram|data_out~25_combout ;
wire \mcpu|dbus[3]~54_combout ;
wire \mcpu|dbus[3]~55_combout ;
wire \mcpu|mir|Dout[3]~feeder_combout ;
wire \mcpu|mcontroller|alus[1]~0_combout ;
wire \mcpu|mcontroller|alus[2]~reg0_q ;
wire \mcpu|malu|Mux2~0_combout ;
wire \mcpu|malu|Add0~11_combout ;
wire \mcpu|malu|Add0~13_combout ;
wire \mcpu|mac|Dout[2]~2_combout ;
wire \mcpu|mz|Dout[0]~0_combout ;
wire \mcpu|mac|Dout[7]~10_combout ;
wire \mcpu|mac|Dout[7]~feeder_combout ;
wire \mcpu|malu|Add0~30_combout ;
wire \mcpu|malu|Add0~28 ;
wire \mcpu|malu|Add0~31_combout ;
wire \mcpu|mac|Dout[7]~9_combout ;
wire \mcpu|mac|Dout[7]~7_combout ;
wire \mcpu|mz|Dout[0]~1_combout ;
wire \mcpu|mz|Dout[0]~2_combout ;
wire \mcpu|mcontroller|PCload~0_combout ;
wire \mcpu|mcontroller|DRhbus~0_combout ;
wire \mcpu|dbus[0]~11_combout ;
wire \mcpu|dbus[0]~62_combout ;
wire \mcpu|mir|Dout[0]~feeder_combout ;
wire \mcpu|mcontroller|Decoder0~15_combout ;
wire \mcpu|mcontroller|i_NOP~q ;
wire \mcpu|mcontroller|clr~0_combout ;
wire \mcpu|mcontroller|t1~0_combout ;
wire \mcpu|mcontroller|t1~q ;
wire \mcpu|mcontroller|t2~0_combout ;
wire \mcpu|mcontroller|t2~q ;
wire \mcpu|mcontroller|t3~0_combout ;
wire \mcpu|mcontroller|t3~q ;
wire \mcpu|mcontroller|Rload~combout ;
wire \mcpu|dbus[2]~18_combout ;
wire \mcpu|dbus[2]~52_combout ;
wire \mcpu|dbus[2]~53_combout ;
wire \mcpu|mir|Dout[2]~feeder_combout ;
wire \mcpu|mcontroller|Decoder0~4_combout ;
wire \mcpu|mcontroller|i_JMPZ~q ;
wire \mcpu|mcontroller|clr~1_combout ;
wire \mcpu|mcontroller|t6~0_combout ;
wire \mcpu|mcontroller|t6~q ;
wire \mram|data_out[0]~10_combout ;
wire \mcpu|dbus[1]~17_combout ;
wire \mcpu|mir|Dout[1]~feeder_combout ;
wire \mcpu|mcontroller|Decoder0~5_combout ;
wire \mcpu|mcontroller|i_MOVAC~q ;
wire \mcpu|mcontroller|clr~2_combout ;
wire \mcpu|mcontroller|clr~3_combout ;
wire \mcpu|qtdl|clr_d1~0_combout ;
wire \mcpu|qtdl|clr_d1~q ;
wire \mcpu|qtdl|clr_d2~feeder_combout ;
wire \mcpu|qtdl|clr_d2~q ;
wire \delay|div_clk~clkctrl_outclk ;
wire \mcpu|qtdl|A_d1~0_combout ;
wire \mcpu|qtdl|A_d1~q ;
wire \mcpu|qtdl|A_d2~q ;
wire \mcpu|qtdl|clk_enable~0_combout ;
wire \mcpu|qtdl|clk_enable~1_combout ;
wire \mcpu|qtdl|clk_enable~q ;
wire \mcpu|qtdl|clk_run~combout ;
wire \mcpu|qtdl|clk_run~clkctrl_outclk ;
wire \mcpu|mcontroller|t5~0_combout ;
wire \mcpu|mcontroller|t5~q ;
wire \mcpu|dbus[7]~46_combout ;
wire \mcpu|dbus[7]~47_combout ;
wire \mcpu|dbus[7]~48_combout ;
wire \mcpu|dbus[7]~45_combout ;
wire \mcpu|dbus[7]~49_combout ;
wire \mcpu|mpc|Add0~29 ;
wire \mcpu|mpc|Add0~30_combout ;
wire \mcpu|mpc|Dout~17_combout ;
wire \mcpu|mar|Dout[15]~0_combout ;
wire \mcpu|mar|Add0~29 ;
wire \mcpu|mar|Add0~30_combout ;
wire \mram|WideOr0~combout ;
wire \mram|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mram|ram~1_q ;
wire \mram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mram|data_out~8_combout ;
wire \mram|data_out~9_combout ;
wire \mram|data_out~23_combout ;
wire \mram|data_out~24_combout ;
wire \mcpu|dbus[0]~50_combout ;
wire \mcpu|dbus[7]~61_combout ;
wire \mram|memory~0feeder_combout ;
wire \mram|memory~0_q ;
wire \mram|memory~29_combout ;
wire \mram|memory~30_combout ;
wire \mram|memory~1_q ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \mram|memory~9_combout ;
wire \mram|memory_rtl_1_bypass[0]~feeder_combout ;
wire \mram|memory~12_combout ;
wire \mram|memory_rtl_1_bypass[5]~feeder_combout ;
wire \mram|memory~11_combout ;
wire \mram|memory_rtl_1_bypass[3]~feeder_combout ;
wire \mram|memory~10_combout ;
wire \mram|memory~13_combout ;
wire \mram|memory~14_combout ;
wire \mram|Equal1~1_combout ;
wire \mram|memory~2_q ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a1 ;
wire \mram|memory~15_combout ;
wire \mram|memory~16_combout ;
wire \mram|memory~3_q ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a2 ;
wire \mram|memory~17_combout ;
wire \mram|memory~18_combout ;
wire \mram|memory~4_q ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a3 ;
wire \mram|memory~19_combout ;
wire \mram|memory~20_combout ;
wire \mram|memory~5_q ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a4 ;
wire \mram|memory~21_combout ;
wire \mram|memory~22_combout ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a5 ;
wire \mram|memory~6_q ;
wire \mram|memory~23_combout ;
wire \mram|memory~24_combout ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a6 ;
wire \mram|memory~7_q ;
wire \mram|memory~25_combout ;
wire \mram|memory~26_combout ;
wire \mram|memory~8_q ;
wire \mram|memory_rtl_1|auto_generated|ram_block1a7 ;
wire \mram|memory~27_combout ;
wire \mram|memory~28_combout ;
wire \light|div_clk~0_combout ;
wire \light|div_clk~q ;
wire \light|div_clk~clkctrl_outclk ;
wire \show|WideOr6~0_combout ;
wire \show|WideOr5~0_combout ;
wire \show|WideOr4~0_combout ;
wire \show|WideOr3~0_combout ;
wire \show|WideOr2~0_combout ;
wire \show|WideOr1~0_combout ;
wire \show|WideOr0~0_combout ;
wire \show|WideOr13~0_combout ;
wire \show|WideOr12~0_combout ;
wire \show|WideOr11~0_combout ;
wire \show|WideOr10~0_combout ;
wire \show|WideOr9~0_combout ;
wire \show|WideOr8~0_combout ;
wire \show|WideOr7~0_combout ;
wire \show|WideOr34~0_combout ;
wire \show|WideOr33~0_combout ;
wire \show|WideOr32~0_combout ;
wire \show|WideOr31~0_combout ;
wire \show|WideOr30~0_combout ;
wire \show|WideOr29~0_combout ;
wire \show|WideOr28~0_combout ;
wire \show|WideOr41~0_combout ;
wire \show|WideOr40~0_combout ;
wire \show|WideOr39~0_combout ;
wire \show|WideOr38~0_combout ;
wire \show|WideOr37~0_combout ;
wire \show|WideOr36~0_combout ;
wire \show|WideOr35~0_combout ;
wire \show|WideOr20~0_combout ;
wire \show|WideOr19~0_combout ;
wire \show|WideOr18~0_combout ;
wire \show|WideOr17~0_combout ;
wire \show|WideOr16~0_combout ;
wire \show|WideOr15~0_combout ;
wire \show|WideOr14~0_combout ;
wire \show|WideOr27~0_combout ;
wire \show|WideOr26~0_combout ;
wire \show|WideOr25~0_combout ;
wire \show|WideOr24~0_combout ;
wire \show|WideOr23~0_combout ;
wire \show|WideOr22~0_combout ;
wire \show|WideOr21~0_combout ;
wire [7:0] \mcpu|mir|Dout ;
wire [7:0] \mcpu|mr|Dout ;
wire [7:0] \mcpu|mz|Dout ;
wire [15:0] \mcpu|mpc|Dout ;
wire [7:0] \mcpu|mac|Dout ;
wire [31:0] \delay|count ;
wire [7:0] \mcpu|mtr|Dout ;
wire [7:0] \mcpu|mdr|Dout ;
wire [15:0] \mcpu|mar|Dout ;
wire [31:0] \light|count ;
wire [0:18] \mram|memory_rtl_1_bypass ;
wire [31:0] \slow|count ;
wire [6:0] \show|HEX5 ;
wire [1023:0] \mram|cnt ;
wire [6:0] \show|HEX3 ;
wire [6:0] \show|HEX4 ;
wire [6:0] \show|HEX0 ;
wire [6:0] \show|HEX1 ;
wire [6:0] \show|HEX6 ;
wire [6:0] \show|HEX2 ;

wire [8:0] \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \mram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mram|ram_rtl_0|auto_generated|ram_block1a1  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mram|ram_rtl_0|auto_generated|ram_block1a2  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mram|ram_rtl_0|auto_generated|ram_block1a3  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mram|ram_rtl_0|auto_generated|ram_block1a4  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mram|ram_rtl_0|auto_generated|ram_block1a5  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mram|ram_rtl_0|auto_generated|ram_block1a6  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mram|ram_rtl_0|auto_generated|ram_block1a7  = \mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \mram|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mram|memory_rtl_0|auto_generated|ram_block1a1  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mram|memory_rtl_0|auto_generated|ram_block1a2  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mram|memory_rtl_0|auto_generated|ram_block1a3  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mram|memory_rtl_0|auto_generated|ram_block1a4  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mram|memory_rtl_0|auto_generated|ram_block1a5  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mram|memory_rtl_0|auto_generated|ram_block1a6  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mram|memory_rtl_0|auto_generated|ram_block1a7  = \mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \mram|memory_rtl_1|auto_generated|ram_block1a0~portbdataout  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mram|memory_rtl_1|auto_generated|ram_block1a1  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mram|memory_rtl_1|auto_generated|ram_block1a2  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mram|memory_rtl_1|auto_generated|ram_block1a3  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mram|memory_rtl_1|auto_generated|ram_block1a4  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mram|memory_rtl_1|auto_generated|ram_block1a5  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mram|memory_rtl_1|auto_generated|ram_block1a6  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mram|memory_rtl_1|auto_generated|ram_block1a7  = \mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \rambus[0]~output (
	.i(\mram|data_out~9_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[0]~output .bus_hold = "false";
defparam \rambus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \rambus[1]~output (
	.i(\mram|data_out~12_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[1]~output .bus_hold = "false";
defparam \rambus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \rambus[2]~output (
	.i(\mram|data_out~14_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[2]~output .bus_hold = "false";
defparam \rambus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \rambus[3]~output (
	.i(\mram|data_out~16_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[3]~output .bus_hold = "false";
defparam \rambus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \rambus[4]~output (
	.i(\mram|data_out~18_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[4]~output .bus_hold = "false";
defparam \rambus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \rambus[5]~output (
	.i(\mram|data_out~20_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[5]~output .bus_hold = "false";
defparam \rambus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \rambus[6]~output (
	.i(\mram|data_out~23_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[6]~output .bus_hold = "false";
defparam \rambus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \rambus[7]~output (
	.i(\mram|data_out~24_combout ),
	.oe(\mram|Equal1~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rambus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rambus[7]~output .bus_hold = "false";
defparam \rambus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N16
cycloneive_io_obuf \data[0]~output (
	.i(\mcpu|dbus[0]~10_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N30
cycloneive_io_obuf \data[1]~output (
	.i(\mcpu|dbus[1]~51_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N23
cycloneive_io_obuf \data[2]~output (
	.i(\mcpu|dbus[2]~22_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N23
cycloneive_io_obuf \data[3]~output (
	.i(\mcpu|dbus[3]~27_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N2
cycloneive_io_obuf \data[4]~output (
	.i(\mcpu|dbus[4]~32_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N23
cycloneive_io_obuf \data[5]~output (
	.i(\mcpu|dbus[5]~37_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \data[6]~output (
	.i(\mcpu|dbus[6]~60_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N9
cycloneive_io_obuf \data[7]~output (
	.i(\mcpu|dbus[7]~61_combout ),
	.oe(\mcpu|dbus[0]~50_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \check_out[0]~output (
	.i(\mram|memory~14_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[0]~output .bus_hold = "false";
defparam \check_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneive_io_obuf \check_out[1]~output (
	.i(\mram|memory~16_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[1]~output .bus_hold = "false";
defparam \check_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \check_out[2]~output (
	.i(\mram|memory~18_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[2]~output .bus_hold = "false";
defparam \check_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \check_out[3]~output (
	.i(\mram|memory~20_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[3]~output .bus_hold = "false";
defparam \check_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N16
cycloneive_io_obuf \check_out[4]~output (
	.i(\mram|memory~22_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[4]~output .bus_hold = "false";
defparam \check_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \check_out[5]~output (
	.i(\mram|memory~24_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[5]~output .bus_hold = "false";
defparam \check_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N23
cycloneive_io_obuf \check_out[6]~output (
	.i(\mram|memory~26_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[6]~output .bus_hold = "false";
defparam \check_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \check_out[7]~output (
	.i(\mram|memory~28_combout ),
	.oe(\mram|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\check_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \check_out[7]~output .bus_hold = "false";
defparam \check_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N23
cycloneive_io_obuf \addr[0]~output (
	.i(\mcpu|mar|Dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cycloneive_io_obuf \addr[1]~output (
	.i(\mcpu|mar|Dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N23
cycloneive_io_obuf \addr[2]~output (
	.i(\mcpu|mar|Dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneive_io_obuf \addr[3]~output (
	.i(\mcpu|mar|Dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N16
cycloneive_io_obuf \addr[4]~output (
	.i(\mcpu|mar|Dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \addr[5]~output (
	.i(\mcpu|mar|Dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \addr[6]~output (
	.i(\mcpu|mar|Dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N2
cycloneive_io_obuf \addr[7]~output (
	.i(\mcpu|mar|Dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \addr[8]~output (
	.i(\mcpu|mar|Dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[8]~output .bus_hold = "false";
defparam \addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N16
cycloneive_io_obuf \addr[9]~output (
	.i(\mcpu|mar|Dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[9]~output .bus_hold = "false";
defparam \addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N23
cycloneive_io_obuf \addr[10]~output (
	.i(\mcpu|mar|Dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[10]~output .bus_hold = "false";
defparam \addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \addr[11]~output (
	.i(\mcpu|mar|Dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[11]~output .bus_hold = "false";
defparam \addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \addr[12]~output (
	.i(\mcpu|mar|Dout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[12]~output .bus_hold = "false";
defparam \addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \addr[13]~output (
	.i(\mcpu|mar|Dout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[13]~output .bus_hold = "false";
defparam \addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N23
cycloneive_io_obuf \addr[14]~output (
	.i(\mcpu|mar|Dout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[14]~output .bus_hold = "false";
defparam \addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N2
cycloneive_io_obuf \addr[15]~output (
	.i(\mcpu|mar|Dout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[15]~output .bus_hold = "false";
defparam \addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N2
cycloneive_io_obuf \HEX0[0]~output (
	.i(\show|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N9
cycloneive_io_obuf \HEX0[1]~output (
	.i(\show|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N2
cycloneive_io_obuf \HEX0[2]~output (
	.i(\show|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cycloneive_io_obuf \HEX0[3]~output (
	.i(\show|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N9
cycloneive_io_obuf \HEX0[4]~output (
	.i(\show|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N2
cycloneive_io_obuf \HEX0[5]~output (
	.i(\show|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N9
cycloneive_io_obuf \HEX0[6]~output (
	.i(\show|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N23
cycloneive_io_obuf \HEX1[0]~output (
	.i(\show|HEX1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N16
cycloneive_io_obuf \HEX1[1]~output (
	.i(\show|HEX1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\show|HEX1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\show|HEX1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N23
cycloneive_io_obuf \HEX1[4]~output (
	.i(\show|HEX1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \HEX1[5]~output (
	.i(\show|HEX1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N16
cycloneive_io_obuf \HEX1[6]~output (
	.i(\show|HEX1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N16
cycloneive_io_obuf \HEX2[0]~output (
	.i(\show|HEX2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \HEX2[1]~output (
	.i(\show|HEX2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \HEX2[2]~output (
	.i(\show|HEX2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N16
cycloneive_io_obuf \HEX2[3]~output (
	.i(\show|HEX2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N23
cycloneive_io_obuf \HEX2[4]~output (
	.i(\show|HEX2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \HEX2[5]~output (
	.i(\show|HEX2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \HEX2[6]~output (
	.i(\show|HEX2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N9
cycloneive_io_obuf \HEX3[0]~output (
	.i(\show|HEX3 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\show|HEX3 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \HEX3[2]~output (
	.i(\show|HEX3 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N16
cycloneive_io_obuf \HEX3[3]~output (
	.i(\show|HEX3 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\show|HEX3 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\show|HEX3 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\show|HEX3 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N2
cycloneive_io_obuf \HEX4[0]~output (
	.i(\show|HEX4 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\show|HEX4 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \HEX4[2]~output (
	.i(\show|HEX4 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N16
cycloneive_io_obuf \HEX4[3]~output (
	.i(\show|HEX4 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\show|HEX4 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N23
cycloneive_io_obuf \HEX4[5]~output (
	.i(\show|HEX4 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N2
cycloneive_io_obuf \HEX4[6]~output (
	.i(\show|HEX4 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N16
cycloneive_io_obuf \HEX5[0]~output (
	.i(\show|HEX5 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N23
cycloneive_io_obuf \HEX5[1]~output (
	.i(\show|HEX5 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\show|HEX5 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\show|HEX5 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\show|HEX5 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \HEX5[5]~output (
	.i(\show|HEX5 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneive_io_obuf \HEX5[6]~output (
	.i(\show|HEX5 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \HEX6[0]~output (
	.i(\show|HEX6 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \HEX6[3]~output (
	.i(\show|HEX6 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\show|HEX6 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\show|HEX6 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \HEX7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \HEX7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N23
cycloneive_io_obuf \HEX7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \HEX7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \HEX7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \acdbus[0]~output (
	.i(\mcpu|mac|Dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[0]~output .bus_hold = "false";
defparam \acdbus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N30
cycloneive_io_obuf \acdbus[1]~output (
	.i(\mcpu|mac|Dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[1]~output .bus_hold = "false";
defparam \acdbus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneive_io_obuf \acdbus[2]~output (
	.i(\mcpu|mac|Dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[2]~output .bus_hold = "false";
defparam \acdbus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N23
cycloneive_io_obuf \acdbus[3]~output (
	.i(\mcpu|mac|Dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[3]~output .bus_hold = "false";
defparam \acdbus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \acdbus[4]~output (
	.i(\mcpu|mac|Dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[4]~output .bus_hold = "false";
defparam \acdbus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N16
cycloneive_io_obuf \acdbus[5]~output (
	.i(\mcpu|mac|Dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[5]~output .bus_hold = "false";
defparam \acdbus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N2
cycloneive_io_obuf \acdbus[6]~output (
	.i(\mcpu|mac|Dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[6]~output .bus_hold = "false";
defparam \acdbus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \acdbus[7]~output (
	.i(\mcpu|mac|Dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acdbus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \acdbus[7]~output .bus_hold = "false";
defparam \acdbus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N9
cycloneive_io_obuf \rdbus[0]~output (
	.i(\mcpu|mr|Dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[0]~output .bus_hold = "false";
defparam \rdbus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \rdbus[1]~output (
	.i(\mcpu|mr|Dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[1]~output .bus_hold = "false";
defparam \rdbus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N9
cycloneive_io_obuf \rdbus[2]~output (
	.i(\mcpu|mr|Dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[2]~output .bus_hold = "false";
defparam \rdbus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N30
cycloneive_io_obuf \rdbus[3]~output (
	.i(\mcpu|mr|Dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[3]~output .bus_hold = "false";
defparam \rdbus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneive_io_obuf \rdbus[4]~output (
	.i(\mcpu|mr|Dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[4]~output .bus_hold = "false";
defparam \rdbus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N9
cycloneive_io_obuf \rdbus[5]~output (
	.i(\mcpu|mr|Dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[5]~output .bus_hold = "false";
defparam \rdbus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N9
cycloneive_io_obuf \rdbus[6]~output (
	.i(\mcpu|mr|Dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[6]~output .bus_hold = "false";
defparam \rdbus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \rdbus[7]~output (
	.i(\mcpu|mr|Dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdbus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rdbus[7]~output .bus_hold = "false";
defparam \rdbus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N9
cycloneive_io_obuf \cpustate_led[0]~output (
	.i(\SW1~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpustate_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpustate_led[0]~output .bus_hold = "false";
defparam \cpustate_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N9
cycloneive_io_obuf \cpustate_led[1]~output (
	.i(\SW2~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpustate_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpustate_led[1]~output .bus_hold = "false";
defparam \cpustate_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \quick_low_led~output (
	.i(\SW_choose~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\quick_low_led~output_o ),
	.obar());
// synopsys translate_off
defparam \quick_low_led~output .bus_hold = "false";
defparam \quick_low_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \read_led~output (
	.i(\mcpu|mcontroller|mem_read~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_led~output_o ),
	.obar());
// synopsys translate_off
defparam \read_led~output .bus_hold = "false";
defparam \read_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N30
cycloneive_io_obuf \write_led~output (
	.i(\mcpu|mcontroller|bus2mem~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_led~output_o ),
	.obar());
// synopsys translate_off
defparam \write_led~output .bus_hold = "false";
defparam \write_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \arload_led~output (
	.i(\mcpu|mcontroller|ARload~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\arload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \arload_led~output .bus_hold = "false";
defparam \arload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \arinc_led~output (
	.i(!\mcpu|mcontroller|ARinc~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\arinc_led~output_o ),
	.obar());
// synopsys translate_off
defparam \arinc_led~output .bus_hold = "false";
defparam \arinc_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \pcinc_led~output (
	.i(\mcpu|mcontroller|PCinc~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcinc_led~output_o ),
	.obar());
// synopsys translate_off
defparam \pcinc_led~output .bus_hold = "false";
defparam \pcinc_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N23
cycloneive_io_obuf \pcload_led~output (
	.i(\mcpu|mcontroller|PCload~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \pcload_led~output .bus_hold = "false";
defparam \pcload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \drload_led~output (
	.i(\mcpu|mcontroller|DRload~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\drload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \drload_led~output .bus_hold = "false";
defparam \drload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \trload_led~output (
	.i(\mcpu|mcontroller|TRload~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \trload_led~output .bus_hold = "false";
defparam \trload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \irload_led~output (
	.i(\mcpu|mcontroller|t2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\irload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \irload_led~output .bus_hold = "false";
defparam \irload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \rload_led~output (
	.i(\mcpu|mcontroller|Rload~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \rload_led~output .bus_hold = "false";
defparam \rload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \acload_led~output (
	.i(\mcpu|mcontroller|ACload~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \acload_led~output .bus_hold = "false";
defparam \acload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \zload_led~output (
	.i(\mcpu|mcontroller|ACload~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zload_led~output_o ),
	.obar());
// synopsys translate_off
defparam \zload_led~output .bus_hold = "false";
defparam \zload_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \pcbus_led~output (
	.i(\mcpu|mcontroller|PCbus~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \pcbus_led~output .bus_hold = "false";
defparam \pcbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N9
cycloneive_io_obuf \drhbus_led~output (
	.i(\mcpu|mcontroller|DRhbus~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\drhbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \drhbus_led~output .bus_hold = "false";
defparam \drhbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \drlbus_led~output (
	.i(\mcpu|mcontroller|DRlbus~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\drlbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \drlbus_led~output .bus_hold = "false";
defparam \drlbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N2
cycloneive_io_obuf \trbus_led~output (
	.i(\mcpu|mcontroller|DRhbus~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \trbus_led~output .bus_hold = "false";
defparam \trbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \rbus_led~output (
	.i(\mcpu|mcontroller|Rbus~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \rbus_led~output .bus_hold = "false";
defparam \rbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N23
cycloneive_io_obuf \acbus_led~output (
	.i(\mcpu|mcontroller|ACbus~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acbus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \acbus_led~output .bus_hold = "false";
defparam \acbus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N16
cycloneive_io_obuf \membus_led~output (
	.i(\mcpu|mcontroller|mem_read~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\membus_led~output_o ),
	.obar());
// synopsys translate_off
defparam \membus_led~output .bus_hold = "false";
defparam \membus_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \busmem_led~output (
	.i(\mcpu|mcontroller|bus2mem~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busmem_led~output_o ),
	.obar());
// synopsys translate_off
defparam \busmem_led~output .bus_hold = "false";
defparam \busmem_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
cycloneive_io_obuf \clr_led~output (
	.i(\mcpu|mcontroller|clr~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clr_led~output_o ),
	.obar());
// synopsys translate_off
defparam \clr_led~output .bus_hold = "false";
defparam \clr_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneive_lcell_comb \quick|div_clk~0 (
// Equation(s):
// \quick|div_clk~0_combout  = (!\rst~input_o ) # (!\quick|div_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\quick|div_clk~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\quick|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \quick|div_clk~0 .lut_mask = 16'h0FFF;
defparam \quick|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneive_lcell_comb \light|count[0]~32 (
// Equation(s):
// \light|count[0]~32_combout  = \light|count [0] $ (VCC)
// \light|count[0]~33  = CARRY(\light|count [0])

	.dataa(gnd),
	.datab(\light|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\light|count[0]~32_combout ),
	.cout(\light|count[0]~33 ));
// synopsys translate_off
defparam \light|count[0]~32 .lut_mask = 16'h33CC;
defparam \light|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \light|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[0] .is_wysiwyg = "true";
defparam \light|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneive_lcell_comb \light|count[1]~34 (
// Equation(s):
// \light|count[1]~34_combout  = (\light|count [1] & (!\light|count[0]~33 )) # (!\light|count [1] & ((\light|count[0]~33 ) # (GND)))
// \light|count[1]~35  = CARRY((!\light|count[0]~33 ) # (!\light|count [1]))

	.dataa(gnd),
	.datab(\light|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[0]~33 ),
	.combout(\light|count[1]~34_combout ),
	.cout(\light|count[1]~35 ));
// synopsys translate_off
defparam \light|count[1]~34 .lut_mask = 16'h3C3F;
defparam \light|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N3
dffeas \light|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[1] .is_wysiwyg = "true";
defparam \light|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \light|count[2]~36 (
// Equation(s):
// \light|count[2]~36_combout  = (\light|count [2] & (\light|count[1]~35  $ (GND))) # (!\light|count [2] & (!\light|count[1]~35  & VCC))
// \light|count[2]~37  = CARRY((\light|count [2] & !\light|count[1]~35 ))

	.dataa(gnd),
	.datab(\light|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[1]~35 ),
	.combout(\light|count[2]~36_combout ),
	.cout(\light|count[2]~37 ));
// synopsys translate_off
defparam \light|count[2]~36 .lut_mask = 16'hC30C;
defparam \light|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \light|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[2] .is_wysiwyg = "true";
defparam \light|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneive_lcell_comb \light|count[3]~38 (
// Equation(s):
// \light|count[3]~38_combout  = (\light|count [3] & (!\light|count[2]~37 )) # (!\light|count [3] & ((\light|count[2]~37 ) # (GND)))
// \light|count[3]~39  = CARRY((!\light|count[2]~37 ) # (!\light|count [3]))

	.dataa(\light|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[2]~37 ),
	.combout(\light|count[3]~38_combout ),
	.cout(\light|count[3]~39 ));
// synopsys translate_off
defparam \light|count[3]~38 .lut_mask = 16'h5A5F;
defparam \light|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \light|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[3] .is_wysiwyg = "true";
defparam \light|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \light|count[4]~40 (
// Equation(s):
// \light|count[4]~40_combout  = (\light|count [4] & (\light|count[3]~39  $ (GND))) # (!\light|count [4] & (!\light|count[3]~39  & VCC))
// \light|count[4]~41  = CARRY((\light|count [4] & !\light|count[3]~39 ))

	.dataa(gnd),
	.datab(\light|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[3]~39 ),
	.combout(\light|count[4]~40_combout ),
	.cout(\light|count[4]~41 ));
// synopsys translate_off
defparam \light|count[4]~40 .lut_mask = 16'hC30C;
defparam \light|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \light|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[4] .is_wysiwyg = "true";
defparam \light|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \light|count[5]~42 (
// Equation(s):
// \light|count[5]~42_combout  = (\light|count [5] & (!\light|count[4]~41 )) # (!\light|count [5] & ((\light|count[4]~41 ) # (GND)))
// \light|count[5]~43  = CARRY((!\light|count[4]~41 ) # (!\light|count [5]))

	.dataa(\light|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[4]~41 ),
	.combout(\light|count[5]~42_combout ),
	.cout(\light|count[5]~43 ));
// synopsys translate_off
defparam \light|count[5]~42 .lut_mask = 16'h5A5F;
defparam \light|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \light|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[5] .is_wysiwyg = "true";
defparam \light|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \light|count[6]~44 (
// Equation(s):
// \light|count[6]~44_combout  = (\light|count [6] & (\light|count[5]~43  $ (GND))) # (!\light|count [6] & (!\light|count[5]~43  & VCC))
// \light|count[6]~45  = CARRY((\light|count [6] & !\light|count[5]~43 ))

	.dataa(\light|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[5]~43 ),
	.combout(\light|count[6]~44_combout ),
	.cout(\light|count[6]~45 ));
// synopsys translate_off
defparam \light|count[6]~44 .lut_mask = 16'hA50A;
defparam \light|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N13
dffeas \light|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[6] .is_wysiwyg = "true";
defparam \light|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneive_lcell_comb \light|count[7]~46 (
// Equation(s):
// \light|count[7]~46_combout  = (\light|count [7] & (!\light|count[6]~45 )) # (!\light|count [7] & ((\light|count[6]~45 ) # (GND)))
// \light|count[7]~47  = CARRY((!\light|count[6]~45 ) # (!\light|count [7]))

	.dataa(gnd),
	.datab(\light|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[6]~45 ),
	.combout(\light|count[7]~46_combout ),
	.cout(\light|count[7]~47 ));
// synopsys translate_off
defparam \light|count[7]~46 .lut_mask = 16'h3C3F;
defparam \light|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N15
dffeas \light|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[7] .is_wysiwyg = "true";
defparam \light|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \light|count[8]~48 (
// Equation(s):
// \light|count[8]~48_combout  = (\light|count [8] & (\light|count[7]~47  $ (GND))) # (!\light|count [8] & (!\light|count[7]~47  & VCC))
// \light|count[8]~49  = CARRY((\light|count [8] & !\light|count[7]~47 ))

	.dataa(gnd),
	.datab(\light|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[7]~47 ),
	.combout(\light|count[8]~48_combout ),
	.cout(\light|count[8]~49 ));
// synopsys translate_off
defparam \light|count[8]~48 .lut_mask = 16'hC30C;
defparam \light|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \light|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[8] .is_wysiwyg = "true";
defparam \light|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \light|count[9]~50 (
// Equation(s):
// \light|count[9]~50_combout  = (\light|count [9] & (!\light|count[8]~49 )) # (!\light|count [9] & ((\light|count[8]~49 ) # (GND)))
// \light|count[9]~51  = CARRY((!\light|count[8]~49 ) # (!\light|count [9]))

	.dataa(gnd),
	.datab(\light|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[8]~49 ),
	.combout(\light|count[9]~50_combout ),
	.cout(\light|count[9]~51 ));
// synopsys translate_off
defparam \light|count[9]~50 .lut_mask = 16'h3C3F;
defparam \light|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \light|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[9] .is_wysiwyg = "true";
defparam \light|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneive_lcell_comb \light|count[10]~52 (
// Equation(s):
// \light|count[10]~52_combout  = (\light|count [10] & (\light|count[9]~51  $ (GND))) # (!\light|count [10] & (!\light|count[9]~51  & VCC))
// \light|count[10]~53  = CARRY((\light|count [10] & !\light|count[9]~51 ))

	.dataa(gnd),
	.datab(\light|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[9]~51 ),
	.combout(\light|count[10]~52_combout ),
	.cout(\light|count[10]~53 ));
// synopsys translate_off
defparam \light|count[10]~52 .lut_mask = 16'hC30C;
defparam \light|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N21
dffeas \light|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[10] .is_wysiwyg = "true";
defparam \light|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \light|count[11]~54 (
// Equation(s):
// \light|count[11]~54_combout  = (\light|count [11] & (!\light|count[10]~53 )) # (!\light|count [11] & ((\light|count[10]~53 ) # (GND)))
// \light|count[11]~55  = CARRY((!\light|count[10]~53 ) # (!\light|count [11]))

	.dataa(\light|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[10]~53 ),
	.combout(\light|count[11]~54_combout ),
	.cout(\light|count[11]~55 ));
// synopsys translate_off
defparam \light|count[11]~54 .lut_mask = 16'h5A5F;
defparam \light|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N23
dffeas \light|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[11] .is_wysiwyg = "true";
defparam \light|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \light|count[12]~56 (
// Equation(s):
// \light|count[12]~56_combout  = (\light|count [12] & (\light|count[11]~55  $ (GND))) # (!\light|count [12] & (!\light|count[11]~55  & VCC))
// \light|count[12]~57  = CARRY((\light|count [12] & !\light|count[11]~55 ))

	.dataa(gnd),
	.datab(\light|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[11]~55 ),
	.combout(\light|count[12]~56_combout ),
	.cout(\light|count[12]~57 ));
// synopsys translate_off
defparam \light|count[12]~56 .lut_mask = 16'hC30C;
defparam \light|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \light|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[12] .is_wysiwyg = "true";
defparam \light|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \light|count[13]~58 (
// Equation(s):
// \light|count[13]~58_combout  = (\light|count [13] & (!\light|count[12]~57 )) # (!\light|count [13] & ((\light|count[12]~57 ) # (GND)))
// \light|count[13]~59  = CARRY((!\light|count[12]~57 ) # (!\light|count [13]))

	.dataa(\light|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[12]~57 ),
	.combout(\light|count[13]~58_combout ),
	.cout(\light|count[13]~59 ));
// synopsys translate_off
defparam \light|count[13]~58 .lut_mask = 16'h5A5F;
defparam \light|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \light|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[13] .is_wysiwyg = "true";
defparam \light|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneive_lcell_comb \light|count[14]~60 (
// Equation(s):
// \light|count[14]~60_combout  = (\light|count [14] & (\light|count[13]~59  $ (GND))) # (!\light|count [14] & (!\light|count[13]~59  & VCC))
// \light|count[14]~61  = CARRY((\light|count [14] & !\light|count[13]~59 ))

	.dataa(gnd),
	.datab(\light|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[13]~59 ),
	.combout(\light|count[14]~60_combout ),
	.cout(\light|count[14]~61 ));
// synopsys translate_off
defparam \light|count[14]~60 .lut_mask = 16'hC30C;
defparam \light|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N29
dffeas \light|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[14] .is_wysiwyg = "true";
defparam \light|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneive_lcell_comb \light|count[15]~62 (
// Equation(s):
// \light|count[15]~62_combout  = (\light|count [15] & (!\light|count[14]~61 )) # (!\light|count [15] & ((\light|count[14]~61 ) # (GND)))
// \light|count[15]~63  = CARRY((!\light|count[14]~61 ) # (!\light|count [15]))

	.dataa(\light|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[14]~61 ),
	.combout(\light|count[15]~62_combout ),
	.cout(\light|count[15]~63 ));
// synopsys translate_off
defparam \light|count[15]~62 .lut_mask = 16'h5A5F;
defparam \light|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N31
dffeas \light|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[15] .is_wysiwyg = "true";
defparam \light|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \light|count[16]~64 (
// Equation(s):
// \light|count[16]~64_combout  = (\light|count [16] & (\light|count[15]~63  $ (GND))) # (!\light|count [16] & (!\light|count[15]~63  & VCC))
// \light|count[16]~65  = CARRY((\light|count [16] & !\light|count[15]~63 ))

	.dataa(gnd),
	.datab(\light|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[15]~63 ),
	.combout(\light|count[16]~64_combout ),
	.cout(\light|count[16]~65 ));
// synopsys translate_off
defparam \light|count[16]~64 .lut_mask = 16'hC30C;
defparam \light|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \light|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[16] .is_wysiwyg = "true";
defparam \light|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \light|count[17]~66 (
// Equation(s):
// \light|count[17]~66_combout  = (\light|count [17] & (!\light|count[16]~65 )) # (!\light|count [17] & ((\light|count[16]~65 ) # (GND)))
// \light|count[17]~67  = CARRY((!\light|count[16]~65 ) # (!\light|count [17]))

	.dataa(gnd),
	.datab(\light|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[16]~65 ),
	.combout(\light|count[17]~66_combout ),
	.cout(\light|count[17]~67 ));
// synopsys translate_off
defparam \light|count[17]~66 .lut_mask = 16'h3C3F;
defparam \light|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \light|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[17] .is_wysiwyg = "true";
defparam \light|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \light|count[18]~68 (
// Equation(s):
// \light|count[18]~68_combout  = (\light|count [18] & (\light|count[17]~67  $ (GND))) # (!\light|count [18] & (!\light|count[17]~67  & VCC))
// \light|count[18]~69  = CARRY((\light|count [18] & !\light|count[17]~67 ))

	.dataa(gnd),
	.datab(\light|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[17]~67 ),
	.combout(\light|count[18]~68_combout ),
	.cout(\light|count[18]~69 ));
// synopsys translate_off
defparam \light|count[18]~68 .lut_mask = 16'hC30C;
defparam \light|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \light|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[18] .is_wysiwyg = "true";
defparam \light|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \light|count[19]~70 (
// Equation(s):
// \light|count[19]~70_combout  = (\light|count [19] & (!\light|count[18]~69 )) # (!\light|count [19] & ((\light|count[18]~69 ) # (GND)))
// \light|count[19]~71  = CARRY((!\light|count[18]~69 ) # (!\light|count [19]))

	.dataa(\light|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[18]~69 ),
	.combout(\light|count[19]~70_combout ),
	.cout(\light|count[19]~71 ));
// synopsys translate_off
defparam \light|count[19]~70 .lut_mask = 16'h5A5F;
defparam \light|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \light|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[19] .is_wysiwyg = "true";
defparam \light|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \light|count[20]~72 (
// Equation(s):
// \light|count[20]~72_combout  = (\light|count [20] & (\light|count[19]~71  $ (GND))) # (!\light|count [20] & (!\light|count[19]~71  & VCC))
// \light|count[20]~73  = CARRY((\light|count [20] & !\light|count[19]~71 ))

	.dataa(gnd),
	.datab(\light|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[19]~71 ),
	.combout(\light|count[20]~72_combout ),
	.cout(\light|count[20]~73 ));
// synopsys translate_off
defparam \light|count[20]~72 .lut_mask = 16'hC30C;
defparam \light|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \light|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[20] .is_wysiwyg = "true";
defparam \light|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \light|count[21]~74 (
// Equation(s):
// \light|count[21]~74_combout  = (\light|count [21] & (!\light|count[20]~73 )) # (!\light|count [21] & ((\light|count[20]~73 ) # (GND)))
// \light|count[21]~75  = CARRY((!\light|count[20]~73 ) # (!\light|count [21]))

	.dataa(\light|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[20]~73 ),
	.combout(\light|count[21]~74_combout ),
	.cout(\light|count[21]~75 ));
// synopsys translate_off
defparam \light|count[21]~74 .lut_mask = 16'h5A5F;
defparam \light|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \light|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[21] .is_wysiwyg = "true";
defparam \light|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \light|count[22]~76 (
// Equation(s):
// \light|count[22]~76_combout  = (\light|count [22] & (\light|count[21]~75  $ (GND))) # (!\light|count [22] & (!\light|count[21]~75  & VCC))
// \light|count[22]~77  = CARRY((\light|count [22] & !\light|count[21]~75 ))

	.dataa(\light|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[21]~75 ),
	.combout(\light|count[22]~76_combout ),
	.cout(\light|count[22]~77 ));
// synopsys translate_off
defparam \light|count[22]~76 .lut_mask = 16'hA50A;
defparam \light|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \light|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[22] .is_wysiwyg = "true";
defparam \light|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \light|count[23]~78 (
// Equation(s):
// \light|count[23]~78_combout  = (\light|count [23] & (!\light|count[22]~77 )) # (!\light|count [23] & ((\light|count[22]~77 ) # (GND)))
// \light|count[23]~79  = CARRY((!\light|count[22]~77 ) # (!\light|count [23]))

	.dataa(gnd),
	.datab(\light|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[22]~77 ),
	.combout(\light|count[23]~78_combout ),
	.cout(\light|count[23]~79 ));
// synopsys translate_off
defparam \light|count[23]~78 .lut_mask = 16'h3C3F;
defparam \light|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \light|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[23] .is_wysiwyg = "true";
defparam \light|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneive_lcell_comb \mem|Equal0~6 (
// Equation(s):
// \mem|Equal0~6_combout  = (\light|count [20]) # ((\light|count [22]) # ((\light|count [21]) # (\light|count [23])))

	.dataa(\light|count [20]),
	.datab(\light|count [22]),
	.datac(\light|count [21]),
	.datad(\light|count [23]),
	.cin(gnd),
	.combout(\mem|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~6 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneive_lcell_comb \mem|Equal0~5 (
// Equation(s):
// \mem|Equal0~5_combout  = (\light|count [16]) # ((\light|count [18]) # ((\light|count [19]) # (\light|count [17])))

	.dataa(\light|count [16]),
	.datab(\light|count [18]),
	.datac(\light|count [19]),
	.datad(\light|count [17]),
	.cin(gnd),
	.combout(\mem|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~5 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \light|count[24]~80 (
// Equation(s):
// \light|count[24]~80_combout  = (\light|count [24] & (\light|count[23]~79  $ (GND))) # (!\light|count [24] & (!\light|count[23]~79  & VCC))
// \light|count[24]~81  = CARRY((\light|count [24] & !\light|count[23]~79 ))

	.dataa(gnd),
	.datab(\light|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[23]~79 ),
	.combout(\light|count[24]~80_combout ),
	.cout(\light|count[24]~81 ));
// synopsys translate_off
defparam \light|count[24]~80 .lut_mask = 16'hC30C;
defparam \light|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \light|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[24] .is_wysiwyg = "true";
defparam \light|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \light|count[25]~82 (
// Equation(s):
// \light|count[25]~82_combout  = (\light|count [25] & (!\light|count[24]~81 )) # (!\light|count [25] & ((\light|count[24]~81 ) # (GND)))
// \light|count[25]~83  = CARRY((!\light|count[24]~81 ) # (!\light|count [25]))

	.dataa(gnd),
	.datab(\light|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[24]~81 ),
	.combout(\light|count[25]~82_combout ),
	.cout(\light|count[25]~83 ));
// synopsys translate_off
defparam \light|count[25]~82 .lut_mask = 16'h3C3F;
defparam \light|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \light|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[25] .is_wysiwyg = "true";
defparam \light|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \light|count[26]~84 (
// Equation(s):
// \light|count[26]~84_combout  = (\light|count [26] & (\light|count[25]~83  $ (GND))) # (!\light|count [26] & (!\light|count[25]~83  & VCC))
// \light|count[26]~85  = CARRY((\light|count [26] & !\light|count[25]~83 ))

	.dataa(gnd),
	.datab(\light|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[25]~83 ),
	.combout(\light|count[26]~84_combout ),
	.cout(\light|count[26]~85 ));
// synopsys translate_off
defparam \light|count[26]~84 .lut_mask = 16'hC30C;
defparam \light|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \light|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[26] .is_wysiwyg = "true";
defparam \light|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \light|count[27]~86 (
// Equation(s):
// \light|count[27]~86_combout  = (\light|count [27] & (!\light|count[26]~85 )) # (!\light|count [27] & ((\light|count[26]~85 ) # (GND)))
// \light|count[27]~87  = CARRY((!\light|count[26]~85 ) # (!\light|count [27]))

	.dataa(\light|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[26]~85 ),
	.combout(\light|count[27]~86_combout ),
	.cout(\light|count[27]~87 ));
// synopsys translate_off
defparam \light|count[27]~86 .lut_mask = 16'h5A5F;
defparam \light|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \light|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[27] .is_wysiwyg = "true";
defparam \light|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \light|count[28]~88 (
// Equation(s):
// \light|count[28]~88_combout  = (\light|count [28] & (\light|count[27]~87  $ (GND))) # (!\light|count [28] & (!\light|count[27]~87  & VCC))
// \light|count[28]~89  = CARRY((\light|count [28] & !\light|count[27]~87 ))

	.dataa(gnd),
	.datab(\light|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[27]~87 ),
	.combout(\light|count[28]~88_combout ),
	.cout(\light|count[28]~89 ));
// synopsys translate_off
defparam \light|count[28]~88 .lut_mask = 16'hC30C;
defparam \light|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \light|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[28] .is_wysiwyg = "true";
defparam \light|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \light|count[29]~90 (
// Equation(s):
// \light|count[29]~90_combout  = (\light|count [29] & (!\light|count[28]~89 )) # (!\light|count [29] & ((\light|count[28]~89 ) # (GND)))
// \light|count[29]~91  = CARRY((!\light|count[28]~89 ) # (!\light|count [29]))

	.dataa(\light|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[28]~89 ),
	.combout(\light|count[29]~90_combout ),
	.cout(\light|count[29]~91 ));
// synopsys translate_off
defparam \light|count[29]~90 .lut_mask = 16'h5A5F;
defparam \light|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \light|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[29] .is_wysiwyg = "true";
defparam \light|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \light|count[30]~92 (
// Equation(s):
// \light|count[30]~92_combout  = (\light|count [30] & (\light|count[29]~91  $ (GND))) # (!\light|count [30] & (!\light|count[29]~91  & VCC))
// \light|count[30]~93  = CARRY((\light|count [30] & !\light|count[29]~91 ))

	.dataa(gnd),
	.datab(\light|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\light|count[29]~91 ),
	.combout(\light|count[30]~92_combout ),
	.cout(\light|count[30]~93 ));
// synopsys translate_off
defparam \light|count[30]~92 .lut_mask = 16'hC30C;
defparam \light|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \light|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[30] .is_wysiwyg = "true";
defparam \light|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \light|count[31]~94 (
// Equation(s):
// \light|count[31]~94_combout  = \light|count [31] $ (\light|count[30]~93 )

	.dataa(\light|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\light|count[30]~93 ),
	.combout(\light|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \light|count[31]~94 .lut_mask = 16'h5A5A;
defparam \light|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \light|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\light|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\light|div_clk~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \light|count[31] .is_wysiwyg = "true";
defparam \light|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \mem|Equal0~8 (
// Equation(s):
// \mem|Equal0~8_combout  = (\light|count [29]) # ((\light|count [30]) # ((\light|count [28]) # (\light|count [31])))

	.dataa(\light|count [29]),
	.datab(\light|count [30]),
	.datac(\light|count [28]),
	.datad(\light|count [31]),
	.cin(gnd),
	.combout(\mem|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~8 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \mem|Equal0~7 (
// Equation(s):
// \mem|Equal0~7_combout  = (\light|count [25]) # ((\light|count [27]) # ((\light|count [24]) # (\light|count [26])))

	.dataa(\light|count [25]),
	.datab(\light|count [27]),
	.datac(\light|count [24]),
	.datad(\light|count [26]),
	.cin(gnd),
	.combout(\mem|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~7 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneive_lcell_comb \mem|Equal0~9 (
// Equation(s):
// \mem|Equal0~9_combout  = (\mem|Equal0~6_combout ) # ((\mem|Equal0~5_combout ) # ((\mem|Equal0~8_combout ) # (\mem|Equal0~7_combout )))

	.dataa(\mem|Equal0~6_combout ),
	.datab(\mem|Equal0~5_combout ),
	.datac(\mem|Equal0~8_combout ),
	.datad(\mem|Equal0~7_combout ),
	.cin(gnd),
	.combout(\mem|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~9 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneive_lcell_comb \mem|Equal0~0 (
// Equation(s):
// \mem|Equal0~0_combout  = ((\light|count [2]) # ((\light|count [3]) # (!\light|count [0]))) # (!\light|count [1])

	.dataa(\light|count [1]),
	.datab(\light|count [2]),
	.datac(\light|count [0]),
	.datad(\light|count [3]),
	.cin(gnd),
	.combout(\mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~0 .lut_mask = 16'hFFDF;
defparam \mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneive_lcell_comb \mem|Equal0~3 (
// Equation(s):
// \mem|Equal0~3_combout  = (\light|count [15]) # ((\light|count [13]) # ((\light|count [12]) # (\light|count [14])))

	.dataa(\light|count [15]),
	.datab(\light|count [13]),
	.datac(\light|count [12]),
	.datad(\light|count [14]),
	.cin(gnd),
	.combout(\mem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~3 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneive_lcell_comb \mem|Equal0~1 (
// Equation(s):
// \mem|Equal0~1_combout  = (\light|count [7]) # ((\light|count [6]) # ((\light|count [4]) # (\light|count [5])))

	.dataa(\light|count [7]),
	.datab(\light|count [6]),
	.datac(\light|count [4]),
	.datad(\light|count [5]),
	.cin(gnd),
	.combout(\mem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~1 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneive_lcell_comb \mem|Equal0~2 (
// Equation(s):
// \mem|Equal0~2_combout  = (\light|count [9]) # ((\light|count [8]) # ((\light|count [11]) # (\light|count [10])))

	.dataa(\light|count [9]),
	.datab(\light|count [8]),
	.datac(\light|count [11]),
	.datad(\light|count [10]),
	.cin(gnd),
	.combout(\mem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~2 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \mem|Equal0~4 (
// Equation(s):
// \mem|Equal0~4_combout  = (\mem|Equal0~0_combout ) # ((\mem|Equal0~3_combout ) # ((\mem|Equal0~1_combout ) # (\mem|Equal0~2_combout )))

	.dataa(\mem|Equal0~0_combout ),
	.datab(\mem|Equal0~3_combout ),
	.datac(\mem|Equal0~1_combout ),
	.datad(\mem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Equal0~4 .lut_mask = 16'hFFFE;
defparam \mem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneive_lcell_comb \light|div_clk~1 (
// Equation(s):
// \light|div_clk~1_combout  = ((!\mem|Equal0~9_combout  & !\mem|Equal0~4_combout )) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\mem|Equal0~9_combout ),
	.datad(\mem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\light|div_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \light|div_clk~1 .lut_mask = 16'h555F;
defparam \light|div_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \quick|div_clk (
	.clk(\clk~input_o ),
	.d(\quick|div_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\light|div_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\quick|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \quick|div_clk .is_wysiwyg = "true";
defparam \quick|div_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N0
cycloneive_lcell_comb \slow|count[0]~32 (
// Equation(s):
// \slow|count[0]~32_combout  = \slow|count [0] $ (VCC)
// \slow|count[0]~33  = CARRY(\slow|count [0])

	.dataa(gnd),
	.datab(\slow|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slow|count[0]~32_combout ),
	.cout(\slow|count[0]~33 ));
// synopsys translate_off
defparam \slow|count[0]~32 .lut_mask = 16'h33CC;
defparam \slow|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N30
cycloneive_lcell_comb \slow|count[11]~34 (
// Equation(s):
// \slow|count[11]~34_combout  = (!\slow|Equal0~10_combout ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slow|Equal0~10_combout ),
	.cin(gnd),
	.combout(\slow|count[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slow|count[11]~34 .lut_mask = 16'h55FF;
defparam \slow|count[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N1
dffeas \slow|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[0] .is_wysiwyg = "true";
defparam \slow|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N2
cycloneive_lcell_comb \slow|count[1]~35 (
// Equation(s):
// \slow|count[1]~35_combout  = (\slow|count [1] & (!\slow|count[0]~33 )) # (!\slow|count [1] & ((\slow|count[0]~33 ) # (GND)))
// \slow|count[1]~36  = CARRY((!\slow|count[0]~33 ) # (!\slow|count [1]))

	.dataa(gnd),
	.datab(\slow|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[0]~33 ),
	.combout(\slow|count[1]~35_combout ),
	.cout(\slow|count[1]~36 ));
// synopsys translate_off
defparam \slow|count[1]~35 .lut_mask = 16'h3C3F;
defparam \slow|count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N3
dffeas \slow|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[1] .is_wysiwyg = "true";
defparam \slow|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N4
cycloneive_lcell_comb \slow|count[2]~37 (
// Equation(s):
// \slow|count[2]~37_combout  = (\slow|count [2] & (\slow|count[1]~36  $ (GND))) # (!\slow|count [2] & (!\slow|count[1]~36  & VCC))
// \slow|count[2]~38  = CARRY((\slow|count [2] & !\slow|count[1]~36 ))

	.dataa(gnd),
	.datab(\slow|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[1]~36 ),
	.combout(\slow|count[2]~37_combout ),
	.cout(\slow|count[2]~38 ));
// synopsys translate_off
defparam \slow|count[2]~37 .lut_mask = 16'hC30C;
defparam \slow|count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N5
dffeas \slow|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[2] .is_wysiwyg = "true";
defparam \slow|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N6
cycloneive_lcell_comb \slow|count[3]~39 (
// Equation(s):
// \slow|count[3]~39_combout  = (\slow|count [3] & (!\slow|count[2]~38 )) # (!\slow|count [3] & ((\slow|count[2]~38 ) # (GND)))
// \slow|count[3]~40  = CARRY((!\slow|count[2]~38 ) # (!\slow|count [3]))

	.dataa(\slow|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[2]~38 ),
	.combout(\slow|count[3]~39_combout ),
	.cout(\slow|count[3]~40 ));
// synopsys translate_off
defparam \slow|count[3]~39 .lut_mask = 16'h5A5F;
defparam \slow|count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N7
dffeas \slow|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[3] .is_wysiwyg = "true";
defparam \slow|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N8
cycloneive_lcell_comb \slow|count[4]~41 (
// Equation(s):
// \slow|count[4]~41_combout  = (\slow|count [4] & (\slow|count[3]~40  $ (GND))) # (!\slow|count [4] & (!\slow|count[3]~40  & VCC))
// \slow|count[4]~42  = CARRY((\slow|count [4] & !\slow|count[3]~40 ))

	.dataa(gnd),
	.datab(\slow|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[3]~40 ),
	.combout(\slow|count[4]~41_combout ),
	.cout(\slow|count[4]~42 ));
// synopsys translate_off
defparam \slow|count[4]~41 .lut_mask = 16'hC30C;
defparam \slow|count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N9
dffeas \slow|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[4] .is_wysiwyg = "true";
defparam \slow|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N10
cycloneive_lcell_comb \slow|count[5]~43 (
// Equation(s):
// \slow|count[5]~43_combout  = (\slow|count [5] & (!\slow|count[4]~42 )) # (!\slow|count [5] & ((\slow|count[4]~42 ) # (GND)))
// \slow|count[5]~44  = CARRY((!\slow|count[4]~42 ) # (!\slow|count [5]))

	.dataa(\slow|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[4]~42 ),
	.combout(\slow|count[5]~43_combout ),
	.cout(\slow|count[5]~44 ));
// synopsys translate_off
defparam \slow|count[5]~43 .lut_mask = 16'h5A5F;
defparam \slow|count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N11
dffeas \slow|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[5] .is_wysiwyg = "true";
defparam \slow|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N12
cycloneive_lcell_comb \slow|count[6]~45 (
// Equation(s):
// \slow|count[6]~45_combout  = (\slow|count [6] & (\slow|count[5]~44  $ (GND))) # (!\slow|count [6] & (!\slow|count[5]~44  & VCC))
// \slow|count[6]~46  = CARRY((\slow|count [6] & !\slow|count[5]~44 ))

	.dataa(\slow|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[5]~44 ),
	.combout(\slow|count[6]~45_combout ),
	.cout(\slow|count[6]~46 ));
// synopsys translate_off
defparam \slow|count[6]~45 .lut_mask = 16'hA50A;
defparam \slow|count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N13
dffeas \slow|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[6] .is_wysiwyg = "true";
defparam \slow|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N14
cycloneive_lcell_comb \slow|count[7]~47 (
// Equation(s):
// \slow|count[7]~47_combout  = (\slow|count [7] & (!\slow|count[6]~46 )) # (!\slow|count [7] & ((\slow|count[6]~46 ) # (GND)))
// \slow|count[7]~48  = CARRY((!\slow|count[6]~46 ) # (!\slow|count [7]))

	.dataa(gnd),
	.datab(\slow|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[6]~46 ),
	.combout(\slow|count[7]~47_combout ),
	.cout(\slow|count[7]~48 ));
// synopsys translate_off
defparam \slow|count[7]~47 .lut_mask = 16'h3C3F;
defparam \slow|count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N15
dffeas \slow|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[7] .is_wysiwyg = "true";
defparam \slow|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N16
cycloneive_lcell_comb \slow|count[8]~49 (
// Equation(s):
// \slow|count[8]~49_combout  = (\slow|count [8] & (\slow|count[7]~48  $ (GND))) # (!\slow|count [8] & (!\slow|count[7]~48  & VCC))
// \slow|count[8]~50  = CARRY((\slow|count [8] & !\slow|count[7]~48 ))

	.dataa(gnd),
	.datab(\slow|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[7]~48 ),
	.combout(\slow|count[8]~49_combout ),
	.cout(\slow|count[8]~50 ));
// synopsys translate_off
defparam \slow|count[8]~49 .lut_mask = 16'hC30C;
defparam \slow|count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N17
dffeas \slow|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[8] .is_wysiwyg = "true";
defparam \slow|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cycloneive_lcell_comb \slow|count[9]~51 (
// Equation(s):
// \slow|count[9]~51_combout  = (\slow|count [9] & (!\slow|count[8]~50 )) # (!\slow|count [9] & ((\slow|count[8]~50 ) # (GND)))
// \slow|count[9]~52  = CARRY((!\slow|count[8]~50 ) # (!\slow|count [9]))

	.dataa(gnd),
	.datab(\slow|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[8]~50 ),
	.combout(\slow|count[9]~51_combout ),
	.cout(\slow|count[9]~52 ));
// synopsys translate_off
defparam \slow|count[9]~51 .lut_mask = 16'h3C3F;
defparam \slow|count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N19
dffeas \slow|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[9] .is_wysiwyg = "true";
defparam \slow|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N20
cycloneive_lcell_comb \slow|count[10]~53 (
// Equation(s):
// \slow|count[10]~53_combout  = (\slow|count [10] & (\slow|count[9]~52  $ (GND))) # (!\slow|count [10] & (!\slow|count[9]~52  & VCC))
// \slow|count[10]~54  = CARRY((\slow|count [10] & !\slow|count[9]~52 ))

	.dataa(gnd),
	.datab(\slow|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[9]~52 ),
	.combout(\slow|count[10]~53_combout ),
	.cout(\slow|count[10]~54 ));
// synopsys translate_off
defparam \slow|count[10]~53 .lut_mask = 16'hC30C;
defparam \slow|count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N21
dffeas \slow|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[10] .is_wysiwyg = "true";
defparam \slow|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N22
cycloneive_lcell_comb \slow|count[11]~55 (
// Equation(s):
// \slow|count[11]~55_combout  = (\slow|count [11] & (!\slow|count[10]~54 )) # (!\slow|count [11] & ((\slow|count[10]~54 ) # (GND)))
// \slow|count[11]~56  = CARRY((!\slow|count[10]~54 ) # (!\slow|count [11]))

	.dataa(\slow|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[10]~54 ),
	.combout(\slow|count[11]~55_combout ),
	.cout(\slow|count[11]~56 ));
// synopsys translate_off
defparam \slow|count[11]~55 .lut_mask = 16'h5A5F;
defparam \slow|count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N23
dffeas \slow|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[11] .is_wysiwyg = "true";
defparam \slow|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N24
cycloneive_lcell_comb \slow|count[12]~57 (
// Equation(s):
// \slow|count[12]~57_combout  = (\slow|count [12] & (\slow|count[11]~56  $ (GND))) # (!\slow|count [12] & (!\slow|count[11]~56  & VCC))
// \slow|count[12]~58  = CARRY((\slow|count [12] & !\slow|count[11]~56 ))

	.dataa(gnd),
	.datab(\slow|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[11]~56 ),
	.combout(\slow|count[12]~57_combout ),
	.cout(\slow|count[12]~58 ));
// synopsys translate_off
defparam \slow|count[12]~57 .lut_mask = 16'hC30C;
defparam \slow|count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N25
dffeas \slow|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[12] .is_wysiwyg = "true";
defparam \slow|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N26
cycloneive_lcell_comb \slow|count[13]~59 (
// Equation(s):
// \slow|count[13]~59_combout  = (\slow|count [13] & (!\slow|count[12]~58 )) # (!\slow|count [13] & ((\slow|count[12]~58 ) # (GND)))
// \slow|count[13]~60  = CARRY((!\slow|count[12]~58 ) # (!\slow|count [13]))

	.dataa(\slow|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[12]~58 ),
	.combout(\slow|count[13]~59_combout ),
	.cout(\slow|count[13]~60 ));
// synopsys translate_off
defparam \slow|count[13]~59 .lut_mask = 16'h5A5F;
defparam \slow|count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N27
dffeas \slow|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[13] .is_wysiwyg = "true";
defparam \slow|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N28
cycloneive_lcell_comb \slow|count[14]~61 (
// Equation(s):
// \slow|count[14]~61_combout  = (\slow|count [14] & (\slow|count[13]~60  $ (GND))) # (!\slow|count [14] & (!\slow|count[13]~60  & VCC))
// \slow|count[14]~62  = CARRY((\slow|count [14] & !\slow|count[13]~60 ))

	.dataa(gnd),
	.datab(\slow|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[13]~60 ),
	.combout(\slow|count[14]~61_combout ),
	.cout(\slow|count[14]~62 ));
// synopsys translate_off
defparam \slow|count[14]~61 .lut_mask = 16'hC30C;
defparam \slow|count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N29
dffeas \slow|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[14] .is_wysiwyg = "true";
defparam \slow|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N30
cycloneive_lcell_comb \slow|count[15]~63 (
// Equation(s):
// \slow|count[15]~63_combout  = (\slow|count [15] & (!\slow|count[14]~62 )) # (!\slow|count [15] & ((\slow|count[14]~62 ) # (GND)))
// \slow|count[15]~64  = CARRY((!\slow|count[14]~62 ) # (!\slow|count [15]))

	.dataa(\slow|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[14]~62 ),
	.combout(\slow|count[15]~63_combout ),
	.cout(\slow|count[15]~64 ));
// synopsys translate_off
defparam \slow|count[15]~63 .lut_mask = 16'h5A5F;
defparam \slow|count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y21_N31
dffeas \slow|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[15] .is_wysiwyg = "true";
defparam \slow|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N0
cycloneive_lcell_comb \slow|count[16]~65 (
// Equation(s):
// \slow|count[16]~65_combout  = (\slow|count [16] & (\slow|count[15]~64  $ (GND))) # (!\slow|count [16] & (!\slow|count[15]~64  & VCC))
// \slow|count[16]~66  = CARRY((\slow|count [16] & !\slow|count[15]~64 ))

	.dataa(gnd),
	.datab(\slow|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[15]~64 ),
	.combout(\slow|count[16]~65_combout ),
	.cout(\slow|count[16]~66 ));
// synopsys translate_off
defparam \slow|count[16]~65 .lut_mask = 16'hC30C;
defparam \slow|count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N1
dffeas \slow|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[16] .is_wysiwyg = "true";
defparam \slow|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N2
cycloneive_lcell_comb \slow|count[17]~67 (
// Equation(s):
// \slow|count[17]~67_combout  = (\slow|count [17] & (!\slow|count[16]~66 )) # (!\slow|count [17] & ((\slow|count[16]~66 ) # (GND)))
// \slow|count[17]~68  = CARRY((!\slow|count[16]~66 ) # (!\slow|count [17]))

	.dataa(gnd),
	.datab(\slow|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[16]~66 ),
	.combout(\slow|count[17]~67_combout ),
	.cout(\slow|count[17]~68 ));
// synopsys translate_off
defparam \slow|count[17]~67 .lut_mask = 16'h3C3F;
defparam \slow|count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N3
dffeas \slow|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[17] .is_wysiwyg = "true";
defparam \slow|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N4
cycloneive_lcell_comb \slow|count[18]~69 (
// Equation(s):
// \slow|count[18]~69_combout  = (\slow|count [18] & (\slow|count[17]~68  $ (GND))) # (!\slow|count [18] & (!\slow|count[17]~68  & VCC))
// \slow|count[18]~70  = CARRY((\slow|count [18] & !\slow|count[17]~68 ))

	.dataa(gnd),
	.datab(\slow|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[17]~68 ),
	.combout(\slow|count[18]~69_combout ),
	.cout(\slow|count[18]~70 ));
// synopsys translate_off
defparam \slow|count[18]~69 .lut_mask = 16'hC30C;
defparam \slow|count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N5
dffeas \slow|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[18] .is_wysiwyg = "true";
defparam \slow|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N6
cycloneive_lcell_comb \slow|count[19]~71 (
// Equation(s):
// \slow|count[19]~71_combout  = (\slow|count [19] & (!\slow|count[18]~70 )) # (!\slow|count [19] & ((\slow|count[18]~70 ) # (GND)))
// \slow|count[19]~72  = CARRY((!\slow|count[18]~70 ) # (!\slow|count [19]))

	.dataa(\slow|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[18]~70 ),
	.combout(\slow|count[19]~71_combout ),
	.cout(\slow|count[19]~72 ));
// synopsys translate_off
defparam \slow|count[19]~71 .lut_mask = 16'h5A5F;
defparam \slow|count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N7
dffeas \slow|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[19] .is_wysiwyg = "true";
defparam \slow|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N8
cycloneive_lcell_comb \slow|count[20]~73 (
// Equation(s):
// \slow|count[20]~73_combout  = (\slow|count [20] & (\slow|count[19]~72  $ (GND))) # (!\slow|count [20] & (!\slow|count[19]~72  & VCC))
// \slow|count[20]~74  = CARRY((\slow|count [20] & !\slow|count[19]~72 ))

	.dataa(gnd),
	.datab(\slow|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[19]~72 ),
	.combout(\slow|count[20]~73_combout ),
	.cout(\slow|count[20]~74 ));
// synopsys translate_off
defparam \slow|count[20]~73 .lut_mask = 16'hC30C;
defparam \slow|count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N9
dffeas \slow|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[20] .is_wysiwyg = "true";
defparam \slow|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N10
cycloneive_lcell_comb \slow|count[21]~75 (
// Equation(s):
// \slow|count[21]~75_combout  = (\slow|count [21] & (!\slow|count[20]~74 )) # (!\slow|count [21] & ((\slow|count[20]~74 ) # (GND)))
// \slow|count[21]~76  = CARRY((!\slow|count[20]~74 ) # (!\slow|count [21]))

	.dataa(\slow|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[20]~74 ),
	.combout(\slow|count[21]~75_combout ),
	.cout(\slow|count[21]~76 ));
// synopsys translate_off
defparam \slow|count[21]~75 .lut_mask = 16'h5A5F;
defparam \slow|count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N11
dffeas \slow|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[21] .is_wysiwyg = "true";
defparam \slow|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N12
cycloneive_lcell_comb \slow|count[22]~77 (
// Equation(s):
// \slow|count[22]~77_combout  = (\slow|count [22] & (\slow|count[21]~76  $ (GND))) # (!\slow|count [22] & (!\slow|count[21]~76  & VCC))
// \slow|count[22]~78  = CARRY((\slow|count [22] & !\slow|count[21]~76 ))

	.dataa(\slow|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[21]~76 ),
	.combout(\slow|count[22]~77_combout ),
	.cout(\slow|count[22]~78 ));
// synopsys translate_off
defparam \slow|count[22]~77 .lut_mask = 16'hA50A;
defparam \slow|count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N13
dffeas \slow|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[22] .is_wysiwyg = "true";
defparam \slow|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N14
cycloneive_lcell_comb \slow|count[23]~79 (
// Equation(s):
// \slow|count[23]~79_combout  = (\slow|count [23] & (!\slow|count[22]~78 )) # (!\slow|count [23] & ((\slow|count[22]~78 ) # (GND)))
// \slow|count[23]~80  = CARRY((!\slow|count[22]~78 ) # (!\slow|count [23]))

	.dataa(gnd),
	.datab(\slow|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[22]~78 ),
	.combout(\slow|count[23]~79_combout ),
	.cout(\slow|count[23]~80 ));
// synopsys translate_off
defparam \slow|count[23]~79 .lut_mask = 16'h3C3F;
defparam \slow|count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N15
dffeas \slow|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[23] .is_wysiwyg = "true";
defparam \slow|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N16
cycloneive_lcell_comb \slow|count[24]~81 (
// Equation(s):
// \slow|count[24]~81_combout  = (\slow|count [24] & (\slow|count[23]~80  $ (GND))) # (!\slow|count [24] & (!\slow|count[23]~80  & VCC))
// \slow|count[24]~82  = CARRY((\slow|count [24] & !\slow|count[23]~80 ))

	.dataa(gnd),
	.datab(\slow|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[23]~80 ),
	.combout(\slow|count[24]~81_combout ),
	.cout(\slow|count[24]~82 ));
// synopsys translate_off
defparam \slow|count[24]~81 .lut_mask = 16'hC30C;
defparam \slow|count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N17
dffeas \slow|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[24] .is_wysiwyg = "true";
defparam \slow|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N18
cycloneive_lcell_comb \slow|count[25]~83 (
// Equation(s):
// \slow|count[25]~83_combout  = (\slow|count [25] & (!\slow|count[24]~82 )) # (!\slow|count [25] & ((\slow|count[24]~82 ) # (GND)))
// \slow|count[25]~84  = CARRY((!\slow|count[24]~82 ) # (!\slow|count [25]))

	.dataa(gnd),
	.datab(\slow|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[24]~82 ),
	.combout(\slow|count[25]~83_combout ),
	.cout(\slow|count[25]~84 ));
// synopsys translate_off
defparam \slow|count[25]~83 .lut_mask = 16'h3C3F;
defparam \slow|count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N19
dffeas \slow|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[25] .is_wysiwyg = "true";
defparam \slow|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N20
cycloneive_lcell_comb \slow|count[26]~85 (
// Equation(s):
// \slow|count[26]~85_combout  = (\slow|count [26] & (\slow|count[25]~84  $ (GND))) # (!\slow|count [26] & (!\slow|count[25]~84  & VCC))
// \slow|count[26]~86  = CARRY((\slow|count [26] & !\slow|count[25]~84 ))

	.dataa(gnd),
	.datab(\slow|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[25]~84 ),
	.combout(\slow|count[26]~85_combout ),
	.cout(\slow|count[26]~86 ));
// synopsys translate_off
defparam \slow|count[26]~85 .lut_mask = 16'hC30C;
defparam \slow|count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N21
dffeas \slow|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[26] .is_wysiwyg = "true";
defparam \slow|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N22
cycloneive_lcell_comb \slow|count[27]~87 (
// Equation(s):
// \slow|count[27]~87_combout  = (\slow|count [27] & (!\slow|count[26]~86 )) # (!\slow|count [27] & ((\slow|count[26]~86 ) # (GND)))
// \slow|count[27]~88  = CARRY((!\slow|count[26]~86 ) # (!\slow|count [27]))

	.dataa(\slow|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[26]~86 ),
	.combout(\slow|count[27]~87_combout ),
	.cout(\slow|count[27]~88 ));
// synopsys translate_off
defparam \slow|count[27]~87 .lut_mask = 16'h5A5F;
defparam \slow|count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N23
dffeas \slow|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[27] .is_wysiwyg = "true";
defparam \slow|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N24
cycloneive_lcell_comb \slow|count[28]~89 (
// Equation(s):
// \slow|count[28]~89_combout  = (\slow|count [28] & (\slow|count[27]~88  $ (GND))) # (!\slow|count [28] & (!\slow|count[27]~88  & VCC))
// \slow|count[28]~90  = CARRY((\slow|count [28] & !\slow|count[27]~88 ))

	.dataa(gnd),
	.datab(\slow|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[27]~88 ),
	.combout(\slow|count[28]~89_combout ),
	.cout(\slow|count[28]~90 ));
// synopsys translate_off
defparam \slow|count[28]~89 .lut_mask = 16'hC30C;
defparam \slow|count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N25
dffeas \slow|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[28] .is_wysiwyg = "true";
defparam \slow|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N26
cycloneive_lcell_comb \slow|count[29]~91 (
// Equation(s):
// \slow|count[29]~91_combout  = (\slow|count [29] & (!\slow|count[28]~90 )) # (!\slow|count [29] & ((\slow|count[28]~90 ) # (GND)))
// \slow|count[29]~92  = CARRY((!\slow|count[28]~90 ) # (!\slow|count [29]))

	.dataa(\slow|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[28]~90 ),
	.combout(\slow|count[29]~91_combout ),
	.cout(\slow|count[29]~92 ));
// synopsys translate_off
defparam \slow|count[29]~91 .lut_mask = 16'h5A5F;
defparam \slow|count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N27
dffeas \slow|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[29] .is_wysiwyg = "true";
defparam \slow|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N28
cycloneive_lcell_comb \slow|count[30]~93 (
// Equation(s):
// \slow|count[30]~93_combout  = (\slow|count [30] & (\slow|count[29]~92  $ (GND))) # (!\slow|count [30] & (!\slow|count[29]~92  & VCC))
// \slow|count[30]~94  = CARRY((\slow|count [30] & !\slow|count[29]~92 ))

	.dataa(gnd),
	.datab(\slow|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slow|count[29]~92 ),
	.combout(\slow|count[30]~93_combout ),
	.cout(\slow|count[30]~94 ));
// synopsys translate_off
defparam \slow|count[30]~93 .lut_mask = 16'hC30C;
defparam \slow|count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N29
dffeas \slow|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[30] .is_wysiwyg = "true";
defparam \slow|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N30
cycloneive_lcell_comb \slow|count[31]~95 (
// Equation(s):
// \slow|count[31]~95_combout  = \slow|count [31] $ (\slow|count[30]~94 )

	.dataa(\slow|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slow|count[30]~94 ),
	.combout(\slow|count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \slow|count[31]~95 .lut_mask = 16'h5A5A;
defparam \slow|count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y20_N31
dffeas \slow|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slow|count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slow|count[11]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \slow|count[31] .is_wysiwyg = "true";
defparam \slow|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N10
cycloneive_lcell_comb \slow|Equal0~9 (
// Equation(s):
// \slow|Equal0~9_combout  = (\slow|count [30]) # ((\slow|count [28]) # ((\slow|count [31]) # (\slow|count [29])))

	.dataa(\slow|count [30]),
	.datab(\slow|count [28]),
	.datac(\slow|count [31]),
	.datad(\slow|count [29]),
	.cin(gnd),
	.combout(\slow|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~9 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N24
cycloneive_lcell_comb \slow|Equal0~8 (
// Equation(s):
// \slow|Equal0~8_combout  = (\slow|count [25]) # ((\slow|count [24]) # ((\slow|count [27]) # (\slow|count [26])))

	.dataa(\slow|count [25]),
	.datab(\slow|count [24]),
	.datac(\slow|count [27]),
	.datad(\slow|count [26]),
	.cin(gnd),
	.combout(\slow|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~8 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N22
cycloneive_lcell_comb \slow|Equal0~2 (
// Equation(s):
// \slow|Equal0~2_combout  = (\slow|count [8]) # ((\slow|count [9]) # ((\slow|count [11]) # (\slow|count [10])))

	.dataa(\slow|count [8]),
	.datab(\slow|count [9]),
	.datac(\slow|count [11]),
	.datad(\slow|count [10]),
	.cin(gnd),
	.combout(\slow|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~2 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N4
cycloneive_lcell_comb \slow|Equal0~1 (
// Equation(s):
// \slow|Equal0~1_combout  = (\slow|count [7]) # ((\slow|count [6]) # ((\slow|count [4]) # (\slow|count [5])))

	.dataa(\slow|count [7]),
	.datab(\slow|count [6]),
	.datac(\slow|count [4]),
	.datad(\slow|count [5]),
	.cin(gnd),
	.combout(\slow|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~1 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N8
cycloneive_lcell_comb \slow|Equal0~3 (
// Equation(s):
// \slow|Equal0~3_combout  = (\slow|count [13]) # ((\slow|count [12]) # ((\slow|count [14]) # (\slow|count [15])))

	.dataa(\slow|count [13]),
	.datab(\slow|count [12]),
	.datac(\slow|count [14]),
	.datad(\slow|count [15]),
	.cin(gnd),
	.combout(\slow|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~3 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
cycloneive_lcell_comb \slow|Equal0~0 (
// Equation(s):
// \slow|Equal0~0_combout  = (\slow|count [0]) # (((\slow|count [3]) # (!\slow|count [1])) # (!\slow|count [2]))

	.dataa(\slow|count [0]),
	.datab(\slow|count [2]),
	.datac(\slow|count [3]),
	.datad(\slow|count [1]),
	.cin(gnd),
	.combout(\slow|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~0 .lut_mask = 16'hFBFF;
defparam \slow|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N14
cycloneive_lcell_comb \slow|Equal0~4 (
// Equation(s):
// \slow|Equal0~4_combout  = (\slow|Equal0~2_combout ) # ((\slow|Equal0~1_combout ) # ((\slow|Equal0~3_combout ) # (\slow|Equal0~0_combout )))

	.dataa(\slow|Equal0~2_combout ),
	.datab(\slow|Equal0~1_combout ),
	.datac(\slow|Equal0~3_combout ),
	.datad(\slow|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slow|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~4 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N26
cycloneive_lcell_comb \slow|Equal0~6 (
// Equation(s):
// \slow|Equal0~6_combout  = (\slow|count [20]) # ((\slow|count [21]) # ((\slow|count [22]) # (\slow|count [23])))

	.dataa(\slow|count [20]),
	.datab(\slow|count [21]),
	.datac(\slow|count [22]),
	.datad(\slow|count [23]),
	.cin(gnd),
	.combout(\slow|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~6 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N28
cycloneive_lcell_comb \slow|Equal0~5 (
// Equation(s):
// \slow|Equal0~5_combout  = (\slow|count [18]) # ((\slow|count [16]) # ((\slow|count [17]) # (\slow|count [19])))

	.dataa(\slow|count [18]),
	.datab(\slow|count [16]),
	.datac(\slow|count [17]),
	.datad(\slow|count [19]),
	.cin(gnd),
	.combout(\slow|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~5 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N16
cycloneive_lcell_comb \slow|Equal0~7 (
// Equation(s):
// \slow|Equal0~7_combout  = (\slow|Equal0~6_combout ) # (\slow|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slow|Equal0~6_combout ),
	.datad(\slow|Equal0~5_combout ),
	.cin(gnd),
	.combout(\slow|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~7 .lut_mask = 16'hFFF0;
defparam \slow|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N12
cycloneive_lcell_comb \slow|Equal0~10 (
// Equation(s):
// \slow|Equal0~10_combout  = (\slow|Equal0~9_combout ) # ((\slow|Equal0~8_combout ) # ((\slow|Equal0~4_combout ) # (\slow|Equal0~7_combout )))

	.dataa(\slow|Equal0~9_combout ),
	.datab(\slow|Equal0~8_combout ),
	.datac(\slow|Equal0~4_combout ),
	.datad(\slow|Equal0~7_combout ),
	.cin(gnd),
	.combout(\slow|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \slow|Equal0~10 .lut_mask = 16'hFFFE;
defparam \slow|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N20
cycloneive_lcell_comb \slow|div_clk~0 (
// Equation(s):
// \slow|div_clk~0_combout  = \slow|div_clk~q  $ (!\slow|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slow|div_clk~q ),
	.datad(\slow|Equal0~10_combout ),
	.cin(gnd),
	.combout(\slow|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \slow|div_clk~0 .lut_mask = 16'hF00F;
defparam \slow|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N21
dffeas \slow|div_clk (
	.clk(\clk~input_o ),
	.d(\slow|div_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slow|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slow|div_clk .is_wysiwyg = "true";
defparam \slow|div_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N15
cycloneive_io_ibuf \SW_choose~input (
	.i(SW_choose),
	.ibar(gnd),
	.o(\SW_choose~input_o ));
// synopsys translate_off
defparam \SW_choose~input .bus_hold = "false";
defparam \SW_choose~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \mcpu|qtdl|clk_choose (
// Equation(s):
// \mcpu|qtdl|clk_choose~combout  = LCELL((\SW_choose~input_o  & (\quick|div_clk~q )) # (!\SW_choose~input_o  & ((\slow|div_clk~q ))))

	.dataa(\quick|div_clk~q ),
	.datab(gnd),
	.datac(\slow|div_clk~q ),
	.datad(\SW_choose~input_o ),
	.cin(gnd),
	.combout(\mcpu|qtdl|clk_choose~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|clk_choose .lut_mask = 16'hAAF0;
defparam \mcpu|qtdl|clk_choose .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \mcpu|qtdl|clk_choose~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mcpu|qtdl|clk_choose~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mcpu|qtdl|clk_choose~clkctrl_outclk ));
// synopsys translate_off
defparam \mcpu|qtdl|clk_choose~clkctrl .clock_type = "global clock";
defparam \mcpu|qtdl|clk_choose~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N0
cycloneive_lcell_comb \delay|count[0]~32 (
// Equation(s):
// \delay|count[0]~32_combout  = \delay|count [0] $ (VCC)
// \delay|count[0]~33  = CARRY(\delay|count [0])

	.dataa(gnd),
	.datab(\delay|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\delay|count[0]~32_combout ),
	.cout(\delay|count[0]~33 ));
// synopsys translate_off
defparam \delay|count[0]~32 .lut_mask = 16'h33CC;
defparam \delay|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N0
cycloneive_lcell_comb \delay|count[0]~36 (
// Equation(s):
// \delay|count[0]~36_combout  = (!\delay|Equal0~10_combout ) # (!\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\delay|count[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \delay|count[0]~36 .lut_mask = 16'h0FFF;
defparam \delay|count[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N1
dffeas \delay|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[0] .is_wysiwyg = "true";
defparam \delay|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N2
cycloneive_lcell_comb \delay|count[1]~34 (
// Equation(s):
// \delay|count[1]~34_combout  = (\delay|count [1] & (!\delay|count[0]~33 )) # (!\delay|count [1] & ((\delay|count[0]~33 ) # (GND)))
// \delay|count[1]~35  = CARRY((!\delay|count[0]~33 ) # (!\delay|count [1]))

	.dataa(gnd),
	.datab(\delay|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[0]~33 ),
	.combout(\delay|count[1]~34_combout ),
	.cout(\delay|count[1]~35 ));
// synopsys translate_off
defparam \delay|count[1]~34 .lut_mask = 16'h3C3F;
defparam \delay|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N3
dffeas \delay|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[1] .is_wysiwyg = "true";
defparam \delay|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
cycloneive_lcell_comb \delay|count[2]~37 (
// Equation(s):
// \delay|count[2]~37_combout  = (\delay|count [2] & (\delay|count[1]~35  $ (GND))) # (!\delay|count [2] & (!\delay|count[1]~35  & VCC))
// \delay|count[2]~38  = CARRY((\delay|count [2] & !\delay|count[1]~35 ))

	.dataa(gnd),
	.datab(\delay|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[1]~35 ),
	.combout(\delay|count[2]~37_combout ),
	.cout(\delay|count[2]~38 ));
// synopsys translate_off
defparam \delay|count[2]~37 .lut_mask = 16'hC30C;
defparam \delay|count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N5
dffeas \delay|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[2] .is_wysiwyg = "true";
defparam \delay|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
cycloneive_lcell_comb \delay|count[3]~39 (
// Equation(s):
// \delay|count[3]~39_combout  = (\delay|count [3] & (!\delay|count[2]~38 )) # (!\delay|count [3] & ((\delay|count[2]~38 ) # (GND)))
// \delay|count[3]~40  = CARRY((!\delay|count[2]~38 ) # (!\delay|count [3]))

	.dataa(\delay|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[2]~38 ),
	.combout(\delay|count[3]~39_combout ),
	.cout(\delay|count[3]~40 ));
// synopsys translate_off
defparam \delay|count[3]~39 .lut_mask = 16'h5A5F;
defparam \delay|count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N7
dffeas \delay|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[3] .is_wysiwyg = "true";
defparam \delay|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N8
cycloneive_lcell_comb \delay|count[4]~41 (
// Equation(s):
// \delay|count[4]~41_combout  = (\delay|count [4] & (\delay|count[3]~40  $ (GND))) # (!\delay|count [4] & (!\delay|count[3]~40  & VCC))
// \delay|count[4]~42  = CARRY((\delay|count [4] & !\delay|count[3]~40 ))

	.dataa(gnd),
	.datab(\delay|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[3]~40 ),
	.combout(\delay|count[4]~41_combout ),
	.cout(\delay|count[4]~42 ));
// synopsys translate_off
defparam \delay|count[4]~41 .lut_mask = 16'hC30C;
defparam \delay|count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N9
dffeas \delay|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[4] .is_wysiwyg = "true";
defparam \delay|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N10
cycloneive_lcell_comb \delay|count[5]~43 (
// Equation(s):
// \delay|count[5]~43_combout  = (\delay|count [5] & (!\delay|count[4]~42 )) # (!\delay|count [5] & ((\delay|count[4]~42 ) # (GND)))
// \delay|count[5]~44  = CARRY((!\delay|count[4]~42 ) # (!\delay|count [5]))

	.dataa(\delay|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[4]~42 ),
	.combout(\delay|count[5]~43_combout ),
	.cout(\delay|count[5]~44 ));
// synopsys translate_off
defparam \delay|count[5]~43 .lut_mask = 16'h5A5F;
defparam \delay|count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N11
dffeas \delay|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[5] .is_wysiwyg = "true";
defparam \delay|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N12
cycloneive_lcell_comb \delay|count[6]~45 (
// Equation(s):
// \delay|count[6]~45_combout  = (\delay|count [6] & (\delay|count[5]~44  $ (GND))) # (!\delay|count [6] & (!\delay|count[5]~44  & VCC))
// \delay|count[6]~46  = CARRY((\delay|count [6] & !\delay|count[5]~44 ))

	.dataa(\delay|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[5]~44 ),
	.combout(\delay|count[6]~45_combout ),
	.cout(\delay|count[6]~46 ));
// synopsys translate_off
defparam \delay|count[6]~45 .lut_mask = 16'hA50A;
defparam \delay|count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N13
dffeas \delay|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[6] .is_wysiwyg = "true";
defparam \delay|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N14
cycloneive_lcell_comb \delay|count[7]~47 (
// Equation(s):
// \delay|count[7]~47_combout  = (\delay|count [7] & (!\delay|count[6]~46 )) # (!\delay|count [7] & ((\delay|count[6]~46 ) # (GND)))
// \delay|count[7]~48  = CARRY((!\delay|count[6]~46 ) # (!\delay|count [7]))

	.dataa(gnd),
	.datab(\delay|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[6]~46 ),
	.combout(\delay|count[7]~47_combout ),
	.cout(\delay|count[7]~48 ));
// synopsys translate_off
defparam \delay|count[7]~47 .lut_mask = 16'h3C3F;
defparam \delay|count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N15
dffeas \delay|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[7] .is_wysiwyg = "true";
defparam \delay|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
cycloneive_lcell_comb \delay|count[8]~49 (
// Equation(s):
// \delay|count[8]~49_combout  = (\delay|count [8] & (\delay|count[7]~48  $ (GND))) # (!\delay|count [8] & (!\delay|count[7]~48  & VCC))
// \delay|count[8]~50  = CARRY((\delay|count [8] & !\delay|count[7]~48 ))

	.dataa(gnd),
	.datab(\delay|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[7]~48 ),
	.combout(\delay|count[8]~49_combout ),
	.cout(\delay|count[8]~50 ));
// synopsys translate_off
defparam \delay|count[8]~49 .lut_mask = 16'hC30C;
defparam \delay|count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N17
dffeas \delay|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[8] .is_wysiwyg = "true";
defparam \delay|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
cycloneive_lcell_comb \delay|count[9]~51 (
// Equation(s):
// \delay|count[9]~51_combout  = (\delay|count [9] & (!\delay|count[8]~50 )) # (!\delay|count [9] & ((\delay|count[8]~50 ) # (GND)))
// \delay|count[9]~52  = CARRY((!\delay|count[8]~50 ) # (!\delay|count [9]))

	.dataa(gnd),
	.datab(\delay|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[8]~50 ),
	.combout(\delay|count[9]~51_combout ),
	.cout(\delay|count[9]~52 ));
// synopsys translate_off
defparam \delay|count[9]~51 .lut_mask = 16'h3C3F;
defparam \delay|count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N19
dffeas \delay|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[9] .is_wysiwyg = "true";
defparam \delay|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N20
cycloneive_lcell_comb \delay|count[10]~53 (
// Equation(s):
// \delay|count[10]~53_combout  = (\delay|count [10] & (\delay|count[9]~52  $ (GND))) # (!\delay|count [10] & (!\delay|count[9]~52  & VCC))
// \delay|count[10]~54  = CARRY((\delay|count [10] & !\delay|count[9]~52 ))

	.dataa(gnd),
	.datab(\delay|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[9]~52 ),
	.combout(\delay|count[10]~53_combout ),
	.cout(\delay|count[10]~54 ));
// synopsys translate_off
defparam \delay|count[10]~53 .lut_mask = 16'hC30C;
defparam \delay|count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N21
dffeas \delay|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[10] .is_wysiwyg = "true";
defparam \delay|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
cycloneive_lcell_comb \delay|count[11]~55 (
// Equation(s):
// \delay|count[11]~55_combout  = (\delay|count [11] & (!\delay|count[10]~54 )) # (!\delay|count [11] & ((\delay|count[10]~54 ) # (GND)))
// \delay|count[11]~56  = CARRY((!\delay|count[10]~54 ) # (!\delay|count [11]))

	.dataa(\delay|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[10]~54 ),
	.combout(\delay|count[11]~55_combout ),
	.cout(\delay|count[11]~56 ));
// synopsys translate_off
defparam \delay|count[11]~55 .lut_mask = 16'h5A5F;
defparam \delay|count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N23
dffeas \delay|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[11] .is_wysiwyg = "true";
defparam \delay|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
cycloneive_lcell_comb \delay|count[12]~57 (
// Equation(s):
// \delay|count[12]~57_combout  = (\delay|count [12] & (\delay|count[11]~56  $ (GND))) # (!\delay|count [12] & (!\delay|count[11]~56  & VCC))
// \delay|count[12]~58  = CARRY((\delay|count [12] & !\delay|count[11]~56 ))

	.dataa(gnd),
	.datab(\delay|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[11]~56 ),
	.combout(\delay|count[12]~57_combout ),
	.cout(\delay|count[12]~58 ));
// synopsys translate_off
defparam \delay|count[12]~57 .lut_mask = 16'hC30C;
defparam \delay|count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N25
dffeas \delay|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[12] .is_wysiwyg = "true";
defparam \delay|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N26
cycloneive_lcell_comb \delay|count[13]~59 (
// Equation(s):
// \delay|count[13]~59_combout  = (\delay|count [13] & (!\delay|count[12]~58 )) # (!\delay|count [13] & ((\delay|count[12]~58 ) # (GND)))
// \delay|count[13]~60  = CARRY((!\delay|count[12]~58 ) # (!\delay|count [13]))

	.dataa(\delay|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[12]~58 ),
	.combout(\delay|count[13]~59_combout ),
	.cout(\delay|count[13]~60 ));
// synopsys translate_off
defparam \delay|count[13]~59 .lut_mask = 16'h5A5F;
defparam \delay|count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N27
dffeas \delay|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[13] .is_wysiwyg = "true";
defparam \delay|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
cycloneive_lcell_comb \delay|count[14]~61 (
// Equation(s):
// \delay|count[14]~61_combout  = (\delay|count [14] & (\delay|count[13]~60  $ (GND))) # (!\delay|count [14] & (!\delay|count[13]~60  & VCC))
// \delay|count[14]~62  = CARRY((\delay|count [14] & !\delay|count[13]~60 ))

	.dataa(gnd),
	.datab(\delay|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[13]~60 ),
	.combout(\delay|count[14]~61_combout ),
	.cout(\delay|count[14]~62 ));
// synopsys translate_off
defparam \delay|count[14]~61 .lut_mask = 16'hC30C;
defparam \delay|count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N29
dffeas \delay|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[14] .is_wysiwyg = "true";
defparam \delay|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
cycloneive_lcell_comb \delay|count[15]~63 (
// Equation(s):
// \delay|count[15]~63_combout  = (\delay|count [15] & (!\delay|count[14]~62 )) # (!\delay|count [15] & ((\delay|count[14]~62 ) # (GND)))
// \delay|count[15]~64  = CARRY((!\delay|count[14]~62 ) # (!\delay|count [15]))

	.dataa(\delay|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[14]~62 ),
	.combout(\delay|count[15]~63_combout ),
	.cout(\delay|count[15]~64 ));
// synopsys translate_off
defparam \delay|count[15]~63 .lut_mask = 16'h5A5F;
defparam \delay|count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y20_N31
dffeas \delay|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[15] .is_wysiwyg = "true";
defparam \delay|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N0
cycloneive_lcell_comb \delay|count[16]~65 (
// Equation(s):
// \delay|count[16]~65_combout  = (\delay|count [16] & (\delay|count[15]~64  $ (GND))) # (!\delay|count [16] & (!\delay|count[15]~64  & VCC))
// \delay|count[16]~66  = CARRY((\delay|count [16] & !\delay|count[15]~64 ))

	.dataa(gnd),
	.datab(\delay|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[15]~64 ),
	.combout(\delay|count[16]~65_combout ),
	.cout(\delay|count[16]~66 ));
// synopsys translate_off
defparam \delay|count[16]~65 .lut_mask = 16'hC30C;
defparam \delay|count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N1
dffeas \delay|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[16] .is_wysiwyg = "true";
defparam \delay|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N2
cycloneive_lcell_comb \delay|count[17]~67 (
// Equation(s):
// \delay|count[17]~67_combout  = (\delay|count [17] & (!\delay|count[16]~66 )) # (!\delay|count [17] & ((\delay|count[16]~66 ) # (GND)))
// \delay|count[17]~68  = CARRY((!\delay|count[16]~66 ) # (!\delay|count [17]))

	.dataa(gnd),
	.datab(\delay|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[16]~66 ),
	.combout(\delay|count[17]~67_combout ),
	.cout(\delay|count[17]~68 ));
// synopsys translate_off
defparam \delay|count[17]~67 .lut_mask = 16'h3C3F;
defparam \delay|count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N3
dffeas \delay|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[17] .is_wysiwyg = "true";
defparam \delay|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N4
cycloneive_lcell_comb \delay|count[18]~69 (
// Equation(s):
// \delay|count[18]~69_combout  = (\delay|count [18] & (\delay|count[17]~68  $ (GND))) # (!\delay|count [18] & (!\delay|count[17]~68  & VCC))
// \delay|count[18]~70  = CARRY((\delay|count [18] & !\delay|count[17]~68 ))

	.dataa(gnd),
	.datab(\delay|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[17]~68 ),
	.combout(\delay|count[18]~69_combout ),
	.cout(\delay|count[18]~70 ));
// synopsys translate_off
defparam \delay|count[18]~69 .lut_mask = 16'hC30C;
defparam \delay|count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N5
dffeas \delay|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[18] .is_wysiwyg = "true";
defparam \delay|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N6
cycloneive_lcell_comb \delay|count[19]~71 (
// Equation(s):
// \delay|count[19]~71_combout  = (\delay|count [19] & (!\delay|count[18]~70 )) # (!\delay|count [19] & ((\delay|count[18]~70 ) # (GND)))
// \delay|count[19]~72  = CARRY((!\delay|count[18]~70 ) # (!\delay|count [19]))

	.dataa(\delay|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[18]~70 ),
	.combout(\delay|count[19]~71_combout ),
	.cout(\delay|count[19]~72 ));
// synopsys translate_off
defparam \delay|count[19]~71 .lut_mask = 16'h5A5F;
defparam \delay|count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N7
dffeas \delay|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[19] .is_wysiwyg = "true";
defparam \delay|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N8
cycloneive_lcell_comb \delay|count[20]~73 (
// Equation(s):
// \delay|count[20]~73_combout  = (\delay|count [20] & (\delay|count[19]~72  $ (GND))) # (!\delay|count [20] & (!\delay|count[19]~72  & VCC))
// \delay|count[20]~74  = CARRY((\delay|count [20] & !\delay|count[19]~72 ))

	.dataa(gnd),
	.datab(\delay|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[19]~72 ),
	.combout(\delay|count[20]~73_combout ),
	.cout(\delay|count[20]~74 ));
// synopsys translate_off
defparam \delay|count[20]~73 .lut_mask = 16'hC30C;
defparam \delay|count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N9
dffeas \delay|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[20] .is_wysiwyg = "true";
defparam \delay|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N10
cycloneive_lcell_comb \delay|count[21]~75 (
// Equation(s):
// \delay|count[21]~75_combout  = (\delay|count [21] & (!\delay|count[20]~74 )) # (!\delay|count [21] & ((\delay|count[20]~74 ) # (GND)))
// \delay|count[21]~76  = CARRY((!\delay|count[20]~74 ) # (!\delay|count [21]))

	.dataa(\delay|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[20]~74 ),
	.combout(\delay|count[21]~75_combout ),
	.cout(\delay|count[21]~76 ));
// synopsys translate_off
defparam \delay|count[21]~75 .lut_mask = 16'h5A5F;
defparam \delay|count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N11
dffeas \delay|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[21] .is_wysiwyg = "true";
defparam \delay|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N12
cycloneive_lcell_comb \delay|count[22]~77 (
// Equation(s):
// \delay|count[22]~77_combout  = (\delay|count [22] & (\delay|count[21]~76  $ (GND))) # (!\delay|count [22] & (!\delay|count[21]~76  & VCC))
// \delay|count[22]~78  = CARRY((\delay|count [22] & !\delay|count[21]~76 ))

	.dataa(\delay|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[21]~76 ),
	.combout(\delay|count[22]~77_combout ),
	.cout(\delay|count[22]~78 ));
// synopsys translate_off
defparam \delay|count[22]~77 .lut_mask = 16'hA50A;
defparam \delay|count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N13
dffeas \delay|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[22] .is_wysiwyg = "true";
defparam \delay|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N14
cycloneive_lcell_comb \delay|count[23]~79 (
// Equation(s):
// \delay|count[23]~79_combout  = (\delay|count [23] & (!\delay|count[22]~78 )) # (!\delay|count [23] & ((\delay|count[22]~78 ) # (GND)))
// \delay|count[23]~80  = CARRY((!\delay|count[22]~78 ) # (!\delay|count [23]))

	.dataa(gnd),
	.datab(\delay|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[22]~78 ),
	.combout(\delay|count[23]~79_combout ),
	.cout(\delay|count[23]~80 ));
// synopsys translate_off
defparam \delay|count[23]~79 .lut_mask = 16'h3C3F;
defparam \delay|count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N15
dffeas \delay|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[23] .is_wysiwyg = "true";
defparam \delay|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N16
cycloneive_lcell_comb \delay|count[24]~81 (
// Equation(s):
// \delay|count[24]~81_combout  = (\delay|count [24] & (\delay|count[23]~80  $ (GND))) # (!\delay|count [24] & (!\delay|count[23]~80  & VCC))
// \delay|count[24]~82  = CARRY((\delay|count [24] & !\delay|count[23]~80 ))

	.dataa(gnd),
	.datab(\delay|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[23]~80 ),
	.combout(\delay|count[24]~81_combout ),
	.cout(\delay|count[24]~82 ));
// synopsys translate_off
defparam \delay|count[24]~81 .lut_mask = 16'hC30C;
defparam \delay|count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N17
dffeas \delay|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[24] .is_wysiwyg = "true";
defparam \delay|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N18
cycloneive_lcell_comb \delay|count[25]~83 (
// Equation(s):
// \delay|count[25]~83_combout  = (\delay|count [25] & (!\delay|count[24]~82 )) # (!\delay|count [25] & ((\delay|count[24]~82 ) # (GND)))
// \delay|count[25]~84  = CARRY((!\delay|count[24]~82 ) # (!\delay|count [25]))

	.dataa(gnd),
	.datab(\delay|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[24]~82 ),
	.combout(\delay|count[25]~83_combout ),
	.cout(\delay|count[25]~84 ));
// synopsys translate_off
defparam \delay|count[25]~83 .lut_mask = 16'h3C3F;
defparam \delay|count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N19
dffeas \delay|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[25] .is_wysiwyg = "true";
defparam \delay|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N20
cycloneive_lcell_comb \delay|count[26]~85 (
// Equation(s):
// \delay|count[26]~85_combout  = (\delay|count [26] & (\delay|count[25]~84  $ (GND))) # (!\delay|count [26] & (!\delay|count[25]~84  & VCC))
// \delay|count[26]~86  = CARRY((\delay|count [26] & !\delay|count[25]~84 ))

	.dataa(gnd),
	.datab(\delay|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[25]~84 ),
	.combout(\delay|count[26]~85_combout ),
	.cout(\delay|count[26]~86 ));
// synopsys translate_off
defparam \delay|count[26]~85 .lut_mask = 16'hC30C;
defparam \delay|count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N21
dffeas \delay|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[26] .is_wysiwyg = "true";
defparam \delay|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N22
cycloneive_lcell_comb \delay|count[27]~87 (
// Equation(s):
// \delay|count[27]~87_combout  = (\delay|count [27] & (!\delay|count[26]~86 )) # (!\delay|count [27] & ((\delay|count[26]~86 ) # (GND)))
// \delay|count[27]~88  = CARRY((!\delay|count[26]~86 ) # (!\delay|count [27]))

	.dataa(\delay|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[26]~86 ),
	.combout(\delay|count[27]~87_combout ),
	.cout(\delay|count[27]~88 ));
// synopsys translate_off
defparam \delay|count[27]~87 .lut_mask = 16'h5A5F;
defparam \delay|count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N23
dffeas \delay|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[27] .is_wysiwyg = "true";
defparam \delay|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N10
cycloneive_lcell_comb \delay|Equal0~8 (
// Equation(s):
// \delay|Equal0~8_combout  = (\delay|count [24]) # ((\delay|count [27]) # ((\delay|count [25]) # (\delay|count [26])))

	.dataa(\delay|count [24]),
	.datab(\delay|count [27]),
	.datac(\delay|count [25]),
	.datad(\delay|count [26]),
	.cin(gnd),
	.combout(\delay|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~8 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N24
cycloneive_lcell_comb \delay|count[28]~89 (
// Equation(s):
// \delay|count[28]~89_combout  = (\delay|count [28] & (\delay|count[27]~88  $ (GND))) # (!\delay|count [28] & (!\delay|count[27]~88  & VCC))
// \delay|count[28]~90  = CARRY((\delay|count [28] & !\delay|count[27]~88 ))

	.dataa(gnd),
	.datab(\delay|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[27]~88 ),
	.combout(\delay|count[28]~89_combout ),
	.cout(\delay|count[28]~90 ));
// synopsys translate_off
defparam \delay|count[28]~89 .lut_mask = 16'hC30C;
defparam \delay|count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N25
dffeas \delay|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[28] .is_wysiwyg = "true";
defparam \delay|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N26
cycloneive_lcell_comb \delay|count[29]~91 (
// Equation(s):
// \delay|count[29]~91_combout  = (\delay|count [29] & (!\delay|count[28]~90 )) # (!\delay|count [29] & ((\delay|count[28]~90 ) # (GND)))
// \delay|count[29]~92  = CARRY((!\delay|count[28]~90 ) # (!\delay|count [29]))

	.dataa(\delay|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[28]~90 ),
	.combout(\delay|count[29]~91_combout ),
	.cout(\delay|count[29]~92 ));
// synopsys translate_off
defparam \delay|count[29]~91 .lut_mask = 16'h5A5F;
defparam \delay|count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N27
dffeas \delay|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[29] .is_wysiwyg = "true";
defparam \delay|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N28
cycloneive_lcell_comb \delay|count[30]~93 (
// Equation(s):
// \delay|count[30]~93_combout  = (\delay|count [30] & (\delay|count[29]~92  $ (GND))) # (!\delay|count [30] & (!\delay|count[29]~92  & VCC))
// \delay|count[30]~94  = CARRY((\delay|count [30] & !\delay|count[29]~92 ))

	.dataa(gnd),
	.datab(\delay|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\delay|count[29]~92 ),
	.combout(\delay|count[30]~93_combout ),
	.cout(\delay|count[30]~94 ));
// synopsys translate_off
defparam \delay|count[30]~93 .lut_mask = 16'hC30C;
defparam \delay|count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N29
dffeas \delay|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[30] .is_wysiwyg = "true";
defparam \delay|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N30
cycloneive_lcell_comb \delay|count[31]~95 (
// Equation(s):
// \delay|count[31]~95_combout  = \delay|count [31] $ (\delay|count[30]~94 )

	.dataa(\delay|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\delay|count[30]~94 ),
	.combout(\delay|count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \delay|count[31]~95 .lut_mask = 16'h5A5A;
defparam \delay|count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y19_N31
dffeas \delay|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\delay|count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \delay|count[31] .is_wysiwyg = "true";
defparam \delay|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N14
cycloneive_lcell_comb \delay|Equal0~9 (
// Equation(s):
// \delay|Equal0~9_combout  = (\delay|count [29]) # ((\delay|count [28]) # ((\delay|count [30]) # (\delay|count [31])))

	.dataa(\delay|count [29]),
	.datab(\delay|count [28]),
	.datac(\delay|count [30]),
	.datad(\delay|count [31]),
	.cin(gnd),
	.combout(\delay|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~9 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N22
cycloneive_lcell_comb \delay|Equal0~6 (
// Equation(s):
// \delay|Equal0~6_combout  = (\delay|count [21]) # ((\delay|count [23]) # ((\delay|count [22]) # (\delay|count [20])))

	.dataa(\delay|count [21]),
	.datab(\delay|count [23]),
	.datac(\delay|count [22]),
	.datad(\delay|count [20]),
	.cin(gnd),
	.combout(\delay|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~6 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N20
cycloneive_lcell_comb \delay|Equal0~5 (
// Equation(s):
// \delay|Equal0~5_combout  = (\delay|count [17]) # ((\delay|count [19]) # ((\delay|count [18]) # (\delay|count [16])))

	.dataa(\delay|count [17]),
	.datab(\delay|count [19]),
	.datac(\delay|count [18]),
	.datad(\delay|count [16]),
	.cin(gnd),
	.combout(\delay|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~5 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N8
cycloneive_lcell_comb \delay|Equal0~7 (
// Equation(s):
// \delay|Equal0~7_combout  = (\delay|Equal0~6_combout ) # (\delay|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\delay|Equal0~6_combout ),
	.datad(\delay|Equal0~5_combout ),
	.cin(gnd),
	.combout(\delay|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~7 .lut_mask = 16'hFFF0;
defparam \delay|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N26
cycloneive_lcell_comb \delay|Equal0~1 (
// Equation(s):
// \delay|Equal0~1_combout  = (\delay|count [7]) # ((\delay|count [6]) # ((\delay|count [4]) # (\delay|count [5])))

	.dataa(\delay|count [7]),
	.datab(\delay|count [6]),
	.datac(\delay|count [4]),
	.datad(\delay|count [5]),
	.cin(gnd),
	.combout(\delay|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~1 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N4
cycloneive_lcell_comb \delay|Equal0~0 (
// Equation(s):
// \delay|Equal0~0_combout  = (\delay|count [2]) # ((\delay|count [1]) # ((\delay|count [3]) # (!\delay|count [0])))

	.dataa(\delay|count [2]),
	.datab(\delay|count [1]),
	.datac(\delay|count [3]),
	.datad(\delay|count [0]),
	.cin(gnd),
	.combout(\delay|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~0 .lut_mask = 16'hFEFF;
defparam \delay|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N30
cycloneive_lcell_comb \delay|Equal0~3 (
// Equation(s):
// \delay|Equal0~3_combout  = (\delay|count [14]) # ((\delay|count [15]) # ((\delay|count [12]) # (\delay|count [13])))

	.dataa(\delay|count [14]),
	.datab(\delay|count [15]),
	.datac(\delay|count [12]),
	.datad(\delay|count [13]),
	.cin(gnd),
	.combout(\delay|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~3 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N16
cycloneive_lcell_comb \delay|Equal0~2 (
// Equation(s):
// \delay|Equal0~2_combout  = (\delay|count [10]) # ((\delay|count [11]) # ((\delay|count [8]) # (\delay|count [9])))

	.dataa(\delay|count [10]),
	.datab(\delay|count [11]),
	.datac(\delay|count [8]),
	.datad(\delay|count [9]),
	.cin(gnd),
	.combout(\delay|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~2 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N6
cycloneive_lcell_comb \delay|Equal0~4 (
// Equation(s):
// \delay|Equal0~4_combout  = (\delay|Equal0~1_combout ) # ((\delay|Equal0~0_combout ) # ((\delay|Equal0~3_combout ) # (\delay|Equal0~2_combout )))

	.dataa(\delay|Equal0~1_combout ),
	.datab(\delay|Equal0~0_combout ),
	.datac(\delay|Equal0~3_combout ),
	.datad(\delay|Equal0~2_combout ),
	.cin(gnd),
	.combout(\delay|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~4 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N28
cycloneive_lcell_comb \delay|Equal0~10 (
// Equation(s):
// \delay|Equal0~10_combout  = (\delay|Equal0~8_combout ) # ((\delay|Equal0~9_combout ) # ((\delay|Equal0~7_combout ) # (\delay|Equal0~4_combout )))

	.dataa(\delay|Equal0~8_combout ),
	.datab(\delay|Equal0~9_combout ),
	.datac(\delay|Equal0~7_combout ),
	.datad(\delay|Equal0~4_combout ),
	.cin(gnd),
	.combout(\delay|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \delay|Equal0~10 .lut_mask = 16'hFFFE;
defparam \delay|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N24
cycloneive_lcell_comb \delay|div_clk~0 (
// Equation(s):
// \delay|div_clk~0_combout  = \delay|div_clk~q  $ (!\delay|Equal0~10_combout )

	.dataa(\delay|div_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\delay|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \delay|div_clk~0 .lut_mask = 16'hAA55;
defparam \delay|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N12
cycloneive_lcell_comb \delay|div_clk~feeder (
// Equation(s):
// \delay|div_clk~feeder_combout  = \delay|div_clk~0_combout 

	.dataa(gnd),
	.datab(\delay|div_clk~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\delay|div_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \delay|div_clk~feeder .lut_mask = 16'hCCCC;
defparam \delay|div_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N13
dffeas \delay|div_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay|div_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delay|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \delay|div_clk .is_wysiwyg = "true";
defparam \delay|div_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N1
cycloneive_io_ibuf \SW2~input (
	.i(SW2),
	.ibar(gnd),
	.o(\SW2~input_o ));
// synopsys translate_off
defparam \SW2~input .bus_hold = "false";
defparam \SW2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N8
cycloneive_io_ibuf \SW1~input (
	.i(SW1),
	.ibar(gnd),
	.o(\SW1~input_o ));
// synopsys translate_off
defparam \SW1~input .bus_hold = "false";
defparam \SW1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \mram|Equal1~0 (
// Equation(s):
// \mram|Equal1~0_combout  = (\SW2~input_o  & \SW1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW2~input_o ),
	.datad(\SW1~input_o ),
	.cin(gnd),
	.combout(\mram|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mram|Equal1~0 .lut_mask = 16'hF000;
defparam \mram|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \mcpu|mcontroller|t0~0 (
// Equation(s):
// \mcpu|mcontroller|t0~0_combout  = !\mcpu|mcontroller|clr~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mcontroller|clr~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t0~0 .lut_mask = 16'h00FF;
defparam \mcpu|mcontroller|t0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \mcpu|mcontroller|reset (
// Equation(s):
// \mcpu|mcontroller|reset~combout  = ((!\rst~input_o ) # (!\SW1~input_o )) # (!\SW2~input_o )

	.dataa(\SW2~input_o ),
	.datab(gnd),
	.datac(\SW1~input_o ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|reset~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|reset .lut_mask = 16'h5FFF;
defparam \mcpu|mcontroller|reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \mcpu|mcontroller|reset~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mcpu|mcontroller|reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mcpu|mcontroller|reset~clkctrl_outclk ));
// synopsys translate_off
defparam \mcpu|mcontroller|reset~clkctrl .clock_type = "global clock";
defparam \mcpu|mcontroller|reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X62_Y28_N23
dffeas \mcpu|mcontroller|t0 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t0~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t0 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \mcpu|mcontroller|PCbus (
// Equation(s):
// \mcpu|mcontroller|PCbus~combout  = (\mcpu|mcontroller|t2~q ) # (!\mcpu|mcontroller|t0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mcontroller|t0~q ),
	.datad(\mcpu|mcontroller|t2~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|PCbus~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|PCbus .lut_mask = 16'hFF0F;
defparam \mcpu|mcontroller|PCbus .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \mcpu|mcontroller|alus[2]~reg0feeder (
// Equation(s):
// \mcpu|mcontroller|alus[2]~reg0feeder_combout  = \mcpu|mir|Dout [2]

	.dataa(\mcpu|mir|Dout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mcontroller|alus[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|alus[2]~reg0feeder .lut_mask = 16'hAAAA;
defparam \mcpu|mcontroller|alus[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~6 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~6_combout  = (\mcpu|mir|Dout [1] & (\mcpu|mir|Dout [2] & (!\mcpu|mir|Dout [0] & \mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~6 .lut_mask = 16'h0800;
defparam \mcpu|mcontroller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneive_lcell_comb \mcpu|mir|Dout[7]~feeder (
// Equation(s):
// \mcpu|mir|Dout[7]~feeder_combout  = \mcpu|mdr|Dout [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|Dout [7]),
	.cin(gnd),
	.combout(\mcpu|mir|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|Dout[7]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N13
dffeas \mcpu|mir|Dout[7] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|Dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[7] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N17
dffeas \mcpu|mr|Dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[5]~59_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[5] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \mcpu|dbus[5]~33 (
// Equation(s):
// \mcpu|dbus[5]~33_combout  = (\mcpu|mr|Dout [5]) # (!\mcpu|mcontroller|Rbus~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mr|Dout [5]),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~33 .lut_mask = 16'hF0FF;
defparam \mcpu|dbus[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneive_lcell_comb \mcpu|mcontroller|Mux1~0 (
// Equation(s):
// \mcpu|mcontroller|Mux1~0_combout  = \mcpu|mir|Dout [1] $ (((!\mcpu|mir|Dout [2] & \mcpu|mir|Dout [0])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Mux1~0 .lut_mask = 16'h9A9A;
defparam \mcpu|mcontroller|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N3
dffeas \mcpu|mcontroller|alus[1]~reg0 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|alus[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|alus[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|alus[1]~reg0 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|alus[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneive_lcell_comb \mcpu|mcontroller|Mux0~0 (
// Equation(s):
// \mcpu|mcontroller|Mux0~0_combout  = \mcpu|mir|Dout [0] $ (((\mcpu|mir|Dout [1]) # (!\mcpu|mir|Dout [2])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [0]),
	.datac(\mcpu|mir|Dout [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Mux0~0 .lut_mask = 16'h6363;
defparam \mcpu|mcontroller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N5
dffeas \mcpu|mcontroller|alus[0]~reg0 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|alus[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|alus[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|alus[0]~reg0 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|alus[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \mcpu|malu|Mux5~0 (
// Equation(s):
// \mcpu|malu|Mux5~0_combout  = (\mcpu|mac|Dout [5] & ((\mcpu|dbus[5]~59_combout  & (!\mcpu|mcontroller|alus[1]~reg0_q )) # (!\mcpu|dbus[5]~59_combout  & ((\mcpu|mcontroller|alus[0]~reg0_q ))))) # (!\mcpu|mac|Dout [5] & ((\mcpu|mcontroller|alus[0]~reg0_q  & 
// ((\mcpu|dbus[5]~59_combout ))) # (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|mcontroller|alus[1]~reg0_q ))))

	.dataa(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datac(\mcpu|dbus[5]~59_combout ),
	.datad(\mcpu|mac|Dout [5]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux5~0 .lut_mask = 16'h5CE2;
defparam \mcpu|malu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneive_lcell_comb \mem|div_clk~0 (
// Equation(s):
// \mem|div_clk~0_combout  = (!\mem|div_clk~q ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem|div_clk~q ),
	.cin(gnd),
	.combout(\mem|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|div_clk~0 .lut_mask = 16'h55FF;
defparam \mem|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \mem|div_clk~feeder (
// Equation(s):
// \mem|div_clk~feeder_combout  = \mem|div_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem|div_clk~0_combout ),
	.cin(gnd),
	.combout(\mem|div_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem|div_clk~feeder .lut_mask = 16'hFF00;
defparam \mem|div_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \mem|div_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem|div_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\light|div_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|div_clk .is_wysiwyg = "true";
defparam \mem|div_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \mem|div_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mem|div_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mem|div_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \mem|div_clk~clkctrl .clock_type = "global clock";
defparam \mem|div_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \mcpu|mcontroller|t7~0 (
// Equation(s):
// \mcpu|mcontroller|t7~0_combout  = (\mcpu|mcontroller|t6~q  & (!\mcpu|mcontroller|clr~2_combout  & (!\mcpu|mcontroller|clr~1_combout  & !\mcpu|mcontroller|clr~0_combout )))

	.dataa(\mcpu|mcontroller|t6~q ),
	.datab(\mcpu|mcontroller|clr~2_combout ),
	.datac(\mcpu|mcontroller|clr~1_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t7~0 .lut_mask = 16'h0002;
defparam \mcpu|mcontroller|t7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N11
dffeas \mcpu|mcontroller|t7 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t7~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t7 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~2 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~2_combout  = (\mcpu|mir|Dout [1] & (!\mcpu|mir|Dout [2] & (!\mcpu|mir|Dout [0] & !\mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~2 .lut_mask = 16'h0002;
defparam \mcpu|mcontroller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \mcpu|mcontroller|i_STAC (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_STAC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_STAC .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_STAC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \mcpu|data_out[5]~31 (
// Equation(s):
// \mcpu|data_out[5]~31_combout  = (((\mcpu|dbus[5]~37_combout ) # (!\mcpu|mcontroller|i_STAC~q )) # (!\mcpu|dbus[0]~12_combout )) # (!\mcpu|mcontroller|t7~q )

	.dataa(\mcpu|mcontroller|t7~q ),
	.datab(\mcpu|dbus[0]~12_combout ),
	.datac(\mcpu|mcontroller|i_STAC~q ),
	.datad(\mcpu|dbus[5]~37_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[5]~31 .lut_mask = 16'hFF7F;
defparam \mcpu|data_out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~0 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~0_combout  = (!\mcpu|mir|Dout [1] & (!\mcpu|mir|Dout [2] & (\mcpu|mir|Dout [0] & !\mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~0 .lut_mask = 16'h0010;
defparam \mcpu|mcontroller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N21
dffeas \mcpu|mcontroller|i_LDAC (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_LDAC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_LDAC .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_LDAC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \mcpu|mcontroller|ARload~0 (
// Equation(s):
// \mcpu|mcontroller|ARload~0_combout  = (\mcpu|mcontroller|PCbus~combout ) # ((\mcpu|mcontroller|t5~q  & ((\mcpu|mcontroller|i_STAC~q ) # (\mcpu|mcontroller|i_LDAC~q ))))

	.dataa(\mcpu|mcontroller|PCbus~combout ),
	.datab(\mcpu|mcontroller|t5~q ),
	.datac(\mcpu|mcontroller|i_STAC~q ),
	.datad(\mcpu|mcontroller|i_LDAC~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ARload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ARload~0 .lut_mask = 16'hEEEA;
defparam \mcpu|mcontroller|ARload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \mcpu|mpc|Dout[9]~1 (
// Equation(s):
// \mcpu|mpc|Dout[9]~1_combout  = (\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mpc|Dout [9]))) # (!\mcpu|mcontroller|PCbus~combout  & (\mcpu|mdr|Dout [1]))

	.dataa(\mcpu|mdr|Dout [1]),
	.datab(gnd),
	.datac(\mcpu|mpc|Dout [9]),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[9]~1 .lut_mask = 16'hF0AA;
defparam \mcpu|mpc|Dout[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \mcpu|mpc|Dout[8]~0 (
// Equation(s):
// \mcpu|mpc|Dout[8]~0_combout  = (\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mpc|Dout [8]))) # (!\mcpu|mcontroller|PCbus~combout  & (\mcpu|mdr|Dout [0]))

	.dataa(gnd),
	.datab(\mcpu|mdr|Dout [0]),
	.datac(\mcpu|mpc|Dout [8]),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[8]~0 .lut_mask = 16'hF0CC;
defparam \mcpu|mpc|Dout[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \mcpu|mcontroller|t4~0 (
// Equation(s):
// \mcpu|mcontroller|t4~0_combout  = (\mcpu|mcontroller|t3~q  & (!\mcpu|mcontroller|clr~2_combout  & (!\mcpu|mcontroller|clr~1_combout  & !\mcpu|mcontroller|clr~0_combout )))

	.dataa(\mcpu|mcontroller|t3~q ),
	.datab(\mcpu|mcontroller|clr~2_combout ),
	.datac(\mcpu|mcontroller|clr~1_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t4~0 .lut_mask = 16'h0002;
defparam \mcpu|mcontroller|t4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N13
dffeas \mcpu|mcontroller|t4 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t4~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t4 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \mcpu|mcontroller|PCinc~0 (
// Equation(s):
// \mcpu|mcontroller|PCinc~0_combout  = (\mcpu|mcontroller|t3~q ) # (\mcpu|mcontroller|t4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mcontroller|t3~q ),
	.datad(\mcpu|mcontroller|t4~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|PCinc~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|PCinc~0 .lut_mask = 16'hFFF0;
defparam \mcpu|mcontroller|PCinc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \mcpu|mcontroller|PCinc~1 (
// Equation(s):
// \mcpu|mcontroller|PCinc~1_combout  = (\mcpu|mcontroller|t1~q ) # ((\mcpu|mcontroller|PCinc~0_combout  & ((\mcpu|mcontroller|i_STAC~q ) # (\mcpu|mcontroller|i_LDAC~q ))))

	.dataa(\mcpu|mcontroller|PCinc~0_combout ),
	.datab(\mcpu|mcontroller|i_STAC~q ),
	.datac(\mcpu|mcontroller|i_LDAC~q ),
	.datad(\mcpu|mcontroller|t1~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|PCinc~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|PCinc~1 .lut_mask = 16'hFFA8;
defparam \mcpu|mcontroller|PCinc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~3 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~3_combout  = (!\mcpu|mir|Dout [3] & (\mcpu|mir|Dout [2] & (\mcpu|mir|Dout [1] & \mcpu|mir|Dout [0])))

	.dataa(\mcpu|mir|Dout [3]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [1]),
	.datad(\mcpu|mir|Dout [0]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~3 .lut_mask = 16'h4000;
defparam \mcpu|mcontroller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N23
dffeas \mcpu|mcontroller|i_JPNZ (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mcontroller|Decoder0~3_combout ),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_JPNZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_JPNZ .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_JPNZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \mcpu|mcontroller|PCinc~2 (
// Equation(s):
// \mcpu|mcontroller|PCinc~2_combout  = (\mcpu|mz|Dout [0] & (\mcpu|mcontroller|i_JPNZ~q )) # (!\mcpu|mz|Dout [0] & ((\mcpu|mcontroller|i_JMPZ~q )))

	.dataa(\mcpu|mz|Dout [0]),
	.datab(gnd),
	.datac(\mcpu|mcontroller|i_JPNZ~q ),
	.datad(\mcpu|mcontroller|i_JMPZ~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|PCinc~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|PCinc~2 .lut_mask = 16'hF5A0;
defparam \mcpu|mcontroller|PCinc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \mcpu|mcontroller|PCinc~3 (
// Equation(s):
// \mcpu|mcontroller|PCinc~3_combout  = (\mcpu|mcontroller|PCinc~1_combout ) # ((\mcpu|mcontroller|PCinc~2_combout  & ((\mcpu|mcontroller|t5~q ) # (\mcpu|mcontroller|t4~q ))))

	.dataa(\mcpu|mcontroller|t5~q ),
	.datab(\mcpu|mcontroller|t4~q ),
	.datac(\mcpu|mcontroller|PCinc~1_combout ),
	.datad(\mcpu|mcontroller|PCinc~2_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|PCinc~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|PCinc~3 .lut_mask = 16'hFEF0;
defparam \mcpu|mcontroller|PCinc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \mcpu|mpc|Add0~0 (
// Equation(s):
// \mcpu|mpc|Add0~0_combout  = \mcpu|mpc|Dout [0] $ (VCC)
// \mcpu|mpc|Add0~1  = CARRY(\mcpu|mpc|Dout [0])

	.dataa(\mcpu|mpc|Dout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mcpu|mpc|Add0~0_combout ),
	.cout(\mcpu|mpc|Add0~1 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~0 .lut_mask = 16'h55AA;
defparam \mcpu|mpc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \mcpu|mpc|Dout[0]~10 (
// Equation(s):
// \mcpu|mpc|Dout[0]~10_combout  = (\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Add0~0_combout )) # (!\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Dout [0])))

	.dataa(\mcpu|mpc|Add0~0_combout ),
	.datab(\mcpu|mcontroller|PCinc~3_combout ),
	.datac(\mcpu|mpc|Dout [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[0]~10 .lut_mask = 16'hB8B8;
defparam \mcpu|mpc|Dout[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~1 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~1_combout  = (!\mcpu|mir|Dout [1] & (\mcpu|mir|Dout [2] & (\mcpu|mir|Dout [0] & !\mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~1 .lut_mask = 16'h0040;
defparam \mcpu|mcontroller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \mcpu|mcontroller|i_JUMP (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_JUMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_JUMP .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_JUMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \mcpu|mcontroller|PCload~1 (
// Equation(s):
// \mcpu|mcontroller|PCload~1_combout  = (\mcpu|mcontroller|t5~q  & ((\mcpu|mcontroller|i_JUMP~q ) # (!\mcpu|mcontroller|PCload~0_combout )))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|t5~q ),
	.datac(\mcpu|mcontroller|i_JUMP~q ),
	.datad(\mcpu|mcontroller|PCload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|PCload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|PCload~1 .lut_mask = 16'hC0CC;
defparam \mcpu|mcontroller|PCload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N13
dffeas \mcpu|mpc|Dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[0]~10_combout ),
	.asdata(\mcpu|dbus[0]~62_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \mcpu|mpc|Add0~2 (
// Equation(s):
// \mcpu|mpc|Add0~2_combout  = (\mcpu|mpc|Dout [1] & (!\mcpu|mpc|Add0~1 )) # (!\mcpu|mpc|Dout [1] & ((\mcpu|mpc|Add0~1 ) # (GND)))
// \mcpu|mpc|Add0~3  = CARRY((!\mcpu|mpc|Add0~1 ) # (!\mcpu|mpc|Dout [1]))

	.dataa(gnd),
	.datab(\mcpu|mpc|Dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~1 ),
	.combout(\mcpu|mpc|Add0~2_combout ),
	.cout(\mcpu|mpc|Add0~3 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~2 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \mcpu|mpc|Dout[1]~11 (
// Equation(s):
// \mcpu|mpc|Dout[1]~11_combout  = (\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Add0~2_combout )) # (!\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Dout [1])))

	.dataa(gnd),
	.datab(\mcpu|mpc|Add0~2_combout ),
	.datac(\mcpu|mpc|Dout [1]),
	.datad(\mcpu|mcontroller|PCinc~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[1]~11 .lut_mask = 16'hCCF0;
defparam \mcpu|mpc|Dout[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \mcpu|mpc|Dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[1]~11_combout ),
	.asdata(\mcpu|dbus[1]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[1] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \mcpu|mpc|Add0~4 (
// Equation(s):
// \mcpu|mpc|Add0~4_combout  = (\mcpu|mpc|Dout [2] & (\mcpu|mpc|Add0~3  $ (GND))) # (!\mcpu|mpc|Dout [2] & (!\mcpu|mpc|Add0~3  & VCC))
// \mcpu|mpc|Add0~5  = CARRY((\mcpu|mpc|Dout [2] & !\mcpu|mpc|Add0~3 ))

	.dataa(\mcpu|mpc|Dout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~3 ),
	.combout(\mcpu|mpc|Add0~4_combout ),
	.cout(\mcpu|mpc|Add0~5 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~4 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \mcpu|mpc|Dout[2]~12 (
// Equation(s):
// \mcpu|mpc|Dout[2]~12_combout  = (\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Add0~4_combout )) # (!\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Dout [2])))

	.dataa(\mcpu|mpc|Add0~4_combout ),
	.datab(\mcpu|mcontroller|PCinc~3_combout ),
	.datac(\mcpu|mpc|Dout [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[2]~12 .lut_mask = 16'hB8B8;
defparam \mcpu|mpc|Dout[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N15
dffeas \mcpu|mpc|Dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[2]~12_combout ),
	.asdata(\mcpu|dbus[2]~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[2] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \mcpu|mpc|Add0~6 (
// Equation(s):
// \mcpu|mpc|Add0~6_combout  = (\mcpu|mpc|Dout [3] & (!\mcpu|mpc|Add0~5 )) # (!\mcpu|mpc|Dout [3] & ((\mcpu|mpc|Add0~5 ) # (GND)))
// \mcpu|mpc|Add0~7  = CARRY((!\mcpu|mpc|Add0~5 ) # (!\mcpu|mpc|Dout [3]))

	.dataa(gnd),
	.datab(\mcpu|mpc|Dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~5 ),
	.combout(\mcpu|mpc|Add0~6_combout ),
	.cout(\mcpu|mpc|Add0~7 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~6 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \mcpu|mpc|Dout[3]~13 (
// Equation(s):
// \mcpu|mpc|Dout[3]~13_combout  = (\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Add0~6_combout ))) # (!\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Dout [3]))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|PCinc~3_combout ),
	.datac(\mcpu|mpc|Dout [3]),
	.datad(\mcpu|mpc|Add0~6_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[3]~13 .lut_mask = 16'hFC30;
defparam \mcpu|mpc|Dout[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N1
dffeas \mcpu|mpc|Dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[3]~13_combout ),
	.asdata(\mcpu|dbus[3]~55_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[3] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \mcpu|mpc|Add0~8 (
// Equation(s):
// \mcpu|mpc|Add0~8_combout  = (\mcpu|mpc|Dout [4] & (\mcpu|mpc|Add0~7  $ (GND))) # (!\mcpu|mpc|Dout [4] & (!\mcpu|mpc|Add0~7  & VCC))
// \mcpu|mpc|Add0~9  = CARRY((\mcpu|mpc|Dout [4] & !\mcpu|mpc|Add0~7 ))

	.dataa(\mcpu|mpc|Dout [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~7 ),
	.combout(\mcpu|mpc|Add0~8_combout ),
	.cout(\mcpu|mpc|Add0~9 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~8 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \mcpu|mpc|Dout[4]~14 (
// Equation(s):
// \mcpu|mpc|Dout[4]~14_combout  = (\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Add0~8_combout ))) # (!\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Dout [4]))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|PCinc~3_combout ),
	.datac(\mcpu|mpc|Dout [4]),
	.datad(\mcpu|mpc|Add0~8_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[4]~14 .lut_mask = 16'hFC30;
defparam \mcpu|mpc|Dout[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \mcpu|mcontroller|ACbus (
// Equation(s):
// \mcpu|mcontroller|ACbus~combout  = (\mcpu|mcontroller|t3~q  & ((\mcpu|mcontroller|i_MOVAC~q ) # ((\mcpu|mcontroller|t6~q  & \mcpu|mcontroller|i_STAC~q )))) # (!\mcpu|mcontroller|t3~q  & (\mcpu|mcontroller|t6~q  & ((\mcpu|mcontroller|i_STAC~q ))))

	.dataa(\mcpu|mcontroller|t3~q ),
	.datab(\mcpu|mcontroller|t6~q ),
	.datac(\mcpu|mcontroller|i_MOVAC~q ),
	.datad(\mcpu|mcontroller|i_STAC~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ACbus~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ACbus .lut_mask = 16'hECA0;
defparam \mcpu|mcontroller|ACbus .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \mcpu|mcontroller|ARinc~0 (
// Equation(s):
// \mcpu|mcontroller|ARinc~0_combout  = (!\mcpu|mcontroller|i_JUMP~q  & (!\mcpu|mcontroller|i_LDAC~q  & !\mcpu|mcontroller|i_STAC~q ))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|i_JUMP~q ),
	.datac(\mcpu|mcontroller|i_LDAC~q ),
	.datad(\mcpu|mcontroller|i_STAC~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ARinc~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ARinc~0 .lut_mask = 16'h0003;
defparam \mcpu|mcontroller|ARinc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \mcpu|mcontroller|mem_read~0 (
// Equation(s):
// \mcpu|mcontroller|mem_read~0_combout  = (!\mcpu|mcontroller|t1~q  & (((\mcpu|mcontroller|PCload~0_combout  & \mcpu|mcontroller|ARinc~0_combout )) # (!\mcpu|mcontroller|PCinc~0_combout )))

	.dataa(\mcpu|mcontroller|t1~q ),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mcontroller|PCinc~0_combout ),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|mem_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|mem_read~0 .lut_mask = 16'h4505;
defparam \mcpu|mcontroller|mem_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \mcpu|mcontroller|DRload~0 (
// Equation(s):
// \mcpu|mcontroller|DRload~0_combout  = ((\mcpu|mcontroller|t6~q  & ((\mcpu|mcontroller|i_LDAC~q ) # (\mcpu|mcontroller|i_STAC~q )))) # (!\mcpu|mcontroller|mem_read~0_combout )

	.dataa(\mcpu|mcontroller|i_LDAC~q ),
	.datab(\mcpu|mcontroller|i_STAC~q ),
	.datac(\mcpu|mcontroller|mem_read~0_combout ),
	.datad(\mcpu|mcontroller|t6~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|DRload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|DRload~0 .lut_mask = 16'hEF0F;
defparam \mcpu|mcontroller|DRload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N31
dffeas \mcpu|mdr|Dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[4]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[4] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \mcpu|mcontroller|DRlbus~0 (
// Equation(s):
// \mcpu|mcontroller|DRlbus~0_combout  = (\mcpu|mcontroller|t7~q  & ((\mcpu|mcontroller|i_LDAC~q ) # (\mcpu|mcontroller|i_STAC~q )))

	.dataa(\mcpu|mcontroller|i_LDAC~q ),
	.datab(gnd),
	.datac(\mcpu|mcontroller|i_STAC~q ),
	.datad(\mcpu|mcontroller|t7~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|DRlbus~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|DRlbus~0 .lut_mask = 16'hFA00;
defparam \mcpu|mcontroller|DRlbus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \mcpu|dbus[4]~30 (
// Equation(s):
// \mcpu|dbus[4]~30_combout  = (\mcpu|mdr|Dout [4] & ((\mcpu|mpc|Dout [4]) # ((!\mcpu|mcontroller|PCbus~combout )))) # (!\mcpu|mdr|Dout [4] & (!\mcpu|mcontroller|DRlbus~0_combout  & ((\mcpu|mpc|Dout [4]) # (!\mcpu|mcontroller|PCbus~combout ))))

	.dataa(\mcpu|mdr|Dout [4]),
	.datab(\mcpu|mpc|Dout [4]),
	.datac(\mcpu|mcontroller|PCbus~combout ),
	.datad(\mcpu|mcontroller|DRlbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~30 .lut_mask = 16'h8ACF;
defparam \mcpu|dbus[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \mcpu|malu|Mux4~0 (
// Equation(s):
// \mcpu|malu|Mux4~0_combout  = (\mcpu|mac|Dout [4] & ((\mcpu|dbus[4]~57_combout  & (!\mcpu|mcontroller|alus[1]~reg0_q )) # (!\mcpu|dbus[4]~57_combout  & ((\mcpu|mcontroller|alus[0]~reg0_q ))))) # (!\mcpu|mac|Dout [4] & ((\mcpu|mcontroller|alus[0]~reg0_q  & 
// ((\mcpu|dbus[4]~57_combout ))) # (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|mcontroller|alus[1]~reg0_q ))))

	.dataa(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|dbus[4]~57_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux4~0 .lut_mask = 16'h5EC2;
defparam \mcpu|malu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \mram|ram~0feeder (
// Equation(s):
// \mram|ram~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mram|ram~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mram|ram~0feeder .lut_mask = 16'hFFFF;
defparam \mram|ram~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \mram|ram~0 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mram|ram~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~0 .is_wysiwyg = "true";
defparam \mram|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \mcpu|data_out[4]~30 (
// Equation(s):
// \mcpu|data_out[4]~30_combout  = (((\mcpu|dbus[4]~32_combout ) # (!\mcpu|dbus[0]~12_combout )) # (!\mcpu|mcontroller|i_STAC~q )) # (!\mcpu|mcontroller|t7~q )

	.dataa(\mcpu|mcontroller|t7~q ),
	.datab(\mcpu|mcontroller|i_STAC~q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[4]~32_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[4]~30 .lut_mask = 16'hFF7F;
defparam \mcpu|data_out[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \mram|ram~5 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[4]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~5 .is_wysiwyg = "true";
defparam \mram|ram~5 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N15
cycloneive_io_ibuf \A1~input (
	.i(A1),
	.ibar(gnd),
	.o(\A1~input_o ));
// synopsys translate_off
defparam \A1~input .bus_hold = "false";
defparam \A1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \mram|A_d1~0 (
// Equation(s):
// \mram|A_d1~0_combout  = !\A1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A1~input_o ),
	.cin(gnd),
	.combout(\mram|A_d1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mram|A_d1~0 .lut_mask = 16'h00FF;
defparam \mram|A_d1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \mram|A_d1 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|A_d1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|A_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|A_d1 .is_wysiwyg = "true";
defparam \mram|A_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \mram|A_d2 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|A_d1~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|A_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|A_d2 .is_wysiwyg = "true";
defparam \mram|A_d2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \mram|always4~0 (
// Equation(s):
// \mram|always4~0_combout  = (\SW1~input_o  & (!\SW2~input_o  & (!\mram|A_d2~q  & \mram|A_d1~q )))

	.dataa(\SW1~input_o ),
	.datab(\SW2~input_o ),
	.datac(\mram|A_d2~q ),
	.datad(\mram|A_d1~q ),
	.cin(gnd),
	.combout(\mram|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mram|always4~0 .lut_mask = 16'h0200;
defparam \mram|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \mram|comb~0 (
// Equation(s):
// \mram|comb~0_combout  = (\rst~input_o  & \mram|always4~0_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\mram|always4~0_combout ),
	.cin(gnd),
	.combout(\mram|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \mram|comb~0 .lut_mask = 16'hCC00;
defparam \mram|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \mcpu|mcontroller|mem_read~1 (
// Equation(s):
// \mcpu|mcontroller|mem_read~1_combout  = ((\mcpu|mcontroller|t6~q  & \mcpu|mcontroller|i_LDAC~q )) # (!\mcpu|mcontroller|mem_read~0_combout )

	.dataa(gnd),
	.datab(\mcpu|mcontroller|t6~q ),
	.datac(\mcpu|mcontroller|i_LDAC~q ),
	.datad(\mcpu|mcontroller|mem_read~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|mem_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|mem_read~1 .lut_mask = 16'hC0FF;
defparam \mcpu|mcontroller|mem_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N8
cycloneive_io_ibuf \D[0]~input (
	.i(D[0]),
	.ibar(gnd),
	.o(\D[0]~input_o ));
// synopsys translate_off
defparam \D[0]~input .bus_hold = "false";
defparam \D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \mram|Add0~0 (
// Equation(s):
// \mram|Add0~0_combout  = \mram|cnt [0] $ (VCC)
// \mram|Add0~1  = CARRY(\mram|cnt [0])

	.dataa(gnd),
	.datab(\mram|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mram|Add0~0_combout ),
	.cout(\mram|Add0~1 ));
// synopsys translate_off
defparam \mram|Add0~0 .lut_mask = 16'h33CC;
defparam \mram|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \mram|cnt~0 (
// Equation(s):
// \mram|cnt~0_combout  = (!\mram|A_d2~q  & (\mram|A_d1~q  & (\SW1~input_o  $ (\SW2~input_o ))))

	.dataa(\SW1~input_o ),
	.datab(\SW2~input_o ),
	.datac(\mram|A_d2~q ),
	.datad(\mram|A_d1~q ),
	.cin(gnd),
	.combout(\mram|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mram|cnt~0 .lut_mask = 16'h0600;
defparam \mram|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \mram|cnt~1 (
// Equation(s):
// \mram|cnt~1_combout  = (\mram|cnt~0_combout  & (\mram|Add0~0_combout )) # (!\mram|cnt~0_combout  & ((\mram|cnt [0])))

	.dataa(gnd),
	.datab(\mram|Add0~0_combout ),
	.datac(\mram|cnt [0]),
	.datad(\mram|cnt~0_combout ),
	.cin(gnd),
	.combout(\mram|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mram|cnt~1 .lut_mask = 16'hCCF0;
defparam \mram|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \mram|cnt[0] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|cnt[0] .is_wysiwyg = "true";
defparam \mram|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \mram|Add0~2 (
// Equation(s):
// \mram|Add0~2_combout  = (\mram|cnt [1] & (!\mram|Add0~1 )) # (!\mram|cnt [1] & ((\mram|Add0~1 ) # (GND)))
// \mram|Add0~3  = CARRY((!\mram|Add0~1 ) # (!\mram|cnt [1]))

	.dataa(\mram|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mram|Add0~1 ),
	.combout(\mram|Add0~2_combout ),
	.cout(\mram|Add0~3 ));
// synopsys translate_off
defparam \mram|Add0~2 .lut_mask = 16'h5A5F;
defparam \mram|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \mram|cnt~2 (
// Equation(s):
// \mram|cnt~2_combout  = (\mram|cnt~0_combout  & ((\mram|Add0~2_combout ))) # (!\mram|cnt~0_combout  & (\mram|cnt [1]))

	.dataa(gnd),
	.datab(\mram|cnt~0_combout ),
	.datac(\mram|cnt [1]),
	.datad(\mram|Add0~2_combout ),
	.cin(gnd),
	.combout(\mram|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \mram|cnt~2 .lut_mask = 16'hFC30;
defparam \mram|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \mram|cnt[1] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|cnt[1] .is_wysiwyg = "true";
defparam \mram|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \mram|Add0~4 (
// Equation(s):
// \mram|Add0~4_combout  = (\mram|cnt [2] & (\mram|Add0~3  $ (GND))) # (!\mram|cnt [2] & (!\mram|Add0~3  & VCC))
// \mram|Add0~5  = CARRY((\mram|cnt [2] & !\mram|Add0~3 ))

	.dataa(\mram|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mram|Add0~3 ),
	.combout(\mram|Add0~4_combout ),
	.cout(\mram|Add0~5 ));
// synopsys translate_off
defparam \mram|Add0~4 .lut_mask = 16'hA50A;
defparam \mram|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \mram|cnt~3 (
// Equation(s):
// \mram|cnt~3_combout  = (\mram|cnt~0_combout  & ((\mram|Add0~4_combout ))) # (!\mram|cnt~0_combout  & (\mram|cnt [2]))

	.dataa(gnd),
	.datab(\mram|cnt~0_combout ),
	.datac(\mram|cnt [2]),
	.datad(\mram|Add0~4_combout ),
	.cin(gnd),
	.combout(\mram|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \mram|cnt~3 .lut_mask = 16'hFC30;
defparam \mram|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \mram|cnt[2]~feeder (
// Equation(s):
// \mram|cnt[2]~feeder_combout  = \mram|cnt~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mram|cnt~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mram|cnt[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mram|cnt[2]~feeder .lut_mask = 16'hF0F0;
defparam \mram|cnt[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \mram|cnt[2] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|cnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|cnt[2] .is_wysiwyg = "true";
defparam \mram|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \mram|Add0~6 (
// Equation(s):
// \mram|Add0~6_combout  = (\mram|cnt [3] & (!\mram|Add0~5 )) # (!\mram|cnt [3] & ((\mram|Add0~5 ) # (GND)))
// \mram|Add0~7  = CARRY((!\mram|Add0~5 ) # (!\mram|cnt [3]))

	.dataa(\mram|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mram|Add0~5 ),
	.combout(\mram|Add0~6_combout ),
	.cout(\mram|Add0~7 ));
// synopsys translate_off
defparam \mram|Add0~6 .lut_mask = 16'h5A5F;
defparam \mram|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \mram|cnt~4 (
// Equation(s):
// \mram|cnt~4_combout  = (\mram|cnt~0_combout  & (\mram|Add0~6_combout )) # (!\mram|cnt~0_combout  & ((\mram|cnt [3])))

	.dataa(gnd),
	.datab(\mram|Add0~6_combout ),
	.datac(\mram|cnt [3]),
	.datad(\mram|cnt~0_combout ),
	.cin(gnd),
	.combout(\mram|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \mram|cnt~4 .lut_mask = 16'hCCF0;
defparam \mram|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \mram|cnt[3] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|cnt[3] .is_wysiwyg = "true";
defparam \mram|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \mram|Add0~8 (
// Equation(s):
// \mram|Add0~8_combout  = \mram|cnt [4] $ (!\mram|Add0~7 )

	.dataa(\mram|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mram|Add0~7 ),
	.combout(\mram|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mram|Add0~8 .lut_mask = 16'hA5A5;
defparam \mram|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \mram|cnt~5 (
// Equation(s):
// \mram|cnt~5_combout  = (\mram|cnt~0_combout  & ((\mram|Add0~8_combout ))) # (!\mram|cnt~0_combout  & (\mram|cnt [4]))

	.dataa(gnd),
	.datab(\mram|cnt~0_combout ),
	.datac(\mram|cnt [4]),
	.datad(\mram|Add0~8_combout ),
	.cin(gnd),
	.combout(\mram|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \mram|cnt~5 .lut_mask = 16'hFC30;
defparam \mram|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \mram|cnt[4] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|cnt[4] .is_wysiwyg = "true";
defparam \mram|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \mcpu|malu|Mux0~0 (
// Equation(s):
// \mcpu|malu|Mux0~0_combout  = (\mcpu|mac|Dout [0] & ((\mcpu|dbus[0]~62_combout  & ((!\mcpu|mcontroller|alus[1]~reg0_q ))) # (!\mcpu|dbus[0]~62_combout  & (\mcpu|mcontroller|alus[0]~reg0_q )))) # (!\mcpu|mac|Dout [0] & ((\mcpu|mcontroller|alus[0]~reg0_q  & 
// ((\mcpu|dbus[0]~62_combout ))) # (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|mcontroller|alus[1]~reg0_q ))))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mac|Dout [0]),
	.datac(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datad(\mcpu|dbus[0]~62_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux0~0 .lut_mask = 16'h3E98;
defparam \mcpu|malu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \mcpu|malu|Add0~0 (
// Equation(s):
// \mcpu|malu|Add0~0_combout  = (\mcpu|mcontroller|alus[1]~reg0_q  & ((\mcpu|mcontroller|alus[0]~reg0_q ) # ((\mcpu|dbus[0]~12_combout  & !\mcpu|dbus[0]~10_combout )))) # (!\mcpu|mcontroller|alus[1]~reg0_q  & (((\mcpu|dbus[0]~10_combout ) # 
// (!\mcpu|dbus[0]~12_combout ))))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[0]~10_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~0 .lut_mask = 16'hBBCB;
defparam \mcpu|malu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \mcpu|malu|Add0~2 (
// Equation(s):
// \mcpu|malu|Add0~2_cout  = CARRY(!\mcpu|mcontroller|alus[0]~reg0_q )

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\mcpu|malu|Add0~2_cout ));
// synopsys translate_off
defparam \mcpu|malu|Add0~2 .lut_mask = 16'h0055;
defparam \mcpu|malu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \mcpu|malu|Add0~3 (
// Equation(s):
// \mcpu|malu|Add0~3_combout  = (\mcpu|malu|Add0~0_combout  & ((\mcpu|mac|Dout [0] & (\mcpu|malu|Add0~2_cout  & VCC)) # (!\mcpu|mac|Dout [0] & (!\mcpu|malu|Add0~2_cout )))) # (!\mcpu|malu|Add0~0_combout  & ((\mcpu|mac|Dout [0] & (!\mcpu|malu|Add0~2_cout )) # 
// (!\mcpu|mac|Dout [0] & ((\mcpu|malu|Add0~2_cout ) # (GND)))))
// \mcpu|malu|Add0~4  = CARRY((\mcpu|malu|Add0~0_combout  & (!\mcpu|mac|Dout [0] & !\mcpu|malu|Add0~2_cout )) # (!\mcpu|malu|Add0~0_combout  & ((!\mcpu|malu|Add0~2_cout ) # (!\mcpu|mac|Dout [0]))))

	.dataa(\mcpu|malu|Add0~0_combout ),
	.datab(\mcpu|mac|Dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~2_cout ),
	.combout(\mcpu|malu|Add0~3_combout ),
	.cout(\mcpu|malu|Add0~4 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~3 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \mcpu|malu|Add0~5 (
// Equation(s):
// \mcpu|malu|Add0~5_combout  = (\mcpu|malu|Add0~3_combout  & ((\mcpu|mcontroller|alus[0]~reg0_q ) # (\mcpu|mcontroller|alus[1]~reg0_q )))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~3_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~5 .lut_mask = 16'hEE00;
defparam \mcpu|malu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \mcpu|mac|Dout[0]~0 (
// Equation(s):
// \mcpu|mac|Dout[0]~0_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|malu|Mux0~0_combout )) # (!\mcpu|mcontroller|alus[2]~reg0_q  & ((\mcpu|malu|Add0~5_combout )))

	.dataa(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datab(\mcpu|malu|Mux0~0_combout ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~5_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[0]~0 .lut_mask = 16'hDD88;
defparam \mcpu|mac|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~10 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~10_combout  = (!\mcpu|mir|Dout [1] & (\mcpu|mir|Dout [2] & (\mcpu|mir|Dout [0] & \mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~10 .lut_mask = 16'h4000;
defparam \mcpu|mcontroller|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N11
dffeas \mcpu|mcontroller|i_OR (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_OR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_OR .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_OR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~7 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~7_combout  = (!\mcpu|mir|Dout [1] & (!\mcpu|mir|Dout [2] & (!\mcpu|mir|Dout [0] & \mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~7 .lut_mask = 16'h0100;
defparam \mcpu|mcontroller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N5
dffeas \mcpu|mcontroller|i_ADD (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_ADD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_ADD .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_ADD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~8 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~8_combout  = (\mcpu|mir|Dout [0] & (\mcpu|mir|Dout [3] & (!\mcpu|mir|Dout [2] & !\mcpu|mir|Dout [1])))

	.dataa(\mcpu|mir|Dout [0]),
	.datab(\mcpu|mir|Dout [3]),
	.datac(\mcpu|mir|Dout [2]),
	.datad(\mcpu|mir|Dout [1]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~8 .lut_mask = 16'h0008;
defparam \mcpu|mcontroller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N7
dffeas \mcpu|mcontroller|i_SUB (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mcontroller|Decoder0~8_combout ),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_SUB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_SUB .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_SUB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~9 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~9_combout  = (!\mcpu|mir|Dout [1] & (\mcpu|mir|Dout [2] & (!\mcpu|mir|Dout [0] & \mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~9 .lut_mask = 16'h0400;
defparam \mcpu|mcontroller|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \mcpu|mcontroller|i_AND (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_AND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_AND .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_AND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \mcpu|mcontroller|ACload~0 (
// Equation(s):
// \mcpu|mcontroller|ACload~0_combout  = (!\mcpu|mcontroller|i_OR~q  & (!\mcpu|mcontroller|i_ADD~q  & (!\mcpu|mcontroller|i_SUB~q  & !\mcpu|mcontroller|i_AND~q )))

	.dataa(\mcpu|mcontroller|i_OR~q ),
	.datab(\mcpu|mcontroller|i_ADD~q ),
	.datac(\mcpu|mcontroller|i_SUB~q ),
	.datad(\mcpu|mcontroller|i_AND~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ACload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ACload~0 .lut_mask = 16'h0001;
defparam \mcpu|mcontroller|ACload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~13 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~13_combout  = (\mcpu|mir|Dout [1] & (!\mcpu|mir|Dout [2] & (\mcpu|mir|Dout [0] & \mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~13 .lut_mask = 16'h2000;
defparam \mcpu|mcontroller|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \mcpu|mcontroller|i_CLAC (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~13_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_CLAC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_CLAC .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_CLAC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~11 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~11_combout  = (\mcpu|mir|Dout [1] & (\mcpu|mir|Dout [0] & (\mcpu|mir|Dout [3] & \mcpu|mir|Dout [2])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [0]),
	.datac(\mcpu|mir|Dout [3]),
	.datad(\mcpu|mir|Dout [2]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~11 .lut_mask = 16'h8000;
defparam \mcpu|mcontroller|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N29
dffeas \mcpu|mcontroller|i_NOT (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mcontroller|Decoder0~11_combout ),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_NOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_NOT .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_NOT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~12 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~12_combout  = (\mcpu|mir|Dout [1] & (!\mcpu|mir|Dout [2] & (!\mcpu|mir|Dout [0] & \mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~12 .lut_mask = 16'h0200;
defparam \mcpu|mcontroller|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N19
dffeas \mcpu|mcontroller|i_INAC (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_INAC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_INAC .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_INAC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \mcpu|mcontroller|ACload~1 (
// Equation(s):
// \mcpu|mcontroller|ACload~1_combout  = (!\mcpu|mcontroller|i_CLAC~q  & (!\mcpu|mcontroller|i_NOT~q  & !\mcpu|mcontroller|i_INAC~q ))

	.dataa(\mcpu|mcontroller|i_CLAC~q ),
	.datab(gnd),
	.datac(\mcpu|mcontroller|i_NOT~q ),
	.datad(\mcpu|mcontroller|i_INAC~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ACload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ACload~1 .lut_mask = 16'h0005;
defparam \mcpu|mcontroller|ACload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \mcpu|mcontroller|ACload~2 (
// Equation(s):
// \mcpu|mcontroller|ACload~2_combout  = (\mcpu|mcontroller|t3~q  & ((\mcpu|mcontroller|i_XOR~q ) # ((!\mcpu|mcontroller|ACload~1_combout ) # (!\mcpu|mcontroller|ACload~0_combout ))))

	.dataa(\mcpu|mcontroller|i_XOR~q ),
	.datab(\mcpu|mcontroller|ACload~0_combout ),
	.datac(\mcpu|mcontroller|t3~q ),
	.datad(\mcpu|mcontroller|ACload~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ACload~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ACload~2 .lut_mask = 16'hB0F0;
defparam \mcpu|mcontroller|ACload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~14 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~14_combout  = (!\mcpu|mir|Dout [1] & (\mcpu|mir|Dout [2] & (!\mcpu|mir|Dout [0] & !\mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~14 .lut_mask = 16'h0004;
defparam \mcpu|mcontroller|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N23
dffeas \mcpu|mcontroller|i_MOVR (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~14_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_MOVR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_MOVR .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_MOVR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \mcpu|mcontroller|LDAC5~0 (
// Equation(s):
// \mcpu|mcontroller|LDAC5~0_combout  = (\mcpu|mcontroller|i_LDAC~q  & \mcpu|mcontroller|t7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mcontroller|i_LDAC~q ),
	.datad(\mcpu|mcontroller|t7~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|LDAC5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|LDAC5~0 .lut_mask = 16'hF000;
defparam \mcpu|mcontroller|LDAC5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \mcpu|mcontroller|ACload~3 (
// Equation(s):
// \mcpu|mcontroller|ACload~3_combout  = (!\mcpu|mcontroller|i_XOR~q  & (\mcpu|mcontroller|ACload~0_combout  & \mcpu|mcontroller|ACload~1_combout ))

	.dataa(\mcpu|mcontroller|i_XOR~q ),
	.datab(gnd),
	.datac(\mcpu|mcontroller|ACload~0_combout ),
	.datad(\mcpu|mcontroller|ACload~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ACload~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ACload~3 .lut_mask = 16'h5000;
defparam \mcpu|mcontroller|ACload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \mcpu|mac|Dout~8 (
// Equation(s):
// \mcpu|mac|Dout~8_combout  = (\mcpu|mcontroller|LDAC5~0_combout ) # ((\mcpu|mcontroller|t3~q  & ((\mcpu|mcontroller|i_MOVR~q ) # (!\mcpu|mcontroller|ACload~3_combout ))))

	.dataa(\mcpu|mcontroller|i_MOVR~q ),
	.datab(\mcpu|mcontroller|LDAC5~0_combout ),
	.datac(\mcpu|mcontroller|t3~q ),
	.datad(\mcpu|mcontroller|ACload~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout~8 .lut_mask = 16'hECFC;
defparam \mcpu|mac|Dout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N25
dffeas \mcpu|mac|Dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[0]~0_combout ),
	.asdata(\mcpu|dbus[0]~62_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \mcpu|dbus[0]~8 (
// Equation(s):
// \mcpu|dbus[0]~8_combout  = (\mcpu|mdr|Dout [0] & ((\mcpu|mpc|Dout [0]) # ((!\mcpu|mcontroller|PCbus~combout )))) # (!\mcpu|mdr|Dout [0] & (!\mcpu|mcontroller|DRlbus~0_combout  & ((\mcpu|mpc|Dout [0]) # (!\mcpu|mcontroller|PCbus~combout ))))

	.dataa(\mcpu|mdr|Dout [0]),
	.datab(\mcpu|mpc|Dout [0]),
	.datac(\mcpu|mcontroller|DRlbus~0_combout ),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~8 .lut_mask = 16'h8CAF;
defparam \mcpu|dbus[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \mcpu|mcontroller|TRload~0 (
// Equation(s):
// \mcpu|mcontroller|TRload~0_combout  = (\mcpu|mcontroller|t4~q  & ((!\mcpu|mcontroller|ARinc~0_combout ) # (!\mcpu|mcontroller|PCload~0_combout )))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|t4~q ),
	.datac(\mcpu|mcontroller|PCload~0_combout ),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|TRload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|TRload~0 .lut_mask = 16'h0CCC;
defparam \mcpu|mcontroller|TRload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N31
dffeas \mcpu|mtr|Dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \mcpu|dbus[0]~7 (
// Equation(s):
// \mcpu|dbus[0]~7_combout  = ((\mcpu|mtr|Dout [0]) # ((\mcpu|mcontroller|ARinc~0_combout  & \mcpu|mcontroller|PCload~0_combout ))) # (!\mcpu|mcontroller|t5~q )

	.dataa(\mcpu|mcontroller|ARinc~0_combout ),
	.datab(\mcpu|mcontroller|t5~q ),
	.datac(\mcpu|mtr|Dout [0]),
	.datad(\mcpu|mcontroller|PCload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~7 .lut_mask = 16'hFBF3;
defparam \mcpu|dbus[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \mcpu|dbus[0]~9 (
// Equation(s):
// \mcpu|dbus[0]~9_combout  = (\mcpu|dbus[0]~8_combout  & (\mcpu|dbus[0]~7_combout  & ((\mcpu|mac|Dout [0]) # (!\mcpu|mcontroller|ACbus~combout ))))

	.dataa(\mcpu|mac|Dout [0]),
	.datab(\mcpu|mcontroller|ACbus~combout ),
	.datac(\mcpu|dbus[0]~8_combout ),
	.datad(\mcpu|dbus[0]~7_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~9 .lut_mask = 16'hB000;
defparam \mcpu|dbus[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \mcpu|mr|Dout[0]~feeder (
// Equation(s):
// \mcpu|mr|Dout[0]~feeder_combout  = \mcpu|dbus[0]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|dbus[0]~62_combout ),
	.cin(gnd),
	.combout(\mcpu|mr|Dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mr|Dout[0]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mr|Dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \mcpu|mr|Dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mr|Dout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \mcpu|dbus[0]~6 (
// Equation(s):
// \mcpu|dbus[0]~6_combout  = (\mcpu|mr|Dout [0]) # (!\mcpu|mcontroller|Rbus~0_combout )

	.dataa(\mcpu|mr|Dout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~6 .lut_mask = 16'hAAFF;
defparam \mcpu|dbus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \mcpu|dbus[0]~10 (
// Equation(s):
// \mcpu|dbus[0]~10_combout  = (\mcpu|dbus[0]~9_combout  & (\mcpu|dbus[0]~6_combout  & ((\mram|data_out~9_combout ) # (!\mram|data_out[0]~10_combout ))))

	.dataa(\mcpu|dbus[0]~9_combout ),
	.datab(\mram|data_out[0]~10_combout ),
	.datac(\mcpu|dbus[0]~6_combout ),
	.datad(\mram|data_out~9_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~10 .lut_mask = 16'hA020;
defparam \mcpu|dbus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \mcpu|mar|Add0~0 (
// Equation(s):
// \mcpu|mar|Add0~0_combout  = \mcpu|mar|Dout [0] $ (VCC)
// \mcpu|mar|Add0~1  = CARRY(\mcpu|mar|Dout [0])

	.dataa(gnd),
	.datab(\mcpu|mar|Dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mcpu|mar|Add0~0_combout ),
	.cout(\mcpu|mar|Add0~1 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~0 .lut_mask = 16'h33CC;
defparam \mcpu|mar|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \mcpu|mar|Dout~3 (
// Equation(s):
// \mcpu|mar|Dout~3_combout  = (\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|dbus[0]~10_combout ) # ((!\mcpu|dbus[0]~12_combout )))) # (!\mcpu|mcontroller|ARload~0_combout  & (((\mcpu|mar|Add0~0_combout ))))

	.dataa(\mcpu|dbus[0]~10_combout ),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mar|Add0~0_combout ),
	.datad(\mcpu|dbus[0]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~3 .lut_mask = 16'hB8FC;
defparam \mcpu|mar|Dout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \mcpu|mar|Dout[0]~28 (
// Equation(s):
// \mcpu|mar|Dout[0]~28_combout  = (\mcpu|mcontroller|ARload~0_combout ) # ((\mcpu|mcontroller|t3~q  & ((!\mcpu|mcontroller|ARinc~0_combout ) # (!\mcpu|mcontroller|PCload~0_combout ))))

	.dataa(\mcpu|mcontroller|t3~q ),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mcontroller|PCload~0_combout ),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[0]~28 .lut_mask = 16'hCEEE;
defparam \mcpu|mar|Dout[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \mcpu|mar|Dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|Dout[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \mcpu|mar|Add0~2 (
// Equation(s):
// \mcpu|mar|Add0~2_combout  = (\mcpu|mar|Dout [1] & (!\mcpu|mar|Add0~1 )) # (!\mcpu|mar|Dout [1] & ((\mcpu|mar|Add0~1 ) # (GND)))
// \mcpu|mar|Add0~3  = CARRY((!\mcpu|mar|Add0~1 ) # (!\mcpu|mar|Dout [1]))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~1 ),
	.combout(\mcpu|mar|Add0~2_combout ),
	.cout(\mcpu|mar|Add0~3 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~2 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \mcpu|mar|Dout~4 (
// Equation(s):
// \mcpu|mar|Dout~4_combout  = (\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|dbus[1]~17_combout ))) # (!\mcpu|mcontroller|ARload~0_combout  & (\mcpu|mar|Add0~2_combout ))

	.dataa(\mcpu|mar|Add0~2_combout ),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[1]~17_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~4 .lut_mask = 16'hEE22;
defparam \mcpu|mar|Dout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \mcpu|mar|Dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|Dout[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[1] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \mcpu|mar|Add0~4 (
// Equation(s):
// \mcpu|mar|Add0~4_combout  = (\mcpu|mar|Dout [2] & (\mcpu|mar|Add0~3  $ (GND))) # (!\mcpu|mar|Dout [2] & (!\mcpu|mar|Add0~3  & VCC))
// \mcpu|mar|Add0~5  = CARRY((\mcpu|mar|Dout [2] & !\mcpu|mar|Add0~3 ))

	.dataa(\mcpu|mar|Dout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~3 ),
	.combout(\mcpu|mar|Add0~4_combout ),
	.cout(\mcpu|mar|Add0~5 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~4 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y26_N13
dffeas \mcpu|mac|Dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[2]~2_combout ),
	.asdata(\mcpu|dbus[2]~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[2] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N9
dffeas \mcpu|mtr|Dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[2] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \mcpu|dbus[2]~19 (
// Equation(s):
// \mcpu|dbus[2]~19_combout  = ((\mcpu|mtr|Dout [2]) # ((\mcpu|mcontroller|PCload~0_combout  & \mcpu|mcontroller|ARinc~0_combout ))) # (!\mcpu|mcontroller|t5~q )

	.dataa(\mcpu|mcontroller|t5~q ),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mtr|Dout [2]),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~19 .lut_mask = 16'hFDF5;
defparam \mcpu|dbus[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \mcpu|dbus[2]~20 (
// Equation(s):
// \mcpu|dbus[2]~20_combout  = (\mcpu|mpc|Dout [2] & ((\mcpu|mdr|Dout [2]) # ((!\mcpu|mcontroller|DRlbus~0_combout )))) # (!\mcpu|mpc|Dout [2] & (!\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mdr|Dout [2]) # (!\mcpu|mcontroller|DRlbus~0_combout ))))

	.dataa(\mcpu|mpc|Dout [2]),
	.datab(\mcpu|mdr|Dout [2]),
	.datac(\mcpu|mcontroller|PCbus~combout ),
	.datad(\mcpu|mcontroller|DRlbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~20 .lut_mask = 16'h8CAF;
defparam \mcpu|dbus[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \mcpu|dbus[2]~21 (
// Equation(s):
// \mcpu|dbus[2]~21_combout  = (\mcpu|dbus[2]~19_combout  & (\mcpu|dbus[2]~20_combout  & ((\mcpu|mac|Dout [2]) # (!\mcpu|mcontroller|ACbus~combout ))))

	.dataa(\mcpu|mcontroller|ACbus~combout ),
	.datab(\mcpu|mac|Dout [2]),
	.datac(\mcpu|dbus[2]~19_combout ),
	.datad(\mcpu|dbus[2]~20_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~21 .lut_mask = 16'hD000;
defparam \mcpu|dbus[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \mcpu|mr|Dout[3]~feeder (
// Equation(s):
// \mcpu|mr|Dout[3]~feeder_combout  = \mcpu|dbus[3]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|dbus[3]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mr|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mr|Dout[3]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mr|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \mcpu|mr|Dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mr|Dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[3] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \mcpu|dbus[3]~23 (
// Equation(s):
// \mcpu|dbus[3]~23_combout  = (\mcpu|mr|Dout [3]) # (!\mcpu|mcontroller|Rbus~0_combout )

	.dataa(\mcpu|mr|Dout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~23 .lut_mask = 16'hAAFF;
defparam \mcpu|dbus[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \mcpu|malu|Mux3~0 (
// Equation(s):
// \mcpu|malu|Mux3~0_combout  = (\mcpu|mac|Dout [3] & ((\mcpu|dbus[3]~55_combout  & ((!\mcpu|mcontroller|alus[1]~reg0_q ))) # (!\mcpu|dbus[3]~55_combout  & (\mcpu|mcontroller|alus[0]~reg0_q )))) # (!\mcpu|mac|Dout [3] & ((\mcpu|mcontroller|alus[0]~reg0_q  & 
// ((\mcpu|dbus[3]~55_combout ))) # (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|mcontroller|alus[1]~reg0_q ))))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|mac|Dout [3]),
	.datad(\mcpu|dbus[3]~55_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux3~0 .lut_mask = 16'h3EA4;
defparam \mcpu|malu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \mcpu|malu|Add0~14 (
// Equation(s):
// \mcpu|malu|Add0~14_combout  = (\mcpu|mcontroller|alus[1]~reg0_q  & (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|dbus[0]~12_combout  & !\mcpu|dbus[3]~27_combout ))) # (!\mcpu|mcontroller|alus[1]~reg0_q  & (((\mcpu|dbus[3]~27_combout ) # 
// (!\mcpu|dbus[0]~12_combout ))))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[3]~27_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~14 .lut_mask = 16'h3343;
defparam \mcpu|malu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \mcpu|malu|Add0~10 (
// Equation(s):
// \mcpu|malu|Add0~10_combout  = (\mcpu|mcontroller|alus[1]~reg0_q  & (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|dbus[0]~12_combout  & !\mcpu|dbus[2]~22_combout ))) # (!\mcpu|mcontroller|alus[1]~reg0_q  & (((\mcpu|dbus[2]~22_combout ) # 
// (!\mcpu|dbus[0]~12_combout ))))

	.dataa(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[2]~22_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~10 .lut_mask = 16'h5525;
defparam \mcpu|malu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \mcpu|malu|Mux1~0 (
// Equation(s):
// \mcpu|malu|Mux1~0_combout  = (\mcpu|mac|Dout [1] & ((\mcpu|dbus[1]~17_combout  & ((!\mcpu|mcontroller|alus[1]~reg0_q ))) # (!\mcpu|dbus[1]~17_combout  & (\mcpu|mcontroller|alus[0]~reg0_q )))) # (!\mcpu|mac|Dout [1] & ((\mcpu|mcontroller|alus[0]~reg0_q  & 
// ((\mcpu|dbus[1]~17_combout ))) # (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|mcontroller|alus[1]~reg0_q ))))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|dbus[1]~17_combout ),
	.datad(\mcpu|mac|Dout [1]),
	.cin(gnd),
	.combout(\mcpu|malu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux1~0 .lut_mask = 16'h3AE4;
defparam \mcpu|malu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \mcpu|mar|Add0~6 (
// Equation(s):
// \mcpu|mar|Add0~6_combout  = (\mcpu|mar|Dout [3] & (!\mcpu|mar|Add0~5 )) # (!\mcpu|mar|Dout [3] & ((\mcpu|mar|Add0~5 ) # (GND)))
// \mcpu|mar|Add0~7  = CARRY((!\mcpu|mar|Add0~5 ) # (!\mcpu|mar|Dout [3]))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~5 ),
	.combout(\mcpu|mar|Add0~6_combout ),
	.cout(\mcpu|mar|Add0~7 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~6 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \mcpu|mar|Add0~8 (
// Equation(s):
// \mcpu|mar|Add0~8_combout  = (\mcpu|mar|Dout [4] & (\mcpu|mar|Add0~7  $ (GND))) # (!\mcpu|mar|Dout [4] & (!\mcpu|mar|Add0~7  & VCC))
// \mcpu|mar|Add0~9  = CARRY((\mcpu|mar|Dout [4] & !\mcpu|mar|Add0~7 ))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~7 ),
	.combout(\mcpu|mar|Add0~8_combout ),
	.cout(\mcpu|mar|Add0~9 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~8 .lut_mask = 16'hC30C;
defparam \mcpu|mar|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \mcpu|mar|Dout~7 (
// Equation(s):
// \mcpu|mar|Dout~7_combout  = (\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|dbus[4]~32_combout ) # ((!\mcpu|dbus[0]~12_combout )))) # (!\mcpu|mcontroller|ARload~0_combout  & (((\mcpu|mar|Add0~8_combout ))))

	.dataa(\mcpu|dbus[4]~32_combout ),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mar|Add0~8_combout ),
	.datad(\mcpu|dbus[0]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~7 .lut_mask = 16'hB8FC;
defparam \mcpu|mar|Dout~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N13
dffeas \mcpu|mar|Dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|Dout[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[4] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N15
cycloneive_io_ibuf \D[1]~input (
	.i(D[1]),
	.ibar(gnd),
	.o(\D[1]~input_o ));
// synopsys translate_off
defparam \D[1]~input .bus_hold = "false";
defparam \D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N1
cycloneive_io_ibuf \D[2]~input (
	.i(D[2]),
	.ibar(gnd),
	.o(\D[2]~input_o ));
// synopsys translate_off
defparam \D[2]~input .bus_hold = "false";
defparam \D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N22
cycloneive_io_ibuf \D[3]~input (
	.i(D[3]),
	.ibar(gnd),
	.o(\D[3]~input_o ));
// synopsys translate_off
defparam \D[3]~input .bus_hold = "false";
defparam \D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N8
cycloneive_io_ibuf \D[4]~input (
	.i(D[4]),
	.ibar(gnd),
	.o(\D[4]~input_o ));
// synopsys translate_off
defparam \D[4]~input .bus_hold = "false";
defparam \D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N1
cycloneive_io_ibuf \D[5]~input (
	.i(D[5]),
	.ibar(gnd),
	.o(\D[5]~input_o ));
// synopsys translate_off
defparam \D[5]~input .bus_hold = "false";
defparam \D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N22
cycloneive_io_ibuf \D[6]~input (
	.i(D[6]),
	.ibar(gnd),
	.o(\D[6]~input_o ));
// synopsys translate_off
defparam \D[6]~input .bus_hold = "false";
defparam \D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \D[7]~input (
	.i(D[7]),
	.ibar(gnd),
	.o(\D[7]~input_o ));
// synopsys translate_off
defparam \D[7]~input .bus_hold = "false";
defparam \D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X58_Y29_N0
cycloneive_ram_block \mram|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mram|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mem|div_clk~clkctrl_outclk ),
	.clk1(!\mem|div_clk~clkctrl_outclk ),
	.ena0(\mram|comb~0_combout ),
	.ena1(\mcpu|mcontroller|mem_read~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\D[7]~input_o ,\D[6]~input_o ,\D[5]~input_o ,\D[4]~input_o ,\D[3]~input_o ,\D[2]~input_o ,\D[1]~input_o ,\D[0]~input_o }),
	.portaaddr({\mram|cnt [4],\mram|cnt [3],\mram|cnt [2],\mram|cnt [1],\mram|cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mcpu|mar|Dout [4],\mcpu|mar|Dout [3],\mcpu|mar|Dout [2],\mcpu|mar|Dout [1],\mcpu|mar|Dout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:mram|altsyncram:memory_rtl_0|altsyncram_amd1:auto_generated|ALTSYNCRAM";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mram|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \mcpu|mcontroller|bus2mem (
// Equation(s):
// \mcpu|mcontroller|bus2mem~combout  = (\mcpu|mcontroller|t7~q  & \mcpu|mcontroller|i_STAC~q )

	.dataa(\mcpu|mcontroller|t7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mcontroller|i_STAC~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|bus2mem~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|bus2mem .lut_mask = 16'hAA00;
defparam \mcpu|mcontroller|bus2mem .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \mcpu|mr|Dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[1]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[1] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N27
dffeas \mcpu|mtr|Dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[1] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \mcpu|dbus[1]~13 (
// Equation(s):
// \mcpu|dbus[1]~13_combout  = ((\mcpu|mtr|Dout [1]) # ((\mcpu|mcontroller|ARinc~0_combout  & \mcpu|mcontroller|PCload~0_combout ))) # (!\mcpu|mcontroller|t5~q )

	.dataa(\mcpu|mcontroller|ARinc~0_combout ),
	.datab(\mcpu|mcontroller|t5~q ),
	.datac(\mcpu|mtr|Dout [1]),
	.datad(\mcpu|mcontroller|PCload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~13 .lut_mask = 16'hFBF3;
defparam \mcpu|dbus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \mcpu|dbus[1]~14 (
// Equation(s):
// \mcpu|dbus[1]~14_combout  = (\mcpu|mpc|Dout [1] & ((\mcpu|mdr|Dout [1]) # ((!\mcpu|mcontroller|DRlbus~0_combout )))) # (!\mcpu|mpc|Dout [1] & (!\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mdr|Dout [1]) # (!\mcpu|mcontroller|DRlbus~0_combout ))))

	.dataa(\mcpu|mpc|Dout [1]),
	.datab(\mcpu|mdr|Dout [1]),
	.datac(\mcpu|mcontroller|DRlbus~0_combout ),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~14 .lut_mask = 16'h8ACF;
defparam \mcpu|dbus[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \mcpu|dbus[1]~15 (
// Equation(s):
// \mcpu|dbus[1]~15_combout  = (\mcpu|dbus[1]~14_combout  & ((\mcpu|mac|Dout [1]) # (!\mcpu|mcontroller|ACbus~combout )))

	.dataa(\mcpu|mac|Dout [1]),
	.datab(gnd),
	.datac(\mcpu|dbus[1]~14_combout ),
	.datad(\mcpu|mcontroller|ACbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~15 .lut_mask = 16'hA0F0;
defparam \mcpu|dbus[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \mcpu|dbus[1]~16 (
// Equation(s):
// \mcpu|dbus[1]~16_combout  = (\mcpu|dbus[1]~13_combout  & (\mcpu|dbus[1]~15_combout  & ((\mcpu|mr|Dout [1]) # (!\mcpu|mcontroller|Rbus~0_combout ))))

	.dataa(\mcpu|mcontroller|Rbus~0_combout ),
	.datab(\mcpu|mr|Dout [1]),
	.datac(\mcpu|dbus[1]~13_combout ),
	.datad(\mcpu|dbus[1]~15_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~16 .lut_mask = 16'hD000;
defparam \mcpu|dbus[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \mcpu|data_out[0]~27 (
// Equation(s):
// \mcpu|data_out[0]~27_combout  = (((\mcpu|dbus[0]~10_combout ) # (!\mcpu|dbus[0]~12_combout )) # (!\mcpu|mcontroller|i_STAC~q )) # (!\mcpu|mcontroller|t7~q )

	.dataa(\mcpu|mcontroller|t7~q ),
	.datab(\mcpu|mcontroller|i_STAC~q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[0]~10_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[0]~27 .lut_mask = 16'hFF7F;
defparam \mcpu|data_out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \mcpu|mcontroller|ARinc~1 (
// Equation(s):
// \mcpu|mcontroller|ARinc~1_combout  = ((\mcpu|mcontroller|PCload~0_combout  & \mcpu|mcontroller|ARinc~0_combout )) # (!\mcpu|mcontroller|t3~q )

	.dataa(gnd),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mcontroller|t3~q ),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|ARinc~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|ARinc~1 .lut_mask = 16'hCF0F;
defparam \mcpu|mcontroller|ARinc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \mcpu|mar|Add0~10 (
// Equation(s):
// \mcpu|mar|Add0~10_combout  = (\mcpu|mar|Dout [5] & (!\mcpu|mar|Add0~9 )) # (!\mcpu|mar|Dout [5] & ((\mcpu|mar|Add0~9 ) # (GND)))
// \mcpu|mar|Add0~11  = CARRY((!\mcpu|mar|Add0~9 ) # (!\mcpu|mar|Dout [5]))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~9 ),
	.combout(\mcpu|mar|Add0~10_combout ),
	.cout(\mcpu|mar|Add0~11 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~10 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N18
cycloneive_lcell_comb \mcpu|mar|Dout~8 (
// Equation(s):
// \mcpu|mar|Dout~8_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Dout [5])) # (!\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Add0~10_combout )))))

	.dataa(\mcpu|mcontroller|ARinc~1_combout ),
	.datab(\mcpu|mar|Dout [5]),
	.datac(\mcpu|mar|Add0~10_combout ),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~8 .lut_mask = 16'h00D8;
defparam \mcpu|mar|Dout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N0
cycloneive_lcell_comb \mcpu|mar|Dout~9 (
// Equation(s):
// \mcpu|mar|Dout~9_combout  = (\mcpu|mar|Dout~8_combout ) # ((\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|dbus[5]~37_combout ) # (!\mcpu|dbus[0]~12_combout ))))

	.dataa(\mcpu|mcontroller|ARload~0_combout ),
	.datab(\mcpu|dbus[0]~12_combout ),
	.datac(\mcpu|dbus[5]~37_combout ),
	.datad(\mcpu|mar|Dout~8_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~9 .lut_mask = 16'hFFA2;
defparam \mcpu|mar|Dout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N28
cycloneive_lcell_comb \mcpu|mar|Dout[5]~feeder (
// Equation(s):
// \mcpu|mar|Dout[5]~feeder_combout  = \mcpu|mar|Dout~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mar|Dout~9_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[5]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mar|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N29
dffeas \mcpu|mar|Dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[5] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \mcpu|mar|Add0~12 (
// Equation(s):
// \mcpu|mar|Add0~12_combout  = (\mcpu|mar|Dout [6] & (\mcpu|mar|Add0~11  $ (GND))) # (!\mcpu|mar|Dout [6] & (!\mcpu|mar|Add0~11  & VCC))
// \mcpu|mar|Add0~13  = CARRY((\mcpu|mar|Dout [6] & !\mcpu|mar|Add0~11 ))

	.dataa(\mcpu|mar|Dout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~11 ),
	.combout(\mcpu|mar|Add0~12_combout ),
	.cout(\mcpu|mar|Add0~13 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~12 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \mcpu|mar|Dout~10 (
// Equation(s):
// \mcpu|mar|Dout~10_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Dout [6])) # (!\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Add0~12_combout )))))

	.dataa(\mcpu|mar|Dout [6]),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mcontroller|ARinc~1_combout ),
	.datad(\mcpu|mar|Add0~12_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~10 .lut_mask = 16'h2320;
defparam \mcpu|mar|Dout~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N31
dffeas \mcpu|mr|Dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[6]~43_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[6] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \mcpu|dbus[6]~39 (
// Equation(s):
// \mcpu|dbus[6]~39_combout  = (\mcpu|mr|Dout [6]) # (!\mcpu|mcontroller|Rbus~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mr|Dout [6]),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~39 .lut_mask = 16'hF0FF;
defparam \mcpu|dbus[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \mcpu|malu|Mux6~0 (
// Equation(s):
// \mcpu|malu|Mux6~0_combout  = (\mcpu|mac|Dout [6] & ((\mcpu|dbus[6]~43_combout  & ((!\mcpu|mcontroller|alus[1]~reg0_q ))) # (!\mcpu|dbus[6]~43_combout  & (\mcpu|mcontroller|alus[0]~reg0_q )))) # (!\mcpu|mac|Dout [6] & ((\mcpu|mcontroller|alus[0]~reg0_q  & 
// (\mcpu|dbus[6]~43_combout )) # (!\mcpu|mcontroller|alus[0]~reg0_q  & ((\mcpu|mcontroller|alus[1]~reg0_q )))))

	.dataa(\mcpu|mac|Dout [6]),
	.datab(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datac(\mcpu|dbus[6]~43_combout ),
	.datad(\mcpu|mcontroller|alus[1]~reg0_q ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux6~0 .lut_mask = 16'h59E8;
defparam \mcpu|malu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \mcpu|data_out[6]~32 (
// Equation(s):
// \mcpu|data_out[6]~32_combout  = (\mcpu|dbus[6]~42_combout  & ((\mcpu|mr|Dout [6]) # (!\mcpu|mcontroller|Rbus~0_combout )))

	.dataa(\mcpu|mr|Dout [6]),
	.datab(\mcpu|mcontroller|Rbus~0_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[6]~42_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[6]~32 .lut_mask = 16'hBB00;
defparam \mcpu|data_out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \mcpu|data_out[6]~25 (
// Equation(s):
// \mcpu|data_out[6]~25_combout  = (((\mcpu|data_out[6]~32_combout  & \mcpu|dbus[6]~38_combout )) # (!\mcpu|dbus[0]~12_combout )) # (!\mcpu|mcontroller|bus2mem~combout )

	.dataa(\mcpu|data_out[6]~32_combout ),
	.datab(\mcpu|mcontroller|bus2mem~combout ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[6]~38_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[6]~25 .lut_mask = 16'hBF3F;
defparam \mcpu|data_out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N27
dffeas \mram|ram~7 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~7 .is_wysiwyg = "true";
defparam \mram|ram~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \mcpu|mar|Add0~14 (
// Equation(s):
// \mcpu|mar|Add0~14_combout  = (\mcpu|mar|Dout [7] & (!\mcpu|mar|Add0~13 )) # (!\mcpu|mar|Dout [7] & ((\mcpu|mar|Add0~13 ) # (GND)))
// \mcpu|mar|Add0~15  = CARRY((!\mcpu|mar|Add0~13 ) # (!\mcpu|mar|Dout [7]))

	.dataa(\mcpu|mar|Dout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~13 ),
	.combout(\mcpu|mar|Add0~14_combout ),
	.cout(\mcpu|mar|Add0~15 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~14 .lut_mask = 16'h5A5F;
defparam \mcpu|mar|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N30
cycloneive_lcell_comb \mcpu|mar|Dout~12 (
// Equation(s):
// \mcpu|mar|Dout~12_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Dout [7])) # (!\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Add0~14_combout )))))

	.dataa(\mcpu|mcontroller|ARload~0_combout ),
	.datab(\mcpu|mar|Dout [7]),
	.datac(\mcpu|mar|Add0~14_combout ),
	.datad(\mcpu|mcontroller|ARinc~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~12 .lut_mask = 16'h4450;
defparam \mcpu|mar|Dout~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N16
cycloneive_lcell_comb \mcpu|mar|Dout~13 (
// Equation(s):
// \mcpu|mar|Dout~13_combout  = (\mcpu|mar|Dout~12_combout ) # ((\mcpu|mcontroller|ARload~0_combout  & \mcpu|dbus[7]~49_combout ))

	.dataa(\mcpu|mcontroller|ARload~0_combout ),
	.datab(gnd),
	.datac(\mcpu|mar|Dout~12_combout ),
	.datad(\mcpu|dbus[7]~49_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~13 .lut_mask = 16'hFAF0;
defparam \mcpu|mar|Dout~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N20
cycloneive_lcell_comb \mcpu|mar|Dout[7]~feeder (
// Equation(s):
// \mcpu|mar|Dout[7]~feeder_combout  = \mcpu|mar|Dout~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mar|Dout~13_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[7]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mar|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N21
dffeas \mcpu|mar|Dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[7] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \mcpu|mar|Add0~16 (
// Equation(s):
// \mcpu|mar|Add0~16_combout  = (\mcpu|mar|Dout [8] & (\mcpu|mar|Add0~15  $ (GND))) # (!\mcpu|mar|Dout [8] & (!\mcpu|mar|Add0~15  & VCC))
// \mcpu|mar|Add0~17  = CARRY((\mcpu|mar|Dout [8] & !\mcpu|mar|Add0~15 ))

	.dataa(\mcpu|mar|Dout [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~15 ),
	.combout(\mcpu|mar|Add0~16_combout ),
	.cout(\mcpu|mar|Add0~17 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~16 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N2
cycloneive_lcell_comb \mcpu|mar|Dout~14 (
// Equation(s):
// \mcpu|mar|Dout~14_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Dout [8]))) # (!\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Add0~16_combout ))))

	.dataa(\mcpu|mcontroller|ARinc~1_combout ),
	.datab(\mcpu|mar|Add0~16_combout ),
	.datac(\mcpu|mar|Dout [8]),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~14_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~14 .lut_mask = 16'h00E4;
defparam \mcpu|mar|Dout~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N4
cycloneive_lcell_comb \mcpu|mar|Dout~15 (
// Equation(s):
// \mcpu|mar|Dout~15_combout  = (\mcpu|mar|Dout~14_combout ) # ((\mcpu|mcontroller|ARload~0_combout  & \mcpu|mpc|Dout[8]~0_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mpc|Dout[8]~0_combout ),
	.datad(\mcpu|mar|Dout~14_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~15_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~15 .lut_mask = 16'hFFC0;
defparam \mcpu|mar|Dout~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N22
cycloneive_lcell_comb \mcpu|mar|Dout[8]~feeder (
// Equation(s):
// \mcpu|mar|Dout[8]~feeder_combout  = \mcpu|mar|Dout~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mar|Dout~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[8]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mar|Dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N23
dffeas \mcpu|mar|Dout[8] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[8] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \mcpu|mar|Add0~18 (
// Equation(s):
// \mcpu|mar|Add0~18_combout  = (\mcpu|mar|Dout [9] & (!\mcpu|mar|Add0~17 )) # (!\mcpu|mar|Dout [9] & ((\mcpu|mar|Add0~17 ) # (GND)))
// \mcpu|mar|Add0~19  = CARRY((!\mcpu|mar|Add0~17 ) # (!\mcpu|mar|Dout [9]))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~17 ),
	.combout(\mcpu|mar|Add0~18_combout ),
	.cout(\mcpu|mar|Add0~19 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~18 .lut_mask = 16'h3C3F;
defparam \mcpu|mar|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \mcpu|mar|Dout~16 (
// Equation(s):
// \mcpu|mar|Dout~16_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Dout [9])) # (!\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Add0~18_combout )))))

	.dataa(\mcpu|mcontroller|ARinc~1_combout ),
	.datab(\mcpu|mar|Dout [9]),
	.datac(\mcpu|mar|Add0~18_combout ),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~16_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~16 .lut_mask = 16'h00D8;
defparam \mcpu|mar|Dout~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \mcpu|mar|Dout~17 (
// Equation(s):
// \mcpu|mar|Dout~17_combout  = (\mcpu|mar|Dout~16_combout ) # ((\mcpu|mpc|Dout[9]~1_combout  & \mcpu|mcontroller|ARload~0_combout ))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout~16_combout ),
	.datac(\mcpu|mpc|Dout[9]~1_combout ),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~17_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~17 .lut_mask = 16'hFCCC;
defparam \mcpu|mar|Dout~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N9
dffeas \mcpu|mar|Dout[9] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[9] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \mcpu|mar|Add0~20 (
// Equation(s):
// \mcpu|mar|Add0~20_combout  = (\mcpu|mar|Dout [10] & (\mcpu|mar|Add0~19  $ (GND))) # (!\mcpu|mar|Dout [10] & (!\mcpu|mar|Add0~19  & VCC))
// \mcpu|mar|Add0~21  = CARRY((\mcpu|mar|Dout [10] & !\mcpu|mar|Add0~19 ))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~19 ),
	.combout(\mcpu|mar|Add0~20_combout ),
	.cout(\mcpu|mar|Add0~21 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~20 .lut_mask = 16'hC30C;
defparam \mcpu|mar|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \mcpu|mar|Add0~22 (
// Equation(s):
// \mcpu|mar|Add0~22_combout  = (\mcpu|mar|Dout [11] & (!\mcpu|mar|Add0~21 )) # (!\mcpu|mar|Dout [11] & ((\mcpu|mar|Add0~21 ) # (GND)))
// \mcpu|mar|Add0~23  = CARRY((!\mcpu|mar|Add0~21 ) # (!\mcpu|mar|Dout [11]))

	.dataa(\mcpu|mar|Dout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~21 ),
	.combout(\mcpu|mar|Add0~22_combout ),
	.cout(\mcpu|mar|Add0~23 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~22 .lut_mask = 16'h5A5F;
defparam \mcpu|mar|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \mcpu|mar|Dout~20 (
// Equation(s):
// \mcpu|mar|Dout~20_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Dout [11])) # (!\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Add0~22_combout )))))

	.dataa(\mcpu|mcontroller|ARinc~1_combout ),
	.datab(\mcpu|mar|Dout [11]),
	.datac(\mcpu|mar|Add0~22_combout ),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~20_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~20 .lut_mask = 16'h00D8;
defparam \mcpu|mar|Dout~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \mcpu|mpc|Add0~20 (
// Equation(s):
// \mcpu|mpc|Add0~20_combout  = (\mcpu|mpc|Dout [10] & (\mcpu|mpc|Add0~19  $ (GND))) # (!\mcpu|mpc|Dout [10] & (!\mcpu|mpc|Add0~19  & VCC))
// \mcpu|mpc|Add0~21  = CARRY((\mcpu|mpc|Dout [10] & !\mcpu|mpc|Add0~19 ))

	.dataa(\mcpu|mpc|Dout [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~19 ),
	.combout(\mcpu|mpc|Add0~20_combout ),
	.cout(\mcpu|mpc|Add0~21 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~20 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \mcpu|mpc|Add0~22 (
// Equation(s):
// \mcpu|mpc|Add0~22_combout  = (\mcpu|mpc|Dout [11] & (!\mcpu|mpc|Add0~21 )) # (!\mcpu|mpc|Dout [11] & ((\mcpu|mpc|Add0~21 ) # (GND)))
// \mcpu|mpc|Add0~23  = CARRY((!\mcpu|mpc|Add0~21 ) # (!\mcpu|mpc|Dout [11]))

	.dataa(gnd),
	.datab(\mcpu|mpc|Dout [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~21 ),
	.combout(\mcpu|mpc|Add0~22_combout ),
	.cout(\mcpu|mpc|Add0~23 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~22 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \mcpu|mpc|Dout[15]~18 (
// Equation(s):
// \mcpu|mpc|Dout[15]~18_combout  = (\mcpu|mcontroller|PCinc~3_combout ) # ((\mcpu|mcontroller|t5~q  & ((\mcpu|mcontroller|i_JUMP~q ) # (!\mcpu|mcontroller|PCload~0_combout ))))

	.dataa(\mcpu|mcontroller|PCload~0_combout ),
	.datab(\mcpu|mcontroller|t5~q ),
	.datac(\mcpu|mcontroller|i_JUMP~q ),
	.datad(\mcpu|mcontroller|PCinc~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[15]~18 .lut_mask = 16'hFFC4;
defparam \mcpu|mpc|Dout[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N3
dffeas \mcpu|mpc|Dout[11] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[11]~3_combout ),
	.asdata(\mcpu|mpc|Add0~22_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|PCload~1_combout ),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[11] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \mcpu|mpc|Dout[11]~3 (
// Equation(s):
// \mcpu|mpc|Dout[11]~3_combout  = (\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mpc|Dout [11]))) # (!\mcpu|mcontroller|PCbus~combout  & (\mcpu|mdr|Dout [3]))

	.dataa(gnd),
	.datab(\mcpu|mdr|Dout [3]),
	.datac(\mcpu|mpc|Dout [11]),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[11]~3 .lut_mask = 16'hF0CC;
defparam \mcpu|mpc|Dout[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \mcpu|mar|Dout~21 (
// Equation(s):
// \mcpu|mar|Dout~21_combout  = (\mcpu|mar|Dout~20_combout ) # ((\mcpu|mpc|Dout[11]~3_combout  & \mcpu|mcontroller|ARload~0_combout ))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout~20_combout ),
	.datac(\mcpu|mpc|Dout[11]~3_combout ),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~21_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~21 .lut_mask = 16'hFCCC;
defparam \mcpu|mar|Dout~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \mcpu|mar|Dout[11] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout~21_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[11] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \mcpu|mpc|Add0~24 (
// Equation(s):
// \mcpu|mpc|Add0~24_combout  = (\mcpu|mpc|Dout [12] & (\mcpu|mpc|Add0~23  $ (GND))) # (!\mcpu|mpc|Dout [12] & (!\mcpu|mpc|Add0~23  & VCC))
// \mcpu|mpc|Add0~25  = CARRY((\mcpu|mpc|Dout [12] & !\mcpu|mpc|Add0~23 ))

	.dataa(\mcpu|mpc|Dout [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~23 ),
	.combout(\mcpu|mpc|Add0~24_combout ),
	.cout(\mcpu|mpc|Add0~25 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~24 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \mcpu|mpc|Dout[12] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[12]~4_combout ),
	.asdata(\mcpu|mpc|Add0~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|PCload~1_combout ),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[12] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \mcpu|mpc|Dout[12]~4 (
// Equation(s):
// \mcpu|mpc|Dout[12]~4_combout  = (\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mpc|Dout [12]))) # (!\mcpu|mcontroller|PCbus~combout  & (\mcpu|mdr|Dout [4]))

	.dataa(gnd),
	.datab(\mcpu|mdr|Dout [4]),
	.datac(\mcpu|mpc|Dout [12]),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[12]~4 .lut_mask = 16'hF0CC;
defparam \mcpu|mpc|Dout[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \mcpu|mar|Add0~24 (
// Equation(s):
// \mcpu|mar|Add0~24_combout  = (\mcpu|mar|Dout [12] & (\mcpu|mar|Add0~23  $ (GND))) # (!\mcpu|mar|Dout [12] & (!\mcpu|mar|Add0~23  & VCC))
// \mcpu|mar|Add0~25  = CARRY((\mcpu|mar|Dout [12] & !\mcpu|mar|Add0~23 ))

	.dataa(\mcpu|mar|Dout [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~23 ),
	.combout(\mcpu|mar|Add0~24_combout ),
	.cout(\mcpu|mar|Add0~25 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~24 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N20
cycloneive_lcell_comb \mcpu|mar|Dout~22 (
// Equation(s):
// \mcpu|mar|Dout~22_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Dout [12]))) # (!\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Add0~24_combout ))))

	.dataa(\mcpu|mcontroller|ARinc~1_combout ),
	.datab(\mcpu|mar|Add0~24_combout ),
	.datac(\mcpu|mar|Dout [12]),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~22_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~22 .lut_mask = 16'h00E4;
defparam \mcpu|mar|Dout~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N26
cycloneive_lcell_comb \mcpu|mar|Dout~23 (
// Equation(s):
// \mcpu|mar|Dout~23_combout  = (\mcpu|mar|Dout~22_combout ) # ((\mcpu|mcontroller|ARload~0_combout  & \mcpu|mpc|Dout[12]~4_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mpc|Dout[12]~4_combout ),
	.datad(\mcpu|mar|Dout~22_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~23_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~23 .lut_mask = 16'hFFC0;
defparam \mcpu|mar|Dout~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N8
cycloneive_lcell_comb \mcpu|mar|Dout[12]~feeder (
// Equation(s):
// \mcpu|mar|Dout[12]~feeder_combout  = \mcpu|mar|Dout~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mar|Dout~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[12]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mar|Dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N9
dffeas \mcpu|mar|Dout[12] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[12] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \mcpu|mpc|Add0~26 (
// Equation(s):
// \mcpu|mpc|Add0~26_combout  = (\mcpu|mpc|Dout [13] & (!\mcpu|mpc|Add0~25 )) # (!\mcpu|mpc|Dout [13] & ((\mcpu|mpc|Add0~25 ) # (GND)))
// \mcpu|mpc|Add0~27  = CARRY((!\mcpu|mpc|Add0~25 ) # (!\mcpu|mpc|Dout [13]))

	.dataa(\mcpu|mpc|Dout [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~25 ),
	.combout(\mcpu|mpc|Add0~26_combout ),
	.cout(\mcpu|mpc|Add0~27 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~26 .lut_mask = 16'h5A5F;
defparam \mcpu|mpc|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \mcpu|mpc|Dout[13] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[13]~5_combout ),
	.asdata(\mcpu|mpc|Add0~26_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|PCload~1_combout ),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[13] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \mcpu|mpc|Dout[13]~5 (
// Equation(s):
// \mcpu|mpc|Dout[13]~5_combout  = (\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mpc|Dout [13]))) # (!\mcpu|mcontroller|PCbus~combout  & (\mcpu|mdr|Dout [5]))

	.dataa(\mcpu|mdr|Dout [5]),
	.datab(gnd),
	.datac(\mcpu|mpc|Dout [13]),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[13]~5 .lut_mask = 16'hF0AA;
defparam \mcpu|mpc|Dout[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \mcpu|mar|Add0~26 (
// Equation(s):
// \mcpu|mar|Add0~26_combout  = (\mcpu|mar|Dout [13] & (!\mcpu|mar|Add0~25 )) # (!\mcpu|mar|Dout [13] & ((\mcpu|mar|Add0~25 ) # (GND)))
// \mcpu|mar|Add0~27  = CARRY((!\mcpu|mar|Add0~25 ) # (!\mcpu|mar|Dout [13]))

	.dataa(\mcpu|mar|Dout [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~25 ),
	.combout(\mcpu|mar|Add0~26_combout ),
	.cout(\mcpu|mar|Add0~27 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~26 .lut_mask = 16'h5A5F;
defparam \mcpu|mar|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N28
cycloneive_lcell_comb \mcpu|mar|Dout~24 (
// Equation(s):
// \mcpu|mar|Dout~24_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Dout [13])) # (!\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Add0~26_combout )))))

	.dataa(\mcpu|mcontroller|ARinc~1_combout ),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mar|Dout [13]),
	.datad(\mcpu|mar|Add0~26_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~24_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~24 .lut_mask = 16'h3120;
defparam \mcpu|mar|Dout~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N6
cycloneive_lcell_comb \mcpu|mar|Dout~25 (
// Equation(s):
// \mcpu|mar|Dout~25_combout  = (\mcpu|mar|Dout~24_combout ) # ((\mcpu|mcontroller|ARload~0_combout  & \mcpu|mpc|Dout[13]~5_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mpc|Dout[13]~5_combout ),
	.datad(\mcpu|mar|Dout~24_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~25_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~25 .lut_mask = 16'hFFC0;
defparam \mcpu|mar|Dout~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N14
cycloneive_lcell_comb \mcpu|mar|Dout[13]~feeder (
// Equation(s):
// \mcpu|mar|Dout[13]~feeder_combout  = \mcpu|mar|Dout~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mar|Dout~25_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[13]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mar|Dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N15
dffeas \mcpu|mar|Dout[13] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[13] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \mcpu|mpc|Add0~28 (
// Equation(s):
// \mcpu|mpc|Add0~28_combout  = (\mcpu|mpc|Dout [14] & (\mcpu|mpc|Add0~27  $ (GND))) # (!\mcpu|mpc|Dout [14] & (!\mcpu|mpc|Add0~27  & VCC))
// \mcpu|mpc|Add0~29  = CARRY((\mcpu|mpc|Dout [14] & !\mcpu|mpc|Add0~27 ))

	.dataa(gnd),
	.datab(\mcpu|mpc|Dout [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~27 ),
	.combout(\mcpu|mpc|Add0~28_combout ),
	.cout(\mcpu|mpc|Add0~29 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~28 .lut_mask = 16'hC30C;
defparam \mcpu|mpc|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \mcpu|mpc|Dout[14] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[14]~6_combout ),
	.asdata(\mcpu|mpc|Add0~28_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|PCload~1_combout ),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[14] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \mcpu|mdr|Dout[6]~feeder (
// Equation(s):
// \mcpu|mdr|Dout[6]~feeder_combout  = \mcpu|dbus[6]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|dbus[6]~43_combout ),
	.cin(gnd),
	.combout(\mcpu|mdr|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mdr|Dout[6]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mdr|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N29
dffeas \mcpu|mdr|Dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mdr|Dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[6] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \mcpu|mpc|Dout[14]~6 (
// Equation(s):
// \mcpu|mpc|Dout[14]~6_combout  = (\mcpu|mcontroller|PCbus~combout  & (\mcpu|mpc|Dout [14])) # (!\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mdr|Dout [6])))

	.dataa(\mcpu|mcontroller|PCbus~combout ),
	.datab(gnd),
	.datac(\mcpu|mpc|Dout [14]),
	.datad(\mcpu|mdr|Dout [6]),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[14]~6 .lut_mask = 16'hF5A0;
defparam \mcpu|mpc|Dout[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \mcpu|mar|Add0~28 (
// Equation(s):
// \mcpu|mar|Add0~28_combout  = (\mcpu|mar|Dout [14] & (\mcpu|mar|Add0~27  $ (GND))) # (!\mcpu|mar|Dout [14] & (!\mcpu|mar|Add0~27  & VCC))
// \mcpu|mar|Add0~29  = CARRY((\mcpu|mar|Dout [14] & !\mcpu|mar|Add0~27 ))

	.dataa(\mcpu|mar|Dout [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mar|Add0~27 ),
	.combout(\mcpu|mar|Add0~28_combout ),
	.cout(\mcpu|mar|Add0~29 ));
// synopsys translate_off
defparam \mcpu|mar|Add0~28 .lut_mask = 16'hA50A;
defparam \mcpu|mar|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N24
cycloneive_lcell_comb \mcpu|mar|Dout~26 (
// Equation(s):
// \mcpu|mar|Dout~26_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Dout [14]))) # (!\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Add0~28_combout ))))

	.dataa(\mcpu|mcontroller|ARinc~1_combout ),
	.datab(\mcpu|mar|Add0~28_combout ),
	.datac(\mcpu|mar|Dout [14]),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~26_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~26 .lut_mask = 16'h00E4;
defparam \mcpu|mar|Dout~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N18
cycloneive_lcell_comb \mcpu|mar|Dout~27 (
// Equation(s):
// \mcpu|mar|Dout~27_combout  = (\mcpu|mar|Dout~26_combout ) # ((\mcpu|mcontroller|ARload~0_combout  & \mcpu|mpc|Dout[14]~6_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mpc|Dout[14]~6_combout ),
	.datad(\mcpu|mar|Dout~26_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~27_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~27 .lut_mask = 16'hFFC0;
defparam \mcpu|mar|Dout~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N12
cycloneive_lcell_comb \mcpu|mar|Dout[14]~feeder (
// Equation(s):
// \mcpu|mar|Dout[14]~feeder_combout  = \mcpu|mar|Dout~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mar|Dout~27_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[14]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mar|Dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N13
dffeas \mcpu|mar|Dout[14] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[14] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \mcpu|data_out[2]~28 (
// Equation(s):
// \mcpu|data_out[2]~28_combout  = (((\mcpu|dbus[2]~22_combout ) # (!\mcpu|dbus[0]~12_combout )) # (!\mcpu|mcontroller|t7~q )) # (!\mcpu|mcontroller|i_STAC~q )

	.dataa(\mcpu|mcontroller|i_STAC~q ),
	.datab(\mcpu|mcontroller|t7~q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[2]~22_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[2]~28 .lut_mask = 16'hFF7F;
defparam \mcpu|data_out[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \mcpu|data_out[3]~29 (
// Equation(s):
// \mcpu|data_out[3]~29_combout  = (((\mcpu|dbus[3]~27_combout ) # (!\mcpu|dbus[0]~12_combout )) # (!\mcpu|mcontroller|i_STAC~q )) # (!\mcpu|mcontroller|t7~q )

	.dataa(\mcpu|mcontroller|t7~q ),
	.datab(\mcpu|mcontroller|i_STAC~q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[3]~27_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[3]~29 .lut_mask = 16'hFF7F;
defparam \mcpu|data_out[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N1
dffeas \mcpu|mr|Dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[7]~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[7] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \mcpu|data_out[7]~33 (
// Equation(s):
// \mcpu|data_out[7]~33_combout  = (\mcpu|dbus[7]~48_combout  & ((\mcpu|mr|Dout [7]) # (!\mcpu|mcontroller|Rbus~0_combout )))

	.dataa(\mcpu|mr|Dout [7]),
	.datab(\mcpu|mcontroller|Rbus~0_combout ),
	.datac(gnd),
	.datad(\mcpu|dbus[7]~48_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[7]~33 .lut_mask = 16'hBB00;
defparam \mcpu|data_out[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y28_N0
cycloneive_ram_block \mram|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mcpu|mcontroller|bus2mem~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\mem|div_clk~clkctrl_outclk ),
	.clk1(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.ena0(\mcpu|mcontroller|bus2mem~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\mcpu|data_out[7]~26_combout ,\mcpu|data_out[6]~25_combout ,\mcpu|data_out[5]~31_combout ,\mcpu|data_out[4]~30_combout ,\mcpu|data_out[3]~29_combout ,\mcpu|data_out[2]~28_combout ,\mcpu|data_out[1]~24_combout ,\mcpu|data_out[0]~27_combout }),
	.portaaddr({\mcpu|mar|Dout [14],\mcpu|mar|Dout [13],\mcpu|mar|Dout [12],\mcpu|mar|Dout [11],\mcpu|mar|Dout [10],\mcpu|mar|Dout [9],\mcpu|mar|Dout [8],\mcpu|mar|Dout [7],\mcpu|mar|Dout [6],\mcpu|mar|Dout [5]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\mcpu|mar|Dout~27_combout ,\mcpu|mar|Dout~25_combout ,\mcpu|mar|Dout~23_combout ,\mcpu|mar|Dout~21_combout ,\mcpu|mar|Dout~19_combout ,\mcpu|mar|Dout~17_combout ,\mcpu|mar|Dout~15_combout ,\mcpu|mar|Dout~13_combout ,\mcpu|mar|Dout~11_combout ,
\mcpu|mar|Dout~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:mram|altsyncram:ram_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mram|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \mram|ram~8 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~8 .is_wysiwyg = "true";
defparam \mram|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \mram|data_out~22 (
// Equation(s):
// \mram|data_out~22_combout  = (\mram|ram~0_q  & (\mram|ram_rtl_0|auto_generated|ram_block1a7 )) # (!\mram|ram~0_q  & ((\mram|ram~8_q )))

	.dataa(gnd),
	.datab(\mram|ram~0_q ),
	.datac(\mram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\mram|ram~8_q ),
	.cin(gnd),
	.combout(\mram|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~22 .lut_mask = 16'hF3C0;
defparam \mram|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \mcpu|dbus[7]~44 (
// Equation(s):
// \mcpu|dbus[7]~44_combout  = ((\mram|WideOr0~combout  & (\mram|data_out~22_combout )) # (!\mram|WideOr0~combout  & ((\mram|memory_rtl_0|auto_generated|ram_block1a7 )))) # (!\mram|data_out[0]~10_combout )

	.dataa(\mram|WideOr0~combout ),
	.datab(\mram|data_out[0]~10_combout ),
	.datac(\mram|data_out~22_combout ),
	.datad(\mram|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~44 .lut_mask = 16'hF7B3;
defparam \mcpu|dbus[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \mcpu|data_out[7]~26 (
// Equation(s):
// \mcpu|data_out[7]~26_combout  = (((\mcpu|data_out[7]~33_combout  & \mcpu|dbus[7]~44_combout )) # (!\mcpu|mcontroller|bus2mem~combout )) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mcpu|dbus[0]~12_combout ),
	.datab(\mcpu|mcontroller|bus2mem~combout ),
	.datac(\mcpu|data_out[7]~33_combout ),
	.datad(\mcpu|dbus[7]~44_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[7]~26 .lut_mask = 16'hF777;
defparam \mcpu|data_out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \mram|data_out~21 (
// Equation(s):
// \mram|data_out~21_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a6 ))) # (!\mram|ram~0_q  & (\mram|ram~7_q ))

	.dataa(gnd),
	.datab(\mram|ram~0_q ),
	.datac(\mram|ram~7_q ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\mram|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~21 .lut_mask = 16'hFC30;
defparam \mram|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \mcpu|dbus[6]~38 (
// Equation(s):
// \mcpu|dbus[6]~38_combout  = ((\mram|WideOr0~combout  & (\mram|data_out~21_combout )) # (!\mram|WideOr0~combout  & ((\mram|memory_rtl_0|auto_generated|ram_block1a6 )))) # (!\mram|data_out[0]~10_combout )

	.dataa(\mram|WideOr0~combout ),
	.datab(\mram|data_out~21_combout ),
	.datac(\mram|data_out[0]~10_combout ),
	.datad(\mram|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~38 .lut_mask = 16'hDF8F;
defparam \mcpu|dbus[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \mcpu|dbus[6]~60 (
// Equation(s):
// \mcpu|dbus[6]~60_combout  = (\mcpu|dbus[6]~42_combout  & (\mcpu|dbus[6]~38_combout  & ((\mcpu|mr|Dout [6]) # (!\mcpu|mcontroller|Rbus~0_combout ))))

	.dataa(\mcpu|mr|Dout [6]),
	.datab(\mcpu|dbus[6]~42_combout ),
	.datac(\mcpu|dbus[6]~38_combout ),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~60 .lut_mask = 16'h80C0;
defparam \mcpu|dbus[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \mcpu|malu|Add0~26 (
// Equation(s):
// \mcpu|malu|Add0~26_combout  = (\mcpu|dbus[0]~12_combout  & ((\mcpu|mcontroller|alus[1]~reg0_q  & (!\mcpu|mcontroller|alus[0]~reg0_q  & !\mcpu|dbus[6]~60_combout )) # (!\mcpu|mcontroller|alus[1]~reg0_q  & ((\mcpu|dbus[6]~60_combout ))))) # 
// (!\mcpu|dbus[0]~12_combout  & (((!\mcpu|mcontroller|alus[1]~reg0_q ))))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|dbus[0]~12_combout ),
	.datac(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datad(\mcpu|dbus[6]~60_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~26 .lut_mask = 16'h0F43;
defparam \mcpu|malu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \mcpu|malu|Add0~15 (
// Equation(s):
// \mcpu|malu|Add0~15_combout  = ((\mcpu|malu|Add0~14_combout  $ (\mcpu|mac|Dout [3] $ (!\mcpu|malu|Add0~12 )))) # (GND)
// \mcpu|malu|Add0~16  = CARRY((\mcpu|malu|Add0~14_combout  & ((\mcpu|mac|Dout [3]) # (!\mcpu|malu|Add0~12 ))) # (!\mcpu|malu|Add0~14_combout  & (\mcpu|mac|Dout [3] & !\mcpu|malu|Add0~12 )))

	.dataa(\mcpu|malu|Add0~14_combout ),
	.datab(\mcpu|mac|Dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~12 ),
	.combout(\mcpu|malu|Add0~15_combout ),
	.cout(\mcpu|malu|Add0~16 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~15 .lut_mask = 16'h698E;
defparam \mcpu|malu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \mcpu|malu|Add0~19 (
// Equation(s):
// \mcpu|malu|Add0~19_combout  = (\mcpu|malu|Add0~18_combout  & ((\mcpu|mac|Dout [4] & (\mcpu|malu|Add0~16  & VCC)) # (!\mcpu|mac|Dout [4] & (!\mcpu|malu|Add0~16 )))) # (!\mcpu|malu|Add0~18_combout  & ((\mcpu|mac|Dout [4] & (!\mcpu|malu|Add0~16 )) # 
// (!\mcpu|mac|Dout [4] & ((\mcpu|malu|Add0~16 ) # (GND)))))
// \mcpu|malu|Add0~20  = CARRY((\mcpu|malu|Add0~18_combout  & (!\mcpu|mac|Dout [4] & !\mcpu|malu|Add0~16 )) # (!\mcpu|malu|Add0~18_combout  & ((!\mcpu|malu|Add0~16 ) # (!\mcpu|mac|Dout [4]))))

	.dataa(\mcpu|malu|Add0~18_combout ),
	.datab(\mcpu|mac|Dout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~16 ),
	.combout(\mcpu|malu|Add0~19_combout ),
	.cout(\mcpu|malu|Add0~20 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~19 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \mcpu|malu|Add0~23 (
// Equation(s):
// \mcpu|malu|Add0~23_combout  = ((\mcpu|malu|Add0~22_combout  $ (\mcpu|mac|Dout [5] $ (!\mcpu|malu|Add0~20 )))) # (GND)
// \mcpu|malu|Add0~24  = CARRY((\mcpu|malu|Add0~22_combout  & ((\mcpu|mac|Dout [5]) # (!\mcpu|malu|Add0~20 ))) # (!\mcpu|malu|Add0~22_combout  & (\mcpu|mac|Dout [5] & !\mcpu|malu|Add0~20 )))

	.dataa(\mcpu|malu|Add0~22_combout ),
	.datab(\mcpu|mac|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~20 ),
	.combout(\mcpu|malu|Add0~23_combout ),
	.cout(\mcpu|malu|Add0~24 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~23 .lut_mask = 16'h698E;
defparam \mcpu|malu|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \mcpu|malu|Add0~27 (
// Equation(s):
// \mcpu|malu|Add0~27_combout  = (\mcpu|mac|Dout [6] & ((\mcpu|malu|Add0~26_combout  & (\mcpu|malu|Add0~24  & VCC)) # (!\mcpu|malu|Add0~26_combout  & (!\mcpu|malu|Add0~24 )))) # (!\mcpu|mac|Dout [6] & ((\mcpu|malu|Add0~26_combout  & (!\mcpu|malu|Add0~24 )) # 
// (!\mcpu|malu|Add0~26_combout  & ((\mcpu|malu|Add0~24 ) # (GND)))))
// \mcpu|malu|Add0~28  = CARRY((\mcpu|mac|Dout [6] & (!\mcpu|malu|Add0~26_combout  & !\mcpu|malu|Add0~24 )) # (!\mcpu|mac|Dout [6] & ((!\mcpu|malu|Add0~24 ) # (!\mcpu|malu|Add0~26_combout ))))

	.dataa(\mcpu|mac|Dout [6]),
	.datab(\mcpu|malu|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~24 ),
	.combout(\mcpu|malu|Add0~27_combout ),
	.cout(\mcpu|malu|Add0~28 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~27 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \mcpu|malu|Add0~29 (
// Equation(s):
// \mcpu|malu|Add0~29_combout  = (\mcpu|malu|Add0~27_combout  & ((\mcpu|mcontroller|alus[1]~reg0_q ) # (\mcpu|mcontroller|alus[0]~reg0_q )))

	.dataa(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datab(gnd),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(\mcpu|malu|Add0~27_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~29 .lut_mask = 16'hFA00;
defparam \mcpu|malu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \mcpu|mac|Dout[6]~6 (
// Equation(s):
// \mcpu|mac|Dout[6]~6_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|malu|Mux6~0_combout )) # (!\mcpu|mcontroller|alus[2]~reg0_q  & ((\mcpu|malu|Add0~29_combout )))

	.dataa(\mcpu|malu|Mux6~0_combout ),
	.datab(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~29_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[6]~6 .lut_mask = 16'hBB88;
defparam \mcpu|mac|Dout[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N29
dffeas \mcpu|mac|Dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[6]~6_combout ),
	.asdata(\mcpu|dbus[6]~43_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[6] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \mcpu|dbus[6]~41 (
// Equation(s):
// \mcpu|dbus[6]~41_combout  = (\mcpu|mcontroller|PCbus~combout  & (\mcpu|mpc|Dout [6] & ((\mcpu|mdr|Dout [6]) # (!\mcpu|mcontroller|DRlbus~0_combout )))) # (!\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mdr|Dout [6]) # ((!\mcpu|mcontroller|DRlbus~0_combout 
// ))))

	.dataa(\mcpu|mcontroller|PCbus~combout ),
	.datab(\mcpu|mdr|Dout [6]),
	.datac(\mcpu|mcontroller|DRlbus~0_combout ),
	.datad(\mcpu|mpc|Dout [6]),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~41 .lut_mask = 16'hCF45;
defparam \mcpu|dbus[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N19
dffeas \mcpu|mtr|Dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[6] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \mcpu|dbus[6]~40 (
// Equation(s):
// \mcpu|dbus[6]~40_combout  = ((\mcpu|mtr|Dout [6]) # ((\mcpu|mcontroller|PCload~0_combout  & \mcpu|mcontroller|ARinc~0_combout ))) # (!\mcpu|mcontroller|t5~q )

	.dataa(\mcpu|mcontroller|t5~q ),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mtr|Dout [6]),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~40 .lut_mask = 16'hFDF5;
defparam \mcpu|dbus[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \mcpu|dbus[6]~42 (
// Equation(s):
// \mcpu|dbus[6]~42_combout  = (\mcpu|dbus[6]~41_combout  & (\mcpu|dbus[6]~40_combout  & ((\mcpu|mac|Dout [6]) # (!\mcpu|mcontroller|ACbus~combout ))))

	.dataa(\mcpu|mcontroller|ACbus~combout ),
	.datab(\mcpu|mac|Dout [6]),
	.datac(\mcpu|dbus[6]~41_combout ),
	.datad(\mcpu|dbus[6]~40_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~42 .lut_mask = 16'hD000;
defparam \mcpu|dbus[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \mcpu|dbus[6]~43 (
// Equation(s):
// \mcpu|dbus[6]~43_combout  = ((\mcpu|dbus[6]~39_combout  & (\mcpu|dbus[6]~42_combout  & \mcpu|dbus[6]~38_combout ))) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mcpu|dbus[6]~39_combout ),
	.datab(\mcpu|dbus[6]~42_combout ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[6]~38_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[6]~43 .lut_mask = 16'h8F0F;
defparam \mcpu|dbus[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \mcpu|mar|Dout~11 (
// Equation(s):
// \mcpu|mar|Dout~11_combout  = (\mcpu|mar|Dout~10_combout ) # ((\mcpu|dbus[6]~43_combout  & \mcpu|mcontroller|ARload~0_combout ))

	.dataa(gnd),
	.datab(\mcpu|mar|Dout~10_combout ),
	.datac(\mcpu|dbus[6]~43_combout ),
	.datad(\mcpu|mcontroller|ARload~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~11_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~11 .lut_mask = 16'hFCCC;
defparam \mcpu|mar|Dout~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N26
cycloneive_lcell_comb \mcpu|mar|Dout[6]~feeder (
// Equation(s):
// \mcpu|mar|Dout[6]~feeder_combout  = \mcpu|mar|Dout~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mar|Dout~11_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[6]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mar|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N27
dffeas \mcpu|mar|Dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[6] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \mcpu|data_out[1]~22 (
// Equation(s):
// \mcpu|data_out[1]~22_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!\mram|ram~0_q  & (\mram|ram~2_q ))

	.dataa(\mram|ram~2_q ),
	.datab(\mram|ram~0_q ),
	.datac(gnd),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mcpu|data_out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[1]~22 .lut_mask = 16'hEE22;
defparam \mcpu|data_out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \mcpu|data_out[1]~23 (
// Equation(s):
// \mcpu|data_out[1]~23_combout  = (\mram|data_out[0]~10_combout  & ((\mram|WideOr0~combout  & ((!\mcpu|data_out[1]~22_combout ))) # (!\mram|WideOr0~combout  & (!\mram|memory_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\mram|data_out[0]~10_combout ),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\mcpu|data_out[1]~22_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[1]~23 .lut_mask = 16'h028A;
defparam \mcpu|data_out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \mcpu|data_out[1]~24 (
// Equation(s):
// \mcpu|data_out[1]~24_combout  = (((\mcpu|dbus[1]~16_combout  & !\mcpu|data_out[1]~23_combout )) # (!\mcpu|dbus[0]~12_combout )) # (!\mcpu|mcontroller|bus2mem~combout )

	.dataa(\mcpu|mcontroller|bus2mem~combout ),
	.datab(\mcpu|dbus[1]~16_combout ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|data_out[1]~23_combout ),
	.cin(gnd),
	.combout(\mcpu|data_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|data_out[1]~24 .lut_mask = 16'h5FDF;
defparam \mcpu|data_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \mram|ram~2 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[1]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~2 .is_wysiwyg = "true";
defparam \mram|ram~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \mram|data_out~11 (
// Equation(s):
// \mram|data_out~11_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!\mram|ram~0_q  & (\mram|ram~2_q ))

	.dataa(\mram|ram~2_q ),
	.datab(gnd),
	.datac(\mram|ram~0_q ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mram|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~11 .lut_mask = 16'hFA0A;
defparam \mram|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \mram|data_out~12 (
// Equation(s):
// \mram|data_out~12_combout  = (\mram|WideOr0~combout  & ((\mram|data_out~11_combout ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(gnd),
	.datab(\mram|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\mram|data_out~11_combout ),
	.datad(\mram|WideOr0~combout ),
	.cin(gnd),
	.combout(\mram|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~12 .lut_mask = 16'hF0CC;
defparam \mram|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \mcpu|dbus[1]~51 (
// Equation(s):
// \mcpu|dbus[1]~51_combout  = (\mcpu|dbus[1]~16_combout  & ((\mram|data_out~12_combout ) # (!\mram|data_out[0]~10_combout )))

	.dataa(\mram|data_out[0]~10_combout ),
	.datab(gnd),
	.datac(\mram|data_out~12_combout ),
	.datad(\mcpu|dbus[1]~16_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~51 .lut_mask = 16'hF500;
defparam \mcpu|dbus[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \mcpu|malu|Add0~6 (
// Equation(s):
// \mcpu|malu|Add0~6_combout  = (\mcpu|mcontroller|alus[1]~reg0_q  & (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|dbus[0]~12_combout  & !\mcpu|dbus[1]~51_combout ))) # (!\mcpu|mcontroller|alus[1]~reg0_q  & (((\mcpu|dbus[1]~51_combout ) # 
// (!\mcpu|dbus[0]~12_combout ))))

	.dataa(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[1]~51_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~6 .lut_mask = 16'h5525;
defparam \mcpu|malu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \mcpu|malu|Add0~7 (
// Equation(s):
// \mcpu|malu|Add0~7_combout  = ((\mcpu|mac|Dout [1] $ (\mcpu|malu|Add0~6_combout  $ (!\mcpu|malu|Add0~4 )))) # (GND)
// \mcpu|malu|Add0~8  = CARRY((\mcpu|mac|Dout [1] & ((\mcpu|malu|Add0~6_combout ) # (!\mcpu|malu|Add0~4 ))) # (!\mcpu|mac|Dout [1] & (\mcpu|malu|Add0~6_combout  & !\mcpu|malu|Add0~4 )))

	.dataa(\mcpu|mac|Dout [1]),
	.datab(\mcpu|malu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~4 ),
	.combout(\mcpu|malu|Add0~7_combout ),
	.cout(\mcpu|malu|Add0~8 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~7 .lut_mask = 16'h698E;
defparam \mcpu|malu|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \mcpu|malu|Add0~9 (
// Equation(s):
// \mcpu|malu|Add0~9_combout  = (\mcpu|malu|Add0~7_combout  & ((\mcpu|mcontroller|alus[0]~reg0_q ) # (\mcpu|mcontroller|alus[1]~reg0_q )))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~7_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~9 .lut_mask = 16'hEE00;
defparam \mcpu|malu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \mcpu|mac|Dout[1]~1 (
// Equation(s):
// \mcpu|mac|Dout[1]~1_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|malu|Mux1~0_combout )) # (!\mcpu|mcontroller|alus[2]~reg0_q  & ((\mcpu|malu|Add0~9_combout )))

	.dataa(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datab(\mcpu|malu|Mux1~0_combout ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~9_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[1]~1 .lut_mask = 16'hDD88;
defparam \mcpu|mac|Dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N31
dffeas \mcpu|mac|Dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[1]~1_combout ),
	.asdata(\mcpu|dbus[1]~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[1] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \mcpu|malu|Add0~11 (
// Equation(s):
// \mcpu|malu|Add0~11_combout  = (\mcpu|mac|Dout [2] & ((\mcpu|malu|Add0~10_combout  & (\mcpu|malu|Add0~8  & VCC)) # (!\mcpu|malu|Add0~10_combout  & (!\mcpu|malu|Add0~8 )))) # (!\mcpu|mac|Dout [2] & ((\mcpu|malu|Add0~10_combout  & (!\mcpu|malu|Add0~8 )) # 
// (!\mcpu|malu|Add0~10_combout  & ((\mcpu|malu|Add0~8 ) # (GND)))))
// \mcpu|malu|Add0~12  = CARRY((\mcpu|mac|Dout [2] & (!\mcpu|malu|Add0~10_combout  & !\mcpu|malu|Add0~8 )) # (!\mcpu|mac|Dout [2] & ((!\mcpu|malu|Add0~8 ) # (!\mcpu|malu|Add0~10_combout ))))

	.dataa(\mcpu|mac|Dout [2]),
	.datab(\mcpu|malu|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|malu|Add0~8 ),
	.combout(\mcpu|malu|Add0~11_combout ),
	.cout(\mcpu|malu|Add0~12 ));
// synopsys translate_off
defparam \mcpu|malu|Add0~11 .lut_mask = 16'h9617;
defparam \mcpu|malu|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \mcpu|malu|Add0~17 (
// Equation(s):
// \mcpu|malu|Add0~17_combout  = (\mcpu|malu|Add0~15_combout  & ((\mcpu|mcontroller|alus[1]~reg0_q ) # (\mcpu|mcontroller|alus[0]~reg0_q )))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|malu|Add0~15_combout ),
	.datad(\mcpu|mcontroller|alus[0]~reg0_q ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~17 .lut_mask = 16'hF0C0;
defparam \mcpu|malu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \mcpu|mac|Dout[3]~3 (
// Equation(s):
// \mcpu|mac|Dout[3]~3_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|malu|Mux3~0_combout )) # (!\mcpu|mcontroller|alus[2]~reg0_q  & ((\mcpu|malu|Add0~17_combout )))

	.dataa(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datab(\mcpu|malu|Mux3~0_combout ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~17_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[3]~3 .lut_mask = 16'hDD88;
defparam \mcpu|mac|Dout[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N19
dffeas \mcpu|mac|Dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[3]~3_combout ),
	.asdata(\mcpu|dbus[3]~55_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[3] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \mcpu|dbus[3]~25 (
// Equation(s):
// \mcpu|dbus[3]~25_combout  = (\mcpu|mpc|Dout [3] & ((\mcpu|mdr|Dout [3]) # ((!\mcpu|mcontroller|DRlbus~0_combout )))) # (!\mcpu|mpc|Dout [3] & (!\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mdr|Dout [3]) # (!\mcpu|mcontroller|DRlbus~0_combout ))))

	.dataa(\mcpu|mpc|Dout [3]),
	.datab(\mcpu|mdr|Dout [3]),
	.datac(\mcpu|mcontroller|PCbus~combout ),
	.datad(\mcpu|mcontroller|DRlbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~25 .lut_mask = 16'h8CAF;
defparam \mcpu|dbus[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N23
dffeas \mcpu|mtr|Dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[3] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \mcpu|dbus[3]~24 (
// Equation(s):
// \mcpu|dbus[3]~24_combout  = ((\mcpu|mtr|Dout [3]) # ((\mcpu|mcontroller|PCload~0_combout  & \mcpu|mcontroller|ARinc~0_combout ))) # (!\mcpu|mcontroller|t5~q )

	.dataa(\mcpu|mcontroller|t5~q ),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mtr|Dout [3]),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~24 .lut_mask = 16'hFDF5;
defparam \mcpu|dbus[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \mcpu|dbus[3]~26 (
// Equation(s):
// \mcpu|dbus[3]~26_combout  = (\mcpu|dbus[3]~25_combout  & (\mcpu|dbus[3]~24_combout  & ((\mcpu|mac|Dout [3]) # (!\mcpu|mcontroller|ACbus~combout ))))

	.dataa(\mcpu|mac|Dout [3]),
	.datab(\mcpu|dbus[3]~25_combout ),
	.datac(\mcpu|dbus[3]~24_combout ),
	.datad(\mcpu|mcontroller|ACbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~26 .lut_mask = 16'h80C0;
defparam \mcpu|dbus[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \mram|ram~4 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~4 .is_wysiwyg = "true";
defparam \mram|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \mram|data_out~15 (
// Equation(s):
// \mram|data_out~15_combout  = (\mram|WideOr0~combout  & (\mram|ram_rtl_0|auto_generated|ram_block1a3 )) # (!\mram|WideOr0~combout  & ((\mram|memory_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\mram|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\mram|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~15 .lut_mask = 16'hF3C0;
defparam \mram|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \mram|data_out~16 (
// Equation(s):
// \mram|data_out~16_combout  = (\mram|ram~0_q  & (((\mram|data_out~15_combout )))) # (!\mram|ram~0_q  & ((\mram|WideOr0~combout  & (\mram|ram~4_q )) # (!\mram|WideOr0~combout  & ((\mram|data_out~15_combout )))))

	.dataa(\mram|ram~4_q ),
	.datab(\mram|ram~0_q ),
	.datac(\mram|WideOr0~combout ),
	.datad(\mram|data_out~15_combout ),
	.cin(gnd),
	.combout(\mram|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~16 .lut_mask = 16'hEF20;
defparam \mram|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \mcpu|dbus[3]~27 (
// Equation(s):
// \mcpu|dbus[3]~27_combout  = (\mcpu|dbus[3]~23_combout  & (\mcpu|dbus[3]~26_combout  & ((\mram|data_out~16_combout ) # (!\mram|data_out[0]~10_combout ))))

	.dataa(\mcpu|dbus[3]~23_combout ),
	.datab(\mram|data_out[0]~10_combout ),
	.datac(\mcpu|dbus[3]~26_combout ),
	.datad(\mram|data_out~16_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~27 .lut_mask = 16'hA020;
defparam \mcpu|dbus[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \mcpu|mar|Dout~6 (
// Equation(s):
// \mcpu|mar|Dout~6_combout  = (\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|dbus[3]~27_combout ) # ((!\mcpu|dbus[0]~12_combout )))) # (!\mcpu|mcontroller|ARload~0_combout  & (((\mcpu|mar|Add0~6_combout ))))

	.dataa(\mcpu|dbus[3]~27_combout ),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mar|Add0~6_combout ),
	.datad(\mcpu|dbus[0]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~6_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~6 .lut_mask = 16'hB8FC;
defparam \mcpu|mar|Dout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \mcpu|mar|Dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|Dout[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[3] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \mram|ram~3 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~3 .is_wysiwyg = "true";
defparam \mram|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \mram|data_out~13 (
// Equation(s):
// \mram|data_out~13_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a2 ))) # (!\mram|ram~0_q  & (\mram|ram~3_q ))

	.dataa(gnd),
	.datab(\mram|ram~0_q ),
	.datac(\mram|ram~3_q ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mram|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~13 .lut_mask = 16'hFC30;
defparam \mram|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \mram|data_out~14 (
// Equation(s):
// \mram|data_out~14_combout  = (\mram|WideOr0~combout  & ((\mram|data_out~13_combout ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(gnd),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mram|data_out~13_combout ),
	.cin(gnd),
	.combout(\mram|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~14 .lut_mask = 16'hFC30;
defparam \mram|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \mcpu|dbus[2]~22 (
// Equation(s):
// \mcpu|dbus[2]~22_combout  = (\mcpu|dbus[2]~21_combout  & (\mcpu|dbus[2]~18_combout  & ((\mram|data_out~14_combout ) # (!\mram|data_out[0]~10_combout ))))

	.dataa(\mcpu|dbus[2]~21_combout ),
	.datab(\mcpu|dbus[2]~18_combout ),
	.datac(\mram|data_out[0]~10_combout ),
	.datad(\mram|data_out~14_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~22 .lut_mask = 16'h8808;
defparam \mcpu|dbus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \mcpu|mar|Dout~5 (
// Equation(s):
// \mcpu|mar|Dout~5_combout  = (\mcpu|mcontroller|ARload~0_combout  & (((\mcpu|dbus[2]~22_combout )) # (!\mcpu|dbus[0]~12_combout ))) # (!\mcpu|mcontroller|ARload~0_combout  & (((\mcpu|mar|Add0~4_combout ))))

	.dataa(\mcpu|dbus[0]~12_combout ),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mar|Add0~4_combout ),
	.datad(\mcpu|dbus[2]~22_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~5 .lut_mask = 16'hFC74;
defparam \mcpu|mar|Dout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N21
dffeas \mcpu|mar|Dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mar|Dout[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[2] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \mram|data_out~17 (
// Equation(s):
// \mram|data_out~17_combout  = (\mram|WideOr0~combout  & ((\mram|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(gnd),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mram|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~17 .lut_mask = 16'hFC30;
defparam \mram|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \mram|data_out~18 (
// Equation(s):
// \mram|data_out~18_combout  = (\mram|ram~0_q  & (((\mram|data_out~17_combout )))) # (!\mram|ram~0_q  & ((\mram|WideOr0~combout  & (\mram|ram~5_q )) # (!\mram|WideOr0~combout  & ((\mram|data_out~17_combout )))))

	.dataa(\mram|ram~0_q ),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|ram~5_q ),
	.datad(\mram|data_out~17_combout ),
	.cin(gnd),
	.combout(\mram|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~18 .lut_mask = 16'hFB40;
defparam \mram|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N11
dffeas \mcpu|mr|Dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[4]~57_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[4] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \mcpu|dbus[4]~28 (
// Equation(s):
// \mcpu|dbus[4]~28_combout  = (\mcpu|mr|Dout [4]) # (!\mcpu|mcontroller|Rbus~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mr|Dout [4]),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~28 .lut_mask = 16'hF0FF;
defparam \mcpu|dbus[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \mcpu|dbus[4]~32 (
// Equation(s):
// \mcpu|dbus[4]~32_combout  = (\mcpu|dbus[4]~31_combout  & (\mcpu|dbus[4]~28_combout  & ((\mram|data_out~18_combout ) # (!\mram|data_out[0]~10_combout ))))

	.dataa(\mcpu|dbus[4]~31_combout ),
	.datab(\mram|data_out[0]~10_combout ),
	.datac(\mram|data_out~18_combout ),
	.datad(\mcpu|dbus[4]~28_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~32 .lut_mask = 16'hA200;
defparam \mcpu|dbus[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \mcpu|malu|Add0~18 (
// Equation(s):
// \mcpu|malu|Add0~18_combout  = (\mcpu|dbus[4]~32_combout  & (!\mcpu|mcontroller|alus[1]~reg0_q )) # (!\mcpu|dbus[4]~32_combout  & ((\mcpu|mcontroller|alus[1]~reg0_q  & (!\mcpu|mcontroller|alus[0]~reg0_q  & \mcpu|dbus[0]~12_combout )) # 
// (!\mcpu|mcontroller|alus[1]~reg0_q  & ((!\mcpu|dbus[0]~12_combout )))))

	.dataa(\mcpu|dbus[4]~32_combout ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(\mcpu|dbus[0]~12_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~18 .lut_mask = 16'h2633;
defparam \mcpu|malu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \mcpu|malu|Add0~21 (
// Equation(s):
// \mcpu|malu|Add0~21_combout  = (\mcpu|malu|Add0~19_combout  & ((\mcpu|mcontroller|alus[1]~reg0_q ) # (\mcpu|mcontroller|alus[0]~reg0_q )))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(\mcpu|malu|Add0~19_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~21 .lut_mask = 16'hFC00;
defparam \mcpu|malu|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \mcpu|mac|Dout[4]~4 (
// Equation(s):
// \mcpu|mac|Dout[4]~4_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|malu|Mux4~0_combout )) # (!\mcpu|mcontroller|alus[2]~reg0_q  & ((\mcpu|malu|Add0~21_combout )))

	.dataa(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datab(\mcpu|malu|Mux4~0_combout ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~21_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[4]~4 .lut_mask = 16'hDD88;
defparam \mcpu|mac|Dout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N9
dffeas \mcpu|mac|Dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[4]~4_combout ),
	.asdata(\mcpu|dbus[4]~57_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[4] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N31
dffeas \mcpu|mtr|Dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[4] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \mcpu|dbus[4]~29 (
// Equation(s):
// \mcpu|dbus[4]~29_combout  = ((\mcpu|mtr|Dout [4]) # ((\mcpu|mcontroller|PCload~0_combout  & \mcpu|mcontroller|ARinc~0_combout ))) # (!\mcpu|mcontroller|t5~q )

	.dataa(\mcpu|mcontroller|t5~q ),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mtr|Dout [4]),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~29 .lut_mask = 16'hFDF5;
defparam \mcpu|dbus[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \mcpu|dbus[4]~31 (
// Equation(s):
// \mcpu|dbus[4]~31_combout  = (\mcpu|dbus[4]~30_combout  & (\mcpu|dbus[4]~29_combout  & ((\mcpu|mac|Dout [4]) # (!\mcpu|mcontroller|ACbus~combout ))))

	.dataa(\mcpu|mcontroller|ACbus~combout ),
	.datab(\mcpu|dbus[4]~30_combout ),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|dbus[4]~29_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~31 .lut_mask = 16'hC400;
defparam \mcpu|dbus[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \mram|data_out~26 (
// Equation(s):
// \mram|data_out~26_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!\mram|ram~0_q  & (\mram|ram~5_q ))

	.dataa(\mram|ram~0_q ),
	.datab(gnd),
	.datac(\mram|ram~5_q ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mram|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~26 .lut_mask = 16'hFA50;
defparam \mram|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \mcpu|dbus[4]~56 (
// Equation(s):
// \mcpu|dbus[4]~56_combout  = ((\mram|WideOr0~combout  & (\mram|data_out~26_combout )) # (!\mram|WideOr0~combout  & ((\mram|memory_rtl_0|auto_generated|ram_block1a4 )))) # (!\mram|data_out[0]~10_combout )

	.dataa(\mram|data_out~26_combout ),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\mram|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~56 .lut_mask = 16'hB8FF;
defparam \mcpu|dbus[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \mcpu|dbus[4]~57 (
// Equation(s):
// \mcpu|dbus[4]~57_combout  = ((\mcpu|dbus[4]~31_combout  & (\mcpu|dbus[4]~28_combout  & \mcpu|dbus[4]~56_combout ))) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mcpu|dbus[4]~31_combout ),
	.datab(\mcpu|dbus[4]~28_combout ),
	.datac(\mcpu|dbus[0]~12_combout ),
	.datad(\mcpu|dbus[4]~56_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[4]~57 .lut_mask = 16'h8F0F;
defparam \mcpu|dbus[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N27
dffeas \mcpu|mpc|Dout[4] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[4]~14_combout ),
	.asdata(\mcpu|dbus[4]~57_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[4] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \mcpu|mpc|Add0~10 (
// Equation(s):
// \mcpu|mpc|Add0~10_combout  = (\mcpu|mpc|Dout [5] & (!\mcpu|mpc|Add0~9 )) # (!\mcpu|mpc|Dout [5] & ((\mcpu|mpc|Add0~9 ) # (GND)))
// \mcpu|mpc|Add0~11  = CARRY((!\mcpu|mpc|Add0~9 ) # (!\mcpu|mpc|Dout [5]))

	.dataa(gnd),
	.datab(\mcpu|mpc|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~9 ),
	.combout(\mcpu|mpc|Add0~10_combout ),
	.cout(\mcpu|mpc|Add0~11 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~10 .lut_mask = 16'h3C3F;
defparam \mcpu|mpc|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \mcpu|mpc|Dout[5]~7 (
// Equation(s):
// \mcpu|mpc|Dout[5]~7_combout  = (\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Add0~10_combout ))) # (!\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Dout [5]))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|PCinc~3_combout ),
	.datac(\mcpu|mpc|Dout [5]),
	.datad(\mcpu|mpc|Add0~10_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[5]~7 .lut_mask = 16'hFC30;
defparam \mcpu|mpc|Dout[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N29
dffeas \mcpu|mpc|Dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[5]~7_combout ),
	.asdata(\mcpu|dbus[5]~59_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[5] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \mcpu|mpc|Add0~12 (
// Equation(s):
// \mcpu|mpc|Add0~12_combout  = (\mcpu|mpc|Dout [6] & (\mcpu|mpc|Add0~11  $ (GND))) # (!\mcpu|mpc|Dout [6] & (!\mcpu|mpc|Add0~11  & VCC))
// \mcpu|mpc|Add0~13  = CARRY((\mcpu|mpc|Dout [6] & !\mcpu|mpc|Add0~11 ))

	.dataa(gnd),
	.datab(\mcpu|mpc|Dout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~11 ),
	.combout(\mcpu|mpc|Add0~12_combout ),
	.cout(\mcpu|mpc|Add0~13 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~12 .lut_mask = 16'hC30C;
defparam \mcpu|mpc|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \mcpu|mpc|Dout[6]~8 (
// Equation(s):
// \mcpu|mpc|Dout[6]~8_combout  = (\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Add0~12_combout )) # (!\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Dout [6])))

	.dataa(\mcpu|mpc|Add0~12_combout ),
	.datab(\mcpu|mcontroller|PCinc~3_combout ),
	.datac(\mcpu|mpc|Dout [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[6]~8 .lut_mask = 16'hB8B8;
defparam \mcpu|mpc|Dout[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N7
dffeas \mcpu|mpc|Dout[6] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[6]~8_combout ),
	.asdata(\mcpu|dbus[6]~43_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[6] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \mcpu|mpc|Add0~14 (
// Equation(s):
// \mcpu|mpc|Add0~14_combout  = (\mcpu|mpc|Dout [7] & (!\mcpu|mpc|Add0~13 )) # (!\mcpu|mpc|Dout [7] & ((\mcpu|mpc|Add0~13 ) # (GND)))
// \mcpu|mpc|Add0~15  = CARRY((!\mcpu|mpc|Add0~13 ) # (!\mcpu|mpc|Dout [7]))

	.dataa(\mcpu|mpc|Dout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~13 ),
	.combout(\mcpu|mpc|Add0~14_combout ),
	.cout(\mcpu|mpc|Add0~15 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~14 .lut_mask = 16'h5A5F;
defparam \mcpu|mpc|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \mcpu|mpc|Dout[7]~9 (
// Equation(s):
// \mcpu|mpc|Dout[7]~9_combout  = (\mcpu|mcontroller|PCinc~3_combout  & (\mcpu|mpc|Add0~14_combout )) # (!\mcpu|mcontroller|PCinc~3_combout  & ((\mcpu|mpc|Dout [7])))

	.dataa(\mcpu|mpc|Add0~14_combout ),
	.datab(\mcpu|mcontroller|PCinc~3_combout ),
	.datac(\mcpu|mpc|Dout [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[7]~9 .lut_mask = 16'hB8B8;
defparam \mcpu|mpc|Dout[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \mcpu|mpc|Dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[7]~9_combout ),
	.asdata(\mcpu|dbus[7]~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mcpu|mcontroller|PCload~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[7] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \mcpu|mpc|Add0~16 (
// Equation(s):
// \mcpu|mpc|Add0~16_combout  = (\mcpu|mpc|Dout [8] & (\mcpu|mpc|Add0~15  $ (GND))) # (!\mcpu|mpc|Dout [8] & (!\mcpu|mpc|Add0~15  & VCC))
// \mcpu|mpc|Add0~17  = CARRY((\mcpu|mpc|Dout [8] & !\mcpu|mpc|Add0~15 ))

	.dataa(\mcpu|mpc|Dout [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~15 ),
	.combout(\mcpu|mpc|Add0~16_combout ),
	.cout(\mcpu|mpc|Add0~17 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~16 .lut_mask = 16'hA50A;
defparam \mcpu|mpc|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y28_N29
dffeas \mcpu|mpc|Dout[8] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[8]~0_combout ),
	.asdata(\mcpu|mpc|Add0~16_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|PCload~1_combout ),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[8] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \mcpu|mpc|Add0~18 (
// Equation(s):
// \mcpu|mpc|Add0~18_combout  = (\mcpu|mpc|Dout [9] & (!\mcpu|mpc|Add0~17 )) # (!\mcpu|mpc|Dout [9] & ((\mcpu|mpc|Add0~17 ) # (GND)))
// \mcpu|mpc|Add0~19  = CARRY((!\mcpu|mpc|Add0~17 ) # (!\mcpu|mpc|Dout [9]))

	.dataa(\mcpu|mpc|Dout [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mcpu|mpc|Add0~17 ),
	.combout(\mcpu|mpc|Add0~18_combout ),
	.cout(\mcpu|mpc|Add0~19 ));
// synopsys translate_off
defparam \mcpu|mpc|Add0~18 .lut_mask = 16'h5A5F;
defparam \mcpu|mpc|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y28_N7
dffeas \mcpu|mpc|Dout[9] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[9]~1_combout ),
	.asdata(\mcpu|mpc|Add0~18_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|PCload~1_combout ),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[9] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \mcpu|mpc|Dout[10] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout[10]~2_combout ),
	.asdata(\mcpu|mpc|Add0~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|PCload~1_combout ),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[10] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \mcpu|mpc|Dout[10]~2 (
// Equation(s):
// \mcpu|mpc|Dout[10]~2_combout  = (\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mpc|Dout [10]))) # (!\mcpu|mcontroller|PCbus~combout  & (\mcpu|mdr|Dout [2]))

	.dataa(\mcpu|mdr|Dout [2]),
	.datab(gnd),
	.datac(\mcpu|mpc|Dout [10]),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout[10]~2 .lut_mask = 16'hF0AA;
defparam \mcpu|mpc|Dout[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N10
cycloneive_lcell_comb \mcpu|mar|Dout~18 (
// Equation(s):
// \mcpu|mar|Dout~18_combout  = (!\mcpu|mcontroller|ARload~0_combout  & ((\mcpu|mcontroller|ARinc~1_combout  & (\mcpu|mar|Dout [10])) # (!\mcpu|mcontroller|ARinc~1_combout  & ((\mcpu|mar|Add0~20_combout )))))

	.dataa(\mcpu|mar|Dout [10]),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mar|Add0~20_combout ),
	.datad(\mcpu|mcontroller|ARinc~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~18_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~18 .lut_mask = 16'h2230;
defparam \mcpu|mar|Dout~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \mcpu|mar|Dout~19 (
// Equation(s):
// \mcpu|mar|Dout~19_combout  = (\mcpu|mar|Dout~18_combout ) # ((\mcpu|mcontroller|ARload~0_combout  & \mcpu|mpc|Dout[10]~2_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|ARload~0_combout ),
	.datac(\mcpu|mpc|Dout[10]~2_combout ),
	.datad(\mcpu|mar|Dout~18_combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout~19_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout~19 .lut_mask = 16'hFFC0;
defparam \mcpu|mar|Dout~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N23
dffeas \mcpu|mar|Dout[10] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mar|Dout~19_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[10] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \mram|ram~10 (
// Equation(s):
// \mram|ram~10_combout  = (!\mcpu|mar|Dout [10] & (!\mcpu|mar|Dout [9] & (!\mcpu|mar|Dout [7] & !\mcpu|mar|Dout [8])))

	.dataa(\mcpu|mar|Dout [10]),
	.datab(\mcpu|mar|Dout [9]),
	.datac(\mcpu|mar|Dout [7]),
	.datad(\mcpu|mar|Dout [8]),
	.cin(gnd),
	.combout(\mram|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \mram|ram~10 .lut_mask = 16'h0001;
defparam \mram|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \mram|ram~11 (
// Equation(s):
// \mram|ram~11_combout  = (!\mcpu|mar|Dout [6] & !\mcpu|mar|Dout [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mar|Dout [6]),
	.datad(\mcpu|mar|Dout [5]),
	.cin(gnd),
	.combout(\mram|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \mram|ram~11 .lut_mask = 16'h000F;
defparam \mram|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \mram|ram~9 (
// Equation(s):
// \mram|ram~9_combout  = (!\mcpu|mar|Dout [12] & (!\mcpu|mar|Dout [11] & (!\mcpu|mar|Dout [13] & !\mcpu|mar|Dout [14])))

	.dataa(\mcpu|mar|Dout [12]),
	.datab(\mcpu|mar|Dout [11]),
	.datac(\mcpu|mar|Dout [13]),
	.datad(\mcpu|mar|Dout [14]),
	.cin(gnd),
	.combout(\mram|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \mram|ram~9 .lut_mask = 16'h0001;
defparam \mram|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \mram|ram~12 (
// Equation(s):
// \mram|ram~12_combout  = (\mram|ram~10_combout  & (\mram|ram~11_combout  & (\mram|ram~9_combout  & \mcpu|mcontroller|bus2mem~combout )))

	.dataa(\mram|ram~10_combout ),
	.datab(\mram|ram~11_combout ),
	.datac(\mram|ram~9_combout ),
	.datad(\mcpu|mcontroller|bus2mem~combout ),
	.cin(gnd),
	.combout(\mram|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \mram|ram~12 .lut_mask = 16'h8000;
defparam \mram|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N25
dffeas \mram|ram~6 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~6 .is_wysiwyg = "true";
defparam \mram|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \mram|data_out~19 (
// Equation(s):
// \mram|data_out~19_combout  = (\mram|WideOr0~combout  & ((\mram|ram_rtl_0|auto_generated|ram_block1a5 ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mram|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~19 .lut_mask = 16'hFC30;
defparam \mram|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \mram|data_out~20 (
// Equation(s):
// \mram|data_out~20_combout  = (\mram|WideOr0~combout  & ((\mram|ram~0_q  & ((\mram|data_out~19_combout ))) # (!\mram|ram~0_q  & (\mram|ram~6_q )))) # (!\mram|WideOr0~combout  & (((\mram|data_out~19_combout ))))

	.dataa(\mram|ram~6_q ),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|ram~0_q ),
	.datad(\mram|data_out~19_combout ),
	.cin(gnd),
	.combout(\mram|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~20 .lut_mask = 16'hFB08;
defparam \mram|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \mcpu|dbus[5]~37 (
// Equation(s):
// \mcpu|dbus[5]~37_combout  = (\mcpu|dbus[5]~36_combout  & (\mcpu|dbus[5]~33_combout  & ((\mram|data_out~20_combout ) # (!\mram|data_out[0]~10_combout ))))

	.dataa(\mcpu|dbus[5]~36_combout ),
	.datab(\mram|data_out[0]~10_combout ),
	.datac(\mcpu|dbus[5]~33_combout ),
	.datad(\mram|data_out~20_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~37 .lut_mask = 16'hA020;
defparam \mcpu|dbus[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \mcpu|malu|Add0~22 (
// Equation(s):
// \mcpu|malu|Add0~22_combout  = (\mcpu|mcontroller|alus[1]~reg0_q  & (\mcpu|dbus[0]~12_combout  & (!\mcpu|mcontroller|alus[0]~reg0_q  & !\mcpu|dbus[5]~37_combout ))) # (!\mcpu|mcontroller|alus[1]~reg0_q  & (((\mcpu|dbus[5]~37_combout )) # 
// (!\mcpu|dbus[0]~12_combout )))

	.dataa(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datab(\mcpu|dbus[0]~12_combout ),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(\mcpu|dbus[5]~37_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~22 .lut_mask = 16'h5519;
defparam \mcpu|malu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \mcpu|malu|Add0~25 (
// Equation(s):
// \mcpu|malu|Add0~25_combout  = (\mcpu|malu|Add0~23_combout  & ((\mcpu|mcontroller|alus[1]~reg0_q ) # (\mcpu|mcontroller|alus[0]~reg0_q )))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(\mcpu|malu|Add0~23_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~25 .lut_mask = 16'hFC00;
defparam \mcpu|malu|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \mcpu|mac|Dout[5]~5 (
// Equation(s):
// \mcpu|mac|Dout[5]~5_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|malu|Mux5~0_combout )) # (!\mcpu|mcontroller|alus[2]~reg0_q  & ((\mcpu|malu|Add0~25_combout )))

	.dataa(\mcpu|malu|Mux5~0_combout ),
	.datab(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~25_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[5]~5 .lut_mask = 16'hBB88;
defparam \mcpu|mac|Dout[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N11
dffeas \mcpu|mac|Dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[5]~5_combout ),
	.asdata(\mcpu|dbus[5]~59_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[5] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N9
dffeas \mcpu|mtr|Dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[5] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \mcpu|dbus[5]~34 (
// Equation(s):
// \mcpu|dbus[5]~34_combout  = (\mcpu|mtr|Dout [5]) # (((\mcpu|mcontroller|ARinc~0_combout  & \mcpu|mcontroller|PCload~0_combout )) # (!\mcpu|mcontroller|t5~q ))

	.dataa(\mcpu|mcontroller|ARinc~0_combout ),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mtr|Dout [5]),
	.datad(\mcpu|mcontroller|t5~q ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~34 .lut_mask = 16'hF8FF;
defparam \mcpu|dbus[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \mcpu|dbus[5]~35 (
// Equation(s):
// \mcpu|dbus[5]~35_combout  = (\mcpu|mdr|Dout [5] & (((\mcpu|mpc|Dout [5]) # (!\mcpu|mcontroller|PCbus~combout )))) # (!\mcpu|mdr|Dout [5] & (!\mcpu|mcontroller|DRlbus~0_combout  & ((\mcpu|mpc|Dout [5]) # (!\mcpu|mcontroller|PCbus~combout ))))

	.dataa(\mcpu|mdr|Dout [5]),
	.datab(\mcpu|mcontroller|DRlbus~0_combout ),
	.datac(\mcpu|mpc|Dout [5]),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~35 .lut_mask = 16'hB0BB;
defparam \mcpu|dbus[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \mcpu|dbus[5]~36 (
// Equation(s):
// \mcpu|dbus[5]~36_combout  = (\mcpu|dbus[5]~34_combout  & (\mcpu|dbus[5]~35_combout  & ((\mcpu|mac|Dout [5]) # (!\mcpu|mcontroller|ACbus~combout ))))

	.dataa(\mcpu|mac|Dout [5]),
	.datab(\mcpu|mcontroller|ACbus~combout ),
	.datac(\mcpu|dbus[5]~34_combout ),
	.datad(\mcpu|dbus[5]~35_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~36 .lut_mask = 16'hB000;
defparam \mcpu|dbus[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \mram|data_out~27 (
// Equation(s):
// \mram|data_out~27_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a5 ))) # (!\mram|ram~0_q  & (\mram|ram~6_q ))

	.dataa(\mram|ram~0_q ),
	.datab(gnd),
	.datac(\mram|ram~6_q ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\mram|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~27 .lut_mask = 16'hFA50;
defparam \mram|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \mcpu|dbus[5]~58 (
// Equation(s):
// \mcpu|dbus[5]~58_combout  = ((\mram|WideOr0~combout  & (\mram|data_out~27_combout )) # (!\mram|WideOr0~combout  & ((\mram|memory_rtl_0|auto_generated|ram_block1a5 )))) # (!\mram|data_out[0]~10_combout )

	.dataa(\mram|data_out~27_combout ),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\mram|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~58 .lut_mask = 16'hB8FF;
defparam \mcpu|dbus[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \mcpu|dbus[5]~59 (
// Equation(s):
// \mcpu|dbus[5]~59_combout  = ((\mcpu|dbus[5]~33_combout  & (\mcpu|dbus[5]~36_combout  & \mcpu|dbus[5]~58_combout ))) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mcpu|dbus[0]~12_combout ),
	.datab(\mcpu|dbus[5]~33_combout ),
	.datac(\mcpu|dbus[5]~36_combout ),
	.datad(\mcpu|dbus[5]~58_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[5]~59 .lut_mask = 16'hD555;
defparam \mcpu|dbus[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \mcpu|mdr|Dout[5]~feeder (
// Equation(s):
// \mcpu|mdr|Dout[5]~feeder_combout  = \mcpu|dbus[5]~59_combout 

	.dataa(gnd),
	.datab(\mcpu|dbus[5]~59_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mdr|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mdr|Dout[5]~feeder .lut_mask = 16'hCCCC;
defparam \mcpu|mdr|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N31
dffeas \mcpu|mdr|Dout[5] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mdr|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[5] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneive_lcell_comb \mcpu|mir|Dout[5]~feeder (
// Equation(s):
// \mcpu|mir|Dout[5]~feeder_combout  = \mcpu|mdr|Dout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mdr|Dout [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mir|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|Dout[5]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mir|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N17
dffeas \mcpu|mir|Dout[5] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[5] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N11
dffeas \mcpu|mir|Dout[4] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[4] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \mcpu|mir|Dout[6]~feeder (
// Equation(s):
// \mcpu|mir|Dout[6]~feeder_combout  = \mcpu|mdr|Dout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|Dout [6]),
	.cin(gnd),
	.combout(\mcpu|mir|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|Dout[6]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N19
dffeas \mcpu|mir|Dout[6] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|Dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[6] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \mcpu|mcontroller|Equal1~0 (
// Equation(s):
// \mcpu|mcontroller|Equal1~0_combout  = (!\mcpu|mir|Dout [7] & (!\mcpu|mir|Dout [5] & (!\mcpu|mir|Dout [4] & !\mcpu|mir|Dout [6])))

	.dataa(\mcpu|mir|Dout [7]),
	.datab(\mcpu|mir|Dout [5]),
	.datac(\mcpu|mir|Dout [4]),
	.datad(\mcpu|mir|Dout [6]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Equal1~0 .lut_mask = 16'h0001;
defparam \mcpu|mcontroller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N3
dffeas \mcpu|mcontroller|i_XOR (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_XOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_XOR .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_XOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \mcpu|mcontroller|Rbus~0 (
// Equation(s):
// \mcpu|mcontroller|Rbus~0_combout  = (\mcpu|mcontroller|t3~q  & ((\mcpu|mcontroller|i_XOR~q ) # ((\mcpu|mcontroller|i_MOVR~q ) # (!\mcpu|mcontroller|ACload~0_combout ))))

	.dataa(\mcpu|mcontroller|i_XOR~q ),
	.datab(\mcpu|mcontroller|i_MOVR~q ),
	.datac(\mcpu|mcontroller|ACload~0_combout ),
	.datad(\mcpu|mcontroller|t3~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Rbus~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Rbus~0 .lut_mask = 16'hEF00;
defparam \mcpu|mcontroller|Rbus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \mcpu|dbus[0]~12 (
// Equation(s):
// \mcpu|dbus[0]~12_combout  = (\mram|data_out[0]~10_combout ) # ((\mcpu|mcontroller|Rbus~0_combout ) # (\mcpu|dbus[0]~11_combout ))

	.dataa(gnd),
	.datab(\mram|data_out[0]~10_combout ),
	.datac(\mcpu|mcontroller|Rbus~0_combout ),
	.datad(\mcpu|dbus[0]~11_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~12 .lut_mask = 16'hFFFC;
defparam \mcpu|dbus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \mram|data_out~25 (
// Equation(s):
// \mram|data_out~25_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a3 ))) # (!\mram|ram~0_q  & (\mram|ram~4_q ))

	.dataa(\mram|ram~4_q ),
	.datab(gnd),
	.datac(\mram|ram~0_q ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\mram|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~25 .lut_mask = 16'hFA0A;
defparam \mram|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \mcpu|dbus[3]~54 (
// Equation(s):
// \mcpu|dbus[3]~54_combout  = ((\mram|WideOr0~combout  & ((\mram|data_out~25_combout ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a3 ))) # (!\mram|data_out[0]~10_combout )

	.dataa(\mram|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|data_out~25_combout ),
	.datad(\mram|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~54 .lut_mask = 16'hE2FF;
defparam \mcpu|dbus[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \mcpu|dbus[3]~55 (
// Equation(s):
// \mcpu|dbus[3]~55_combout  = ((\mcpu|dbus[3]~26_combout  & (\mcpu|dbus[3]~54_combout  & \mcpu|dbus[3]~23_combout ))) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mcpu|dbus[0]~12_combout ),
	.datab(\mcpu|dbus[3]~26_combout ),
	.datac(\mcpu|dbus[3]~54_combout ),
	.datad(\mcpu|dbus[3]~23_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[3]~55 .lut_mask = 16'hD555;
defparam \mcpu|dbus[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \mcpu|mdr|Dout[3] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[3]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[3] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneive_lcell_comb \mcpu|mir|Dout[3]~feeder (
// Equation(s):
// \mcpu|mir|Dout[3]~feeder_combout  = \mcpu|mdr|Dout [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mir|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|Dout[3]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N23
dffeas \mcpu|mir|Dout[3] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|Dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[3] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneive_lcell_comb \mcpu|mcontroller|alus[1]~0 (
// Equation(s):
// \mcpu|mcontroller|alus[1]~0_combout  = (\mcpu|mir|Dout [3] & \mcpu|mcontroller|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mir|Dout [3]),
	.datad(\mcpu|mcontroller|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|alus[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|alus[1]~0 .lut_mask = 16'hF000;
defparam \mcpu|mcontroller|alus[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N29
dffeas \mcpu|mcontroller|alus[2]~reg0 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|alus[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|alus[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|alus[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|alus[2]~reg0 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|alus[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \mcpu|malu|Mux2~0 (
// Equation(s):
// \mcpu|malu|Mux2~0_combout  = (\mcpu|mac|Dout [2] & ((\mcpu|dbus[2]~53_combout  & (!\mcpu|mcontroller|alus[1]~reg0_q )) # (!\mcpu|dbus[2]~53_combout  & ((\mcpu|mcontroller|alus[0]~reg0_q ))))) # (!\mcpu|mac|Dout [2] & ((\mcpu|mcontroller|alus[0]~reg0_q  & 
// ((\mcpu|dbus[2]~53_combout ))) # (!\mcpu|mcontroller|alus[0]~reg0_q  & (\mcpu|mcontroller|alus[1]~reg0_q ))))

	.dataa(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datab(\mcpu|mac|Dout [2]),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(\mcpu|dbus[2]~53_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Mux2~0 .lut_mask = 16'h76C2;
defparam \mcpu|malu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \mcpu|malu|Add0~13 (
// Equation(s):
// \mcpu|malu|Add0~13_combout  = (\mcpu|malu|Add0~11_combout  & ((\mcpu|mcontroller|alus[0]~reg0_q ) # (\mcpu|mcontroller|alus[1]~reg0_q )))

	.dataa(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~11_combout ),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~13 .lut_mask = 16'hEE00;
defparam \mcpu|malu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \mcpu|mac|Dout[2]~2 (
// Equation(s):
// \mcpu|mac|Dout[2]~2_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|malu|Mux2~0_combout )) # (!\mcpu|mcontroller|alus[2]~reg0_q  & ((\mcpu|malu|Add0~13_combout )))

	.dataa(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datab(\mcpu|malu|Mux2~0_combout ),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~13_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[2]~2 .lut_mask = 16'hDD88;
defparam \mcpu|mac|Dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \mcpu|mz|Dout[0]~0 (
// Equation(s):
// \mcpu|mz|Dout[0]~0_combout  = (!\mcpu|mac|Dout[2]~2_combout  & (!\mcpu|mac|Dout[0]~0_combout  & (!\mcpu|mac|Dout[1]~1_combout  & !\mcpu|mac|Dout[3]~3_combout )))

	.dataa(\mcpu|mac|Dout[2]~2_combout ),
	.datab(\mcpu|mac|Dout[0]~0_combout ),
	.datac(\mcpu|mac|Dout[1]~1_combout ),
	.datad(\mcpu|mac|Dout[3]~3_combout ),
	.cin(gnd),
	.combout(\mcpu|mz|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mz|Dout[0]~0 .lut_mask = 16'h0001;
defparam \mcpu|mz|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneive_lcell_comb \mcpu|mac|Dout[7]~10 (
// Equation(s):
// \mcpu|mac|Dout[7]~10_combout  = (\mcpu|mcontroller|alus[0]~reg0_q ) # (\mcpu|mcontroller|alus[1]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(\mcpu|mcontroller|alus[1]~reg0_q ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[7]~10 .lut_mask = 16'hFFF0;
defparam \mcpu|mac|Dout[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \mcpu|mac|Dout[7]~feeder (
// Equation(s):
// \mcpu|mac|Dout[7]~feeder_combout  = \mcpu|mac|Dout[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mac|Dout[7]~7_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[7]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mac|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N27
dffeas \mcpu|mac|Dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mac|Dout[7]~feeder_combout ),
	.asdata(\mcpu|dbus[7]~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ACload~2_combout ),
	.ena(\mcpu|mac|Dout~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mac|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mac|Dout[7] .is_wysiwyg = "true";
defparam \mcpu|mac|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \mcpu|malu|Add0~30 (
// Equation(s):
// \mcpu|malu|Add0~30_combout  = (\mcpu|dbus[7]~49_combout  & (!\mcpu|mcontroller|alus[1]~reg0_q )) # (!\mcpu|dbus[7]~49_combout  & (\mcpu|mcontroller|alus[1]~reg0_q  & !\mcpu|mcontroller|alus[0]~reg0_q ))

	.dataa(\mcpu|dbus[7]~49_combout ),
	.datab(\mcpu|mcontroller|alus[1]~reg0_q ),
	.datac(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|malu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~30 .lut_mask = 16'h2626;
defparam \mcpu|malu|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \mcpu|malu|Add0~31 (
// Equation(s):
// \mcpu|malu|Add0~31_combout  = \mcpu|mac|Dout [7] $ (\mcpu|malu|Add0~28  $ (!\mcpu|malu|Add0~30_combout ))

	.dataa(gnd),
	.datab(\mcpu|mac|Dout [7]),
	.datac(gnd),
	.datad(\mcpu|malu|Add0~30_combout ),
	.cin(\mcpu|malu|Add0~28 ),
	.combout(\mcpu|malu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|malu|Add0~31 .lut_mask = 16'h3CC3;
defparam \mcpu|malu|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \mcpu|mac|Dout[7]~9 (
// Equation(s):
// \mcpu|mac|Dout[7]~9_combout  = (\mcpu|mac|Dout [7] & ((\mcpu|dbus[7]~49_combout  & ((!\mcpu|mcontroller|alus[1]~reg0_q ))) # (!\mcpu|dbus[7]~49_combout  & (\mcpu|mcontroller|alus[0]~reg0_q )))) # (!\mcpu|mac|Dout [7] & ((\mcpu|mcontroller|alus[0]~reg0_q  
// & (\mcpu|dbus[7]~49_combout )) # (!\mcpu|mcontroller|alus[0]~reg0_q  & ((\mcpu|mcontroller|alus[1]~reg0_q )))))

	.dataa(\mcpu|mac|Dout [7]),
	.datab(\mcpu|mcontroller|alus[0]~reg0_q ),
	.datac(\mcpu|dbus[7]~49_combout ),
	.datad(\mcpu|mcontroller|alus[1]~reg0_q ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[7]~9 .lut_mask = 16'h59E8;
defparam \mcpu|mac|Dout[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \mcpu|mac|Dout[7]~7 (
// Equation(s):
// \mcpu|mac|Dout[7]~7_combout  = (\mcpu|mcontroller|alus[2]~reg0_q  & (((\mcpu|mac|Dout[7]~9_combout )))) # (!\mcpu|mcontroller|alus[2]~reg0_q  & (\mcpu|mac|Dout[7]~10_combout  & (\mcpu|malu|Add0~31_combout )))

	.dataa(\mcpu|mac|Dout[7]~10_combout ),
	.datab(\mcpu|mcontroller|alus[2]~reg0_q ),
	.datac(\mcpu|malu|Add0~31_combout ),
	.datad(\mcpu|mac|Dout[7]~9_combout ),
	.cin(gnd),
	.combout(\mcpu|mac|Dout[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mac|Dout[7]~7 .lut_mask = 16'hEC20;
defparam \mcpu|mac|Dout[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \mcpu|mz|Dout[0]~1 (
// Equation(s):
// \mcpu|mz|Dout[0]~1_combout  = (!\mcpu|mac|Dout[4]~4_combout  & (!\mcpu|mac|Dout[7]~7_combout  & (!\mcpu|mac|Dout[5]~5_combout  & !\mcpu|mac|Dout[6]~6_combout )))

	.dataa(\mcpu|mac|Dout[4]~4_combout ),
	.datab(\mcpu|mac|Dout[7]~7_combout ),
	.datac(\mcpu|mac|Dout[5]~5_combout ),
	.datad(\mcpu|mac|Dout[6]~6_combout ),
	.cin(gnd),
	.combout(\mcpu|mz|Dout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mz|Dout[0]~1 .lut_mask = 16'h0001;
defparam \mcpu|mz|Dout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \mcpu|mz|Dout[0]~2 (
// Equation(s):
// \mcpu|mz|Dout[0]~2_combout  = (\mcpu|mcontroller|ACload~2_combout  & (\mcpu|mz|Dout[0]~0_combout  & ((\mcpu|mz|Dout[0]~1_combout )))) # (!\mcpu|mcontroller|ACload~2_combout  & (((\mcpu|mz|Dout [0]))))

	.dataa(\mcpu|mz|Dout[0]~0_combout ),
	.datab(\mcpu|mcontroller|ACload~2_combout ),
	.datac(\mcpu|mz|Dout [0]),
	.datad(\mcpu|mz|Dout[0]~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mz|Dout[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mz|Dout[0]~2 .lut_mask = 16'hB830;
defparam \mcpu|mz|Dout[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N23
dffeas \mcpu|mz|Dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mz|Dout[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mz|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mz|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mz|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \mcpu|mcontroller|PCload~0 (
// Equation(s):
// \mcpu|mcontroller|PCload~0_combout  = (\mcpu|mz|Dout [0] & ((!\mcpu|mcontroller|i_JMPZ~q ))) # (!\mcpu|mz|Dout [0] & (!\mcpu|mcontroller|i_JPNZ~q ))

	.dataa(\mcpu|mz|Dout [0]),
	.datab(gnd),
	.datac(\mcpu|mcontroller|i_JPNZ~q ),
	.datad(\mcpu|mcontroller|i_JMPZ~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|PCload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|PCload~0 .lut_mask = 16'h05AF;
defparam \mcpu|mcontroller|PCload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \mcpu|mcontroller|DRhbus~0 (
// Equation(s):
// \mcpu|mcontroller|DRhbus~0_combout  = (\mcpu|mcontroller|t5~q  & ((!\mcpu|mcontroller|ARinc~0_combout ) # (!\mcpu|mcontroller|PCload~0_combout )))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|t5~q ),
	.datac(\mcpu|mcontroller|PCload~0_combout ),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|DRhbus~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|DRhbus~0 .lut_mask = 16'h0CCC;
defparam \mcpu|mcontroller|DRhbus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \mcpu|dbus[0]~11 (
// Equation(s):
// \mcpu|dbus[0]~11_combout  = (\mcpu|mcontroller|PCbus~combout ) # ((\mcpu|mcontroller|DRhbus~0_combout ) # ((\mcpu|mcontroller|DRlbus~0_combout ) # (\mcpu|mcontroller|ACbus~combout )))

	.dataa(\mcpu|mcontroller|PCbus~combout ),
	.datab(\mcpu|mcontroller|DRhbus~0_combout ),
	.datac(\mcpu|mcontroller|DRlbus~0_combout ),
	.datad(\mcpu|mcontroller|ACbus~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~11 .lut_mask = 16'hFFFE;
defparam \mcpu|dbus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \mcpu|dbus[0]~62 (
// Equation(s):
// \mcpu|dbus[0]~62_combout  = (\mcpu|dbus[0]~10_combout ) # ((!\mcpu|dbus[0]~11_combout  & (!\mcpu|mcontroller|Rbus~0_combout  & !\mram|data_out[0]~10_combout )))

	.dataa(\mcpu|dbus[0]~11_combout ),
	.datab(\mcpu|mcontroller|Rbus~0_combout ),
	.datac(\mram|data_out[0]~10_combout ),
	.datad(\mcpu|dbus[0]~10_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~62 .lut_mask = 16'hFF01;
defparam \mcpu|dbus[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N29
dffeas \mcpu|mdr|Dout[0] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[0]~62_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \mcpu|mir|Dout[0]~feeder (
// Equation(s):
// \mcpu|mir|Dout[0]~feeder_combout  = \mcpu|mdr|Dout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mdr|Dout [0]),
	.cin(gnd),
	.combout(\mcpu|mir|Dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|Dout[0]~feeder .lut_mask = 16'hFF00;
defparam \mcpu|mir|Dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N25
dffeas \mcpu|mir|Dout[0] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|Dout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[0] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~15 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~15_combout  = (\mcpu|mir|Dout [1]) # ((\mcpu|mir|Dout [2]) # ((\mcpu|mir|Dout [0]) # (\mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~15 .lut_mask = 16'hFFFE;
defparam \mcpu|mcontroller|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N17
dffeas \mcpu|mcontroller|i_NOP (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~15_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_NOP .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \mcpu|mcontroller|clr~0 (
// Equation(s):
// \mcpu|mcontroller|clr~0_combout  = (\mcpu|mcontroller|t3~q  & (((\mcpu|mcontroller|i_MOVR~q ) # (!\mcpu|mcontroller|ACload~3_combout )) # (!\mcpu|mcontroller|i_NOP~q )))

	.dataa(\mcpu|mcontroller|i_NOP~q ),
	.datab(\mcpu|mcontroller|i_MOVR~q ),
	.datac(\mcpu|mcontroller|ACload~3_combout ),
	.datad(\mcpu|mcontroller|t3~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|clr~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|clr~0 .lut_mask = 16'hDF00;
defparam \mcpu|mcontroller|clr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \mcpu|mcontroller|t1~0 (
// Equation(s):
// \mcpu|mcontroller|t1~0_combout  = (!\mcpu|mcontroller|t0~q  & (!\mcpu|mcontroller|clr~2_combout  & (!\mcpu|mcontroller|clr~1_combout  & !\mcpu|mcontroller|clr~0_combout )))

	.dataa(\mcpu|mcontroller|t0~q ),
	.datab(\mcpu|mcontroller|clr~2_combout ),
	.datac(\mcpu|mcontroller|clr~1_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t1~0 .lut_mask = 16'h0001;
defparam \mcpu|mcontroller|t1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N29
dffeas \mcpu|mcontroller|t1 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t1~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t1 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \mcpu|mcontroller|t2~0 (
// Equation(s):
// \mcpu|mcontroller|t2~0_combout  = (\mcpu|mcontroller|t1~q  & (!\mcpu|mcontroller|clr~1_combout  & (!\mcpu|mcontroller|clr~2_combout  & !\mcpu|mcontroller|clr~0_combout )))

	.dataa(\mcpu|mcontroller|t1~q ),
	.datab(\mcpu|mcontroller|clr~1_combout ),
	.datac(\mcpu|mcontroller|clr~2_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t2~0 .lut_mask = 16'h0002;
defparam \mcpu|mcontroller|t2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N25
dffeas \mcpu|mcontroller|t2 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t2~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t2 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \mcpu|mcontroller|t3~0 (
// Equation(s):
// \mcpu|mcontroller|t3~0_combout  = (\mcpu|mcontroller|t2~q  & (!\mcpu|mcontroller|clr~2_combout  & (!\mcpu|mcontroller|clr~1_combout  & !\mcpu|mcontroller|clr~0_combout )))

	.dataa(\mcpu|mcontroller|t2~q ),
	.datab(\mcpu|mcontroller|clr~2_combout ),
	.datac(\mcpu|mcontroller|clr~1_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t3~0 .lut_mask = 16'h0002;
defparam \mcpu|mcontroller|t3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N27
dffeas \mcpu|mcontroller|t3 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t3~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t3 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \mcpu|mcontroller|Rload (
// Equation(s):
// \mcpu|mcontroller|Rload~combout  = (\mcpu|mcontroller|i_MOVAC~q  & \mcpu|mcontroller|t3~q )

	.dataa(gnd),
	.datab(\mcpu|mcontroller|i_MOVAC~q ),
	.datac(gnd),
	.datad(\mcpu|mcontroller|t3~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Rload~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Rload .lut_mask = 16'hCC00;
defparam \mcpu|mcontroller|Rload .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \mcpu|mr|Dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|dbus[2]~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|Rload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mr|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mr|Dout[2] .is_wysiwyg = "true";
defparam \mcpu|mr|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \mcpu|dbus[2]~18 (
// Equation(s):
// \mcpu|dbus[2]~18_combout  = (\mcpu|mr|Dout [2]) # (!\mcpu|mcontroller|Rbus~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mr|Dout [2]),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~18 .lut_mask = 16'hF0FF;
defparam \mcpu|dbus[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \mcpu|dbus[2]~52 (
// Equation(s):
// \mcpu|dbus[2]~52_combout  = ((\mram|WideOr0~combout  & (\mram|data_out~13_combout )) # (!\mram|WideOr0~combout  & ((\mram|memory_rtl_0|auto_generated|ram_block1a2 )))) # (!\mram|data_out[0]~10_combout )

	.dataa(\mram|data_out~13_combout ),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\mram|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~52 .lut_mask = 16'hB8FF;
defparam \mcpu|dbus[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \mcpu|dbus[2]~53 (
// Equation(s):
// \mcpu|dbus[2]~53_combout  = ((\mcpu|dbus[2]~18_combout  & (\mcpu|dbus[2]~52_combout  & \mcpu|dbus[2]~21_combout ))) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mcpu|dbus[2]~18_combout ),
	.datab(\mcpu|dbus[0]~12_combout ),
	.datac(\mcpu|dbus[2]~52_combout ),
	.datad(\mcpu|dbus[2]~21_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[2]~53 .lut_mask = 16'hB333;
defparam \mcpu|dbus[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \mcpu|mdr|Dout[2] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[2]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[2] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \mcpu|mir|Dout[2]~feeder (
// Equation(s):
// \mcpu|mir|Dout[2]~feeder_combout  = \mcpu|mdr|Dout [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mdr|Dout [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mir|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|Dout[2]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mir|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N21
dffeas \mcpu|mir|Dout[2] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|Dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[2] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~4 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~4_combout  = (\mcpu|mir|Dout [1] & (\mcpu|mir|Dout [2] & (!\mcpu|mir|Dout [0] & !\mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~4 .lut_mask = 16'h0008;
defparam \mcpu|mcontroller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \mcpu|mcontroller|i_JMPZ (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_JMPZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_JMPZ .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_JMPZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \mcpu|mcontroller|clr~1 (
// Equation(s):
// \mcpu|mcontroller|clr~1_combout  = (\mcpu|mcontroller|t5~q  & ((\mcpu|mcontroller|i_JMPZ~q ) # ((\mcpu|mcontroller|i_JPNZ~q ) # (\mcpu|mcontroller|i_JUMP~q ))))

	.dataa(\mcpu|mcontroller|i_JMPZ~q ),
	.datab(\mcpu|mcontroller|t5~q ),
	.datac(\mcpu|mcontroller|i_JPNZ~q ),
	.datad(\mcpu|mcontroller|i_JUMP~q ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|clr~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|clr~1 .lut_mask = 16'hCCC8;
defparam \mcpu|mcontroller|clr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \mcpu|mcontroller|t6~0 (
// Equation(s):
// \mcpu|mcontroller|t6~0_combout  = (\mcpu|mcontroller|t5~q  & (!\mcpu|mcontroller|clr~2_combout  & (!\mcpu|mcontroller|clr~1_combout  & !\mcpu|mcontroller|clr~0_combout )))

	.dataa(\mcpu|mcontroller|t5~q ),
	.datab(\mcpu|mcontroller|clr~2_combout ),
	.datac(\mcpu|mcontroller|clr~1_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t6~0 .lut_mask = 16'h0002;
defparam \mcpu|mcontroller|t6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \mcpu|mcontroller|t6 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t6~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t6 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \mram|data_out[0]~10 (
// Equation(s):
// \mram|data_out[0]~10_combout  = (\mram|Equal1~0_combout  & (((\mcpu|mcontroller|t6~q  & \mcpu|mcontroller|i_LDAC~q )) # (!\mcpu|mcontroller|mem_read~0_combout )))

	.dataa(\mram|Equal1~0_combout ),
	.datab(\mcpu|mcontroller|t6~q ),
	.datac(\mcpu|mcontroller|i_LDAC~q ),
	.datad(\mcpu|mcontroller|mem_read~0_combout ),
	.cin(gnd),
	.combout(\mram|data_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out[0]~10 .lut_mask = 16'h80AA;
defparam \mram|data_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \mcpu|dbus[1]~17 (
// Equation(s):
// \mcpu|dbus[1]~17_combout  = ((\mcpu|dbus[1]~16_combout  & ((\mram|data_out~12_combout ) # (!\mram|data_out[0]~10_combout )))) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mram|data_out[0]~10_combout ),
	.datab(\mcpu|dbus[0]~12_combout ),
	.datac(\mram|data_out~12_combout ),
	.datad(\mcpu|dbus[1]~16_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[1]~17 .lut_mask = 16'hF733;
defparam \mcpu|dbus[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N5
dffeas \mcpu|mdr|Dout[1] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[1]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[1] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneive_lcell_comb \mcpu|mir|Dout[1]~feeder (
// Equation(s):
// \mcpu|mir|Dout[1]~feeder_combout  = \mcpu|mdr|Dout [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mdr|Dout [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mcpu|mir|Dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mir|Dout[1]~feeder .lut_mask = 16'hF0F0;
defparam \mcpu|mir|Dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N31
dffeas \mcpu|mir|Dout[1] (
	.clk(!\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mir|Dout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mir|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mir|Dout[1] .is_wysiwyg = "true";
defparam \mcpu|mir|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \mcpu|mcontroller|Decoder0~5 (
// Equation(s):
// \mcpu|mcontroller|Decoder0~5_combout  = (\mcpu|mir|Dout [1] & (!\mcpu|mir|Dout [2] & (\mcpu|mir|Dout [0] & !\mcpu|mir|Dout [3])))

	.dataa(\mcpu|mir|Dout [1]),
	.datab(\mcpu|mir|Dout [2]),
	.datac(\mcpu|mir|Dout [0]),
	.datad(\mcpu|mir|Dout [3]),
	.cin(gnd),
	.combout(\mcpu|mcontroller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|Decoder0~5 .lut_mask = 16'h0020;
defparam \mcpu|mcontroller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \mcpu|mcontroller|i_MOVAC (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|i_MOVAC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|i_MOVAC .is_wysiwyg = "true";
defparam \mcpu|mcontroller|i_MOVAC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \mcpu|mcontroller|clr~2 (
// Equation(s):
// \mcpu|mcontroller|clr~2_combout  = (\mcpu|mcontroller|LDAC5~0_combout ) # ((\mcpu|mcontroller|bus2mem~combout ) # ((\mcpu|mcontroller|i_MOVAC~q  & \mcpu|mcontroller|t3~q )))

	.dataa(\mcpu|mcontroller|i_MOVAC~q ),
	.datab(\mcpu|mcontroller|LDAC5~0_combout ),
	.datac(\mcpu|mcontroller|t3~q ),
	.datad(\mcpu|mcontroller|bus2mem~combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|clr~2_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|clr~2 .lut_mask = 16'hFFEC;
defparam \mcpu|mcontroller|clr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \mcpu|mcontroller|clr~3 (
// Equation(s):
// \mcpu|mcontroller|clr~3_combout  = (\mcpu|mcontroller|clr~2_combout ) # ((\mcpu|mcontroller|clr~1_combout ) # (\mcpu|mcontroller|clr~0_combout ))

	.dataa(gnd),
	.datab(\mcpu|mcontroller|clr~2_combout ),
	.datac(\mcpu|mcontroller|clr~1_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|clr~3_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|clr~3 .lut_mask = 16'hFFFC;
defparam \mcpu|mcontroller|clr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \mcpu|qtdl|clr_d1~0 (
// Equation(s):
// \mcpu|qtdl|clr_d1~0_combout  = !\mcpu|mcontroller|clr~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mcontroller|clr~3_combout ),
	.cin(gnd),
	.combout(\mcpu|qtdl|clr_d1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|clr_d1~0 .lut_mask = 16'h00FF;
defparam \mcpu|qtdl|clr_d1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \mcpu|qtdl|clr_d1 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|qtdl|clr_d1~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|qtdl|clr_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|qtdl|clr_d1 .is_wysiwyg = "true";
defparam \mcpu|qtdl|clr_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \mcpu|qtdl|clr_d2~feeder (
// Equation(s):
// \mcpu|qtdl|clr_d2~feeder_combout  = \mcpu|qtdl|clr_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|qtdl|clr_d1~q ),
	.cin(gnd),
	.combout(\mcpu|qtdl|clr_d2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|clr_d2~feeder .lut_mask = 16'hFF00;
defparam \mcpu|qtdl|clr_d2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \mcpu|qtdl|clr_d2 (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|qtdl|clr_d2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|qtdl|clr_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|qtdl|clr_d2 .is_wysiwyg = "true";
defparam \mcpu|qtdl|clr_d2 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \delay|div_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\delay|div_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\delay|div_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \delay|div_clk~clkctrl .clock_type = "global clock";
defparam \delay|div_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \mcpu|qtdl|A_d1~0 (
// Equation(s):
// \mcpu|qtdl|A_d1~0_combout  = !\A1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A1~input_o ),
	.cin(gnd),
	.combout(\mcpu|qtdl|A_d1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|A_d1~0 .lut_mask = 16'h00FF;
defparam \mcpu|qtdl|A_d1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N21
dffeas \mcpu|qtdl|A_d1 (
	.clk(\delay|div_clk~clkctrl_outclk ),
	.d(\mcpu|qtdl|A_d1~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|qtdl|A_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|qtdl|A_d1 .is_wysiwyg = "true";
defparam \mcpu|qtdl|A_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N25
dffeas \mcpu|qtdl|A_d2 (
	.clk(\delay|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|qtdl|A_d1~q ),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|qtdl|A_d2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|qtdl|A_d2 .is_wysiwyg = "true";
defparam \mcpu|qtdl|A_d2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \mcpu|qtdl|clk_enable~0 (
// Equation(s):
// \mcpu|qtdl|clk_enable~0_combout  = (!\mcpu|qtdl|A_d2~q  & \mcpu|qtdl|A_d1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|qtdl|A_d2~q ),
	.datad(\mcpu|qtdl|A_d1~q ),
	.cin(gnd),
	.combout(\mcpu|qtdl|clk_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|clk_enable~0 .lut_mask = 16'h0F00;
defparam \mcpu|qtdl|clk_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \mcpu|qtdl|clk_enable~1 (
// Equation(s):
// \mcpu|qtdl|clk_enable~1_combout  = (\mcpu|qtdl|clr_d1~q  & (((\mcpu|qtdl|clk_enable~q ) # (\mcpu|qtdl|clk_enable~0_combout )))) # (!\mcpu|qtdl|clr_d1~q  & (!\mcpu|qtdl|clr_d2~q  & ((\mcpu|qtdl|clk_enable~q ) # (\mcpu|qtdl|clk_enable~0_combout ))))

	.dataa(\mcpu|qtdl|clr_d1~q ),
	.datab(\mcpu|qtdl|clr_d2~q ),
	.datac(\mcpu|qtdl|clk_enable~q ),
	.datad(\mcpu|qtdl|clk_enable~0_combout ),
	.cin(gnd),
	.combout(\mcpu|qtdl|clk_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|clk_enable~1 .lut_mask = 16'hBBB0;
defparam \mcpu|qtdl|clk_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N29
dffeas \mcpu|qtdl|clk_enable (
	.clk(\delay|div_clk~q ),
	.d(\mcpu|qtdl|clk_enable~1_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|qtdl|clk_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|qtdl|clk_enable .is_wysiwyg = "true";
defparam \mcpu|qtdl|clk_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \mcpu|qtdl|clk_run (
// Equation(s):
// \mcpu|qtdl|clk_run~combout  = LCELL((\mcpu|qtdl|clk_choose~combout  & \mcpu|qtdl|clk_enable~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|qtdl|clk_choose~combout ),
	.datad(\mcpu|qtdl|clk_enable~q ),
	.cin(gnd),
	.combout(\mcpu|qtdl|clk_run~combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|qtdl|clk_run .lut_mask = 16'hF000;
defparam \mcpu|qtdl|clk_run .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \mcpu|qtdl|clk_run~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mcpu|qtdl|clk_run~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mcpu|qtdl|clk_run~clkctrl_outclk ));
// synopsys translate_off
defparam \mcpu|qtdl|clk_run~clkctrl .clock_type = "global clock";
defparam \mcpu|qtdl|clk_run~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \mcpu|mcontroller|t5~0 (
// Equation(s):
// \mcpu|mcontroller|t5~0_combout  = (\mcpu|mcontroller|t4~q  & (!\mcpu|mcontroller|clr~2_combout  & (!\mcpu|mcontroller|clr~1_combout  & !\mcpu|mcontroller|clr~0_combout )))

	.dataa(\mcpu|mcontroller|t4~q ),
	.datab(\mcpu|mcontroller|clr~2_combout ),
	.datac(\mcpu|mcontroller|clr~1_combout ),
	.datad(\mcpu|mcontroller|clr~0_combout ),
	.cin(gnd),
	.combout(\mcpu|mcontroller|t5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mcontroller|t5~0 .lut_mask = 16'h0002;
defparam \mcpu|mcontroller|t5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \mcpu|mcontroller|t5 (
	.clk(\mcpu|qtdl|clk_run~clkctrl_outclk ),
	.d(\mcpu|mcontroller|t5~0_combout ),
	.asdata(vcc),
	.clrn(!\mcpu|mcontroller|reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mcontroller|t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mcontroller|t5 .is_wysiwyg = "true";
defparam \mcpu|mcontroller|t5 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N1
dffeas \mcpu|mtr|Dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mdr|Dout [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mcpu|mcontroller|TRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mtr|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mtr|Dout[7] .is_wysiwyg = "true";
defparam \mcpu|mtr|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \mcpu|dbus[7]~46 (
// Equation(s):
// \mcpu|dbus[7]~46_combout  = ((\mcpu|mtr|Dout [7]) # ((\mcpu|mcontroller|PCload~0_combout  & \mcpu|mcontroller|ARinc~0_combout ))) # (!\mcpu|mcontroller|t5~q )

	.dataa(\mcpu|mcontroller|t5~q ),
	.datab(\mcpu|mcontroller|PCload~0_combout ),
	.datac(\mcpu|mtr|Dout [7]),
	.datad(\mcpu|mcontroller|ARinc~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~46 .lut_mask = 16'hFDF5;
defparam \mcpu|dbus[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \mcpu|dbus[7]~47 (
// Equation(s):
// \mcpu|dbus[7]~47_combout  = (\mcpu|mdr|Dout [7] & ((\mcpu|mpc|Dout [7]) # ((!\mcpu|mcontroller|PCbus~combout )))) # (!\mcpu|mdr|Dout [7] & (!\mcpu|mcontroller|DRlbus~0_combout  & ((\mcpu|mpc|Dout [7]) # (!\mcpu|mcontroller|PCbus~combout ))))

	.dataa(\mcpu|mdr|Dout [7]),
	.datab(\mcpu|mpc|Dout [7]),
	.datac(\mcpu|mcontroller|PCbus~combout ),
	.datad(\mcpu|mcontroller|DRlbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~47 .lut_mask = 16'h8ACF;
defparam \mcpu|dbus[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \mcpu|dbus[7]~48 (
// Equation(s):
// \mcpu|dbus[7]~48_combout  = (\mcpu|dbus[7]~46_combout  & (\mcpu|dbus[7]~47_combout  & ((\mcpu|mac|Dout [7]) # (!\mcpu|mcontroller|ACbus~combout ))))

	.dataa(\mcpu|dbus[7]~46_combout ),
	.datab(\mcpu|mcontroller|ACbus~combout ),
	.datac(\mcpu|mac|Dout [7]),
	.datad(\mcpu|dbus[7]~47_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~48 .lut_mask = 16'hA200;
defparam \mcpu|dbus[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \mcpu|dbus[7]~45 (
// Equation(s):
// \mcpu|dbus[7]~45_combout  = (\mcpu|mr|Dout [7]) # (!\mcpu|mcontroller|Rbus~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mcpu|mr|Dout [7]),
	.datad(\mcpu|mcontroller|Rbus~0_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~45 .lut_mask = 16'hF0FF;
defparam \mcpu|dbus[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \mcpu|dbus[7]~49 (
// Equation(s):
// \mcpu|dbus[7]~49_combout  = ((\mcpu|dbus[7]~48_combout  & (\mcpu|dbus[7]~44_combout  & \mcpu|dbus[7]~45_combout ))) # (!\mcpu|dbus[0]~12_combout )

	.dataa(\mcpu|dbus[7]~48_combout ),
	.datab(\mcpu|dbus[0]~12_combout ),
	.datac(\mcpu|dbus[7]~44_combout ),
	.datad(\mcpu|dbus[7]~45_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~49 .lut_mask = 16'hB333;
defparam \mcpu|dbus[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N31
dffeas \mcpu|mdr|Dout[7] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|dbus[7]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mcontroller|DRload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mdr|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mdr|Dout[7] .is_wysiwyg = "true";
defparam \mcpu|mdr|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \mcpu|mpc|Add0~30 (
// Equation(s):
// \mcpu|mpc|Add0~30_combout  = \mcpu|mpc|Add0~29  $ (\mcpu|mpc|Dout [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mcpu|mpc|Dout [15]),
	.cin(\mcpu|mpc|Add0~29 ),
	.combout(\mcpu|mpc|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Add0~30 .lut_mask = 16'h0FF0;
defparam \mcpu|mpc|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \mcpu|mpc|Dout~17 (
// Equation(s):
// \mcpu|mpc|Dout~17_combout  = (\mcpu|mcontroller|PCload~1_combout  & ((\mcpu|mar|Dout[15]~0_combout ))) # (!\mcpu|mcontroller|PCload~1_combout  & (\mcpu|mpc|Add0~30_combout ))

	.dataa(\mcpu|mpc|Add0~30_combout ),
	.datab(\mcpu|mar|Dout[15]~0_combout ),
	.datac(gnd),
	.datad(\mcpu|mcontroller|PCload~1_combout ),
	.cin(gnd),
	.combout(\mcpu|mpc|Dout~17_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mpc|Dout~17 .lut_mask = 16'hCCAA;
defparam \mcpu|mpc|Dout~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \mcpu|mpc|Dout[15] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mpc|Dout~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mcpu|mpc|Dout[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mpc|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mpc|Dout[15] .is_wysiwyg = "true";
defparam \mcpu|mpc|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N16
cycloneive_lcell_comb \mcpu|mar|Dout[15]~0 (
// Equation(s):
// \mcpu|mar|Dout[15]~0_combout  = (\mcpu|mcontroller|PCbus~combout  & ((\mcpu|mpc|Dout [15]))) # (!\mcpu|mcontroller|PCbus~combout  & (\mcpu|mdr|Dout [7]))

	.dataa(\mcpu|mdr|Dout [7]),
	.datab(\mcpu|mpc|Dout [15]),
	.datac(gnd),
	.datad(\mcpu|mcontroller|PCbus~combout ),
	.cin(gnd),
	.combout(\mcpu|mar|Dout[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Dout[15]~0 .lut_mask = 16'hCCAA;
defparam \mcpu|mar|Dout[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \mcpu|mar|Add0~30 (
// Equation(s):
// \mcpu|mar|Add0~30_combout  = \mcpu|mar|Dout [15] $ (\mcpu|mar|Add0~29 )

	.dataa(\mcpu|mar|Dout [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mcpu|mar|Add0~29 ),
	.combout(\mcpu|mar|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|mar|Add0~30 .lut_mask = 16'h5A5A;
defparam \mcpu|mar|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y28_N17
dffeas \mcpu|mar|Dout[15] (
	.clk(\mcpu|qtdl|clk_choose~clkctrl_outclk ),
	.d(\mcpu|mar|Dout[15]~0_combout ),
	.asdata(\mcpu|mar|Add0~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mcpu|mcontroller|ARload~0_combout ),
	.ena(\mcpu|mar|Dout[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mcpu|mar|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mcpu|mar|Dout[15] .is_wysiwyg = "true";
defparam \mcpu|mar|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \mram|WideOr0 (
// Equation(s):
// \mram|WideOr0~combout  = (\mcpu|mar|Dout [15]) # (((!\mram|ram~10_combout ) # (!\mram|ram~9_combout )) # (!\mram|ram~11_combout ))

	.dataa(\mcpu|mar|Dout [15]),
	.datab(\mram|ram~11_combout ),
	.datac(\mram|ram~9_combout ),
	.datad(\mram|ram~10_combout ),
	.cin(gnd),
	.combout(\mram|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \mram|WideOr0 .lut_mask = 16'hBFFF;
defparam \mram|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \mram|ram~1 (
	.clk(!\mem|div_clk~clkctrl_outclk ),
	.d(\mcpu|data_out[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mram|ram~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|ram~1 .is_wysiwyg = "true";
defparam \mram|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \mram|data_out~8 (
// Equation(s):
// \mram|data_out~8_combout  = (\mram|ram~0_q  & ((\mram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\mram|ram~0_q  & (\mram|ram~1_q ))

	.dataa(\mram|ram~0_q ),
	.datab(gnd),
	.datac(\mram|ram~1_q ),
	.datad(\mram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mram|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~8 .lut_mask = 16'hFA50;
defparam \mram|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \mram|data_out~9 (
// Equation(s):
// \mram|data_out~9_combout  = (\mram|WideOr0~combout  & ((\mram|data_out~8_combout ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(gnd),
	.datab(\mram|WideOr0~combout ),
	.datac(\mram|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\mram|data_out~8_combout ),
	.cin(gnd),
	.combout(\mram|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~9 .lut_mask = 16'hFC30;
defparam \mram|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \mram|data_out~23 (
// Equation(s):
// \mram|data_out~23_combout  = (\mram|WideOr0~combout  & ((\mram|data_out~21_combout ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\mram|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\mram|data_out~21_combout ),
	.datac(gnd),
	.datad(\mram|WideOr0~combout ),
	.cin(gnd),
	.combout(\mram|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~23 .lut_mask = 16'hCCAA;
defparam \mram|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \mram|data_out~24 (
// Equation(s):
// \mram|data_out~24_combout  = (\mram|WideOr0~combout  & ((\mram|data_out~22_combout ))) # (!\mram|WideOr0~combout  & (\mram|memory_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(\mram|WideOr0~combout ),
	.datab(\mram|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\mram|data_out~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mram|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \mram|data_out~24 .lut_mask = 16'hE4E4;
defparam \mram|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \mcpu|dbus[0]~50 (
// Equation(s):
// \mcpu|dbus[0]~50_combout  = (\mcpu|mcontroller|bus2mem~combout  & ((\mcpu|dbus[0]~11_combout ) # ((\mcpu|mcontroller|Rbus~0_combout ) # (\mram|data_out[0]~10_combout ))))

	.dataa(\mcpu|dbus[0]~11_combout ),
	.datab(\mcpu|mcontroller|Rbus~0_combout ),
	.datac(\mram|data_out[0]~10_combout ),
	.datad(\mcpu|mcontroller|bus2mem~combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[0]~50 .lut_mask = 16'hFE00;
defparam \mcpu|dbus[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \mcpu|dbus[7]~61 (
// Equation(s):
// \mcpu|dbus[7]~61_combout  = (\mcpu|dbus[7]~44_combout  & (\mcpu|dbus[7]~48_combout  & ((\mcpu|mr|Dout [7]) # (!\mcpu|mcontroller|Rbus~0_combout ))))

	.dataa(\mcpu|mr|Dout [7]),
	.datab(\mcpu|mcontroller|Rbus~0_combout ),
	.datac(\mcpu|dbus[7]~44_combout ),
	.datad(\mcpu|dbus[7]~48_combout ),
	.cin(gnd),
	.combout(\mcpu|dbus[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mcpu|dbus[7]~61 .lut_mask = 16'hB000;
defparam \mcpu|dbus[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \mram|memory~0feeder (
// Equation(s):
// \mram|memory~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mram|memory~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~0feeder .lut_mask = 16'hFFFF;
defparam \mram|memory~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \mram|memory~0 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|memory~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~0 .is_wysiwyg = "true";
defparam \mram|memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \mram|memory~29 (
// Equation(s):
// \mram|memory~29_combout  = (!\mram|cnt [2] & (!\mram|cnt [3] & (!\mram|cnt [4] & !\mram|cnt [0])))

	.dataa(\mram|cnt [2]),
	.datab(\mram|cnt [3]),
	.datac(\mram|cnt [4]),
	.datad(\mram|cnt [0]),
	.cin(gnd),
	.combout(\mram|memory~29_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~29 .lut_mask = 16'h0001;
defparam \mram|memory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \mram|memory~30 (
// Equation(s):
// \mram|memory~30_combout  = (!\mram|cnt [1] & (\rst~input_o  & (\mram|memory~29_combout  & \mram|always4~0_combout )))

	.dataa(\mram|cnt [1]),
	.datab(\rst~input_o ),
	.datac(\mram|memory~29_combout ),
	.datad(\mram|always4~0_combout ),
	.cin(gnd),
	.combout(\mram|memory~30_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~30 .lut_mask = 16'h4000;
defparam \mram|memory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N15
dffeas \mram|memory~1 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~1 .is_wysiwyg = "true";
defparam \mram|memory~1 .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y32_N0
cycloneive_ram_block \mram|memory_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\mram|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mem|div_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\D[7]~input_o ,\D[6]~input_o ,\D[5]~input_o ,\D[4]~input_o ,\D[3]~input_o ,\D[2]~input_o ,\D[1]~input_o ,\D[0]~input_o }),
	.portaaddr({\mram|cnt [4],\mram|cnt [3],\mram|cnt [2],\mram|cnt [1],\mram|cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mram|cnt~5_combout ,\mram|cnt~4_combout ,\mram|cnt~3_combout ,\mram|cnt~2_combout ,\mram|cnt~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mram|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "ram:mram|altsyncram:memory_rtl_1|altsyncram_s9c1:auto_generated|ALTSYNCRAM";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mram|memory_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \mram|memory~9 (
// Equation(s):
// \mram|memory~9_combout  = (\mram|memory~0_q  & ((\mram|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\mram|memory~0_q  & (\mram|memory~1_q ))

	.dataa(gnd),
	.datab(\mram|memory~0_q ),
	.datac(\mram|memory~1_q ),
	.datad(\mram|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mram|memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~9 .lut_mask = 16'hFC30;
defparam \mram|memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \mram|memory_rtl_1_bypass[11] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \mram|memory_rtl_1_bypass[0]~feeder (
// Equation(s):
// \mram|memory_rtl_1_bypass[0]~feeder_combout  = \mram|comb~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mram|comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mram|memory_rtl_1_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[0]~feeder .lut_mask = 16'hF0F0;
defparam \mram|memory_rtl_1_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \mram|memory_rtl_1_bypass[0] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|memory_rtl_1_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \mram|memory_rtl_1_bypass[10] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \mram|memory_rtl_1_bypass[9] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \mram|memory~12 (
// Equation(s):
// \mram|memory~12_combout  = (\mram|memory_rtl_1_bypass [0] & (\mram|memory_rtl_1_bypass [10] $ (!\mram|memory_rtl_1_bypass [9])))

	.dataa(\mram|memory_rtl_1_bypass [0]),
	.datab(gnd),
	.datac(\mram|memory_rtl_1_bypass [10]),
	.datad(\mram|memory_rtl_1_bypass [9]),
	.cin(gnd),
	.combout(\mram|memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~12 .lut_mask = 16'hA00A;
defparam \mram|memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \mram|memory_rtl_1_bypass[8] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt~4_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \mram|memory_rtl_1_bypass[7] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \mram|memory_rtl_1_bypass[6] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \mram|memory_rtl_1_bypass[5]~feeder (
// Equation(s):
// \mram|memory_rtl_1_bypass[5]~feeder_combout  = \mram|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mram|cnt [2]),
	.cin(gnd),
	.combout(\mram|memory_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \mram|memory_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \mram|memory_rtl_1_bypass[5] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|memory_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \mram|memory~11 (
// Equation(s):
// \mram|memory~11_combout  = (\mram|memory_rtl_1_bypass [8] & (\mram|memory_rtl_1_bypass [7] & (\mram|memory_rtl_1_bypass [6] $ (!\mram|memory_rtl_1_bypass [5])))) # (!\mram|memory_rtl_1_bypass [8] & (!\mram|memory_rtl_1_bypass [7] & 
// (\mram|memory_rtl_1_bypass [6] $ (!\mram|memory_rtl_1_bypass [5]))))

	.dataa(\mram|memory_rtl_1_bypass [8]),
	.datab(\mram|memory_rtl_1_bypass [7]),
	.datac(\mram|memory_rtl_1_bypass [6]),
	.datad(\mram|memory_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\mram|memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~11 .lut_mask = 16'h9009;
defparam \mram|memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \mram|memory_rtl_1_bypass[4] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \mram|memory_rtl_1_bypass[3]~feeder (
// Equation(s):
// \mram|memory_rtl_1_bypass[3]~feeder_combout  = \mram|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mram|cnt [1]),
	.cin(gnd),
	.combout(\mram|memory_rtl_1_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \mram|memory_rtl_1_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \mram|memory_rtl_1_bypass[3] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(\mram|memory_rtl_1_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \mram|memory_rtl_1_bypass[2] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \mram|memory_rtl_1_bypass[1] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mram|cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \mram|memory~10 (
// Equation(s):
// \mram|memory~10_combout  = (\mram|memory_rtl_1_bypass [4] & (\mram|memory_rtl_1_bypass [3] & (\mram|memory_rtl_1_bypass [2] $ (!\mram|memory_rtl_1_bypass [1])))) # (!\mram|memory_rtl_1_bypass [4] & (!\mram|memory_rtl_1_bypass [3] & 
// (\mram|memory_rtl_1_bypass [2] $ (!\mram|memory_rtl_1_bypass [1]))))

	.dataa(\mram|memory_rtl_1_bypass [4]),
	.datab(\mram|memory_rtl_1_bypass [3]),
	.datac(\mram|memory_rtl_1_bypass [2]),
	.datad(\mram|memory_rtl_1_bypass [1]),
	.cin(gnd),
	.combout(\mram|memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~10 .lut_mask = 16'h9009;
defparam \mram|memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \mram|memory~13 (
// Equation(s):
// \mram|memory~13_combout  = (\mram|memory~12_combout  & (\mram|memory~11_combout  & \mram|memory~10_combout ))

	.dataa(\mram|memory~12_combout ),
	.datab(\mram|memory~11_combout ),
	.datac(gnd),
	.datad(\mram|memory~10_combout ),
	.cin(gnd),
	.combout(\mram|memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~13 .lut_mask = 16'h8800;
defparam \mram|memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \mram|memory~14 (
// Equation(s):
// \mram|memory~14_combout  = (\mram|memory~13_combout  & ((\mram|memory_rtl_1_bypass [11]))) # (!\mram|memory~13_combout  & (\mram|memory~9_combout ))

	.dataa(gnd),
	.datab(\mram|memory~9_combout ),
	.datac(\mram|memory_rtl_1_bypass [11]),
	.datad(\mram|memory~13_combout ),
	.cin(gnd),
	.combout(\mram|memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~14 .lut_mask = 16'hF0CC;
defparam \mram|memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \mram|Equal1~1 (
// Equation(s):
// \mram|Equal1~1_combout  = (\SW2~input_o  & !\SW1~input_o )

	.dataa(gnd),
	.datab(\SW2~input_o ),
	.datac(gnd),
	.datad(\SW1~input_o ),
	.cin(gnd),
	.combout(\mram|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mram|Equal1~1 .lut_mask = 16'h00CC;
defparam \mram|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \mram|memory_rtl_1_bypass[12] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \mram|memory~2 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~2 .is_wysiwyg = "true";
defparam \mram|memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \mram|memory~15 (
// Equation(s):
// \mram|memory~15_combout  = (\mram|memory~0_q  & ((\mram|memory_rtl_1|auto_generated|ram_block1a1 ))) # (!\mram|memory~0_q  & (\mram|memory~2_q ))

	.dataa(\mram|memory~0_q ),
	.datab(gnd),
	.datac(\mram|memory~2_q ),
	.datad(\mram|memory_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mram|memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~15 .lut_mask = 16'hFA50;
defparam \mram|memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \mram|memory~16 (
// Equation(s):
// \mram|memory~16_combout  = (\mram|memory~13_combout  & (\mram|memory_rtl_1_bypass [12])) # (!\mram|memory~13_combout  & ((\mram|memory~15_combout )))

	.dataa(\mram|memory~13_combout ),
	.datab(gnd),
	.datac(\mram|memory_rtl_1_bypass [12]),
	.datad(\mram|memory~15_combout ),
	.cin(gnd),
	.combout(\mram|memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~16 .lut_mask = 16'hF5A0;
defparam \mram|memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \mram|memory~3 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~3 .is_wysiwyg = "true";
defparam \mram|memory~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \mram|memory~17 (
// Equation(s):
// \mram|memory~17_combout  = (\mram|memory~0_q  & ((\mram|memory_rtl_1|auto_generated|ram_block1a2 ))) # (!\mram|memory~0_q  & (\mram|memory~3_q ))

	.dataa(gnd),
	.datab(\mram|memory~0_q ),
	.datac(\mram|memory~3_q ),
	.datad(\mram|memory_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\mram|memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~17 .lut_mask = 16'hFC30;
defparam \mram|memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \mram|memory_rtl_1_bypass[13] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \mram|memory~18 (
// Equation(s):
// \mram|memory~18_combout  = (\mram|memory~13_combout  & ((\mram|memory_rtl_1_bypass [13]))) # (!\mram|memory~13_combout  & (\mram|memory~17_combout ))

	.dataa(\mram|memory~17_combout ),
	.datab(gnd),
	.datac(\mram|memory_rtl_1_bypass [13]),
	.datad(\mram|memory~13_combout ),
	.cin(gnd),
	.combout(\mram|memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~18 .lut_mask = 16'hF0AA;
defparam \mram|memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \mram|memory~4 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~4 .is_wysiwyg = "true";
defparam \mram|memory~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \mram|memory~19 (
// Equation(s):
// \mram|memory~19_combout  = (\mram|memory~0_q  & ((\mram|memory_rtl_1|auto_generated|ram_block1a3 ))) # (!\mram|memory~0_q  & (\mram|memory~4_q ))

	.dataa(gnd),
	.datab(\mram|memory~0_q ),
	.datac(\mram|memory~4_q ),
	.datad(\mram|memory_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\mram|memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~19 .lut_mask = 16'hFC30;
defparam \mram|memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \mram|memory_rtl_1_bypass[14] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \mram|memory~20 (
// Equation(s):
// \mram|memory~20_combout  = (\mram|memory~13_combout  & ((\mram|memory_rtl_1_bypass [14]))) # (!\mram|memory~13_combout  & (\mram|memory~19_combout ))

	.dataa(\mram|memory~19_combout ),
	.datab(gnd),
	.datac(\mram|memory_rtl_1_bypass [14]),
	.datad(\mram|memory~13_combout ),
	.cin(gnd),
	.combout(\mram|memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~20 .lut_mask = 16'hF0AA;
defparam \mram|memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \mram|memory_rtl_1_bypass[15] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \mram|memory~5 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~5 .is_wysiwyg = "true";
defparam \mram|memory~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \mram|memory~21 (
// Equation(s):
// \mram|memory~21_combout  = (\mram|memory~0_q  & ((\mram|memory_rtl_1|auto_generated|ram_block1a4 ))) # (!\mram|memory~0_q  & (\mram|memory~5_q ))

	.dataa(\mram|memory~0_q ),
	.datab(gnd),
	.datac(\mram|memory~5_q ),
	.datad(\mram|memory_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\mram|memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~21 .lut_mask = 16'hFA50;
defparam \mram|memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \mram|memory~22 (
// Equation(s):
// \mram|memory~22_combout  = (\mram|memory~13_combout  & (\mram|memory_rtl_1_bypass [15])) # (!\mram|memory~13_combout  & ((\mram|memory~21_combout )))

	.dataa(\mram|memory~13_combout ),
	.datab(gnd),
	.datac(\mram|memory_rtl_1_bypass [15]),
	.datad(\mram|memory~21_combout ),
	.cin(gnd),
	.combout(\mram|memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~22 .lut_mask = 16'hF5A0;
defparam \mram|memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \mram|memory~6 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~6 .is_wysiwyg = "true";
defparam \mram|memory~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \mram|memory~23 (
// Equation(s):
// \mram|memory~23_combout  = (\mram|memory~0_q  & (\mram|memory_rtl_1|auto_generated|ram_block1a5 )) # (!\mram|memory~0_q  & ((\mram|memory~6_q )))

	.dataa(\mram|memory_rtl_1|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(\mram|memory~6_q ),
	.datad(\mram|memory~0_q ),
	.cin(gnd),
	.combout(\mram|memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~23 .lut_mask = 16'hAAF0;
defparam \mram|memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \mram|memory_rtl_1_bypass[16] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \mram|memory~24 (
// Equation(s):
// \mram|memory~24_combout  = (\mram|memory~13_combout  & ((\mram|memory_rtl_1_bypass [16]))) # (!\mram|memory~13_combout  & (\mram|memory~23_combout ))

	.dataa(\mram|memory~13_combout ),
	.datab(\mram|memory~23_combout ),
	.datac(\mram|memory_rtl_1_bypass [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mram|memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~24 .lut_mask = 16'hE4E4;
defparam \mram|memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \mram|memory~7 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~7 .is_wysiwyg = "true";
defparam \mram|memory~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \mram|memory~25 (
// Equation(s):
// \mram|memory~25_combout  = (\mram|memory~0_q  & (\mram|memory_rtl_1|auto_generated|ram_block1a6 )) # (!\mram|memory~0_q  & ((\mram|memory~7_q )))

	.dataa(gnd),
	.datab(\mram|memory_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\mram|memory~7_q ),
	.datad(\mram|memory~0_q ),
	.cin(gnd),
	.combout(\mram|memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~25 .lut_mask = 16'hCCF0;
defparam \mram|memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \mram|memory_rtl_1_bypass[17] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \mram|memory~26 (
// Equation(s):
// \mram|memory~26_combout  = (\mram|memory~13_combout  & ((\mram|memory_rtl_1_bypass [17]))) # (!\mram|memory~13_combout  & (\mram|memory~25_combout ))

	.dataa(\mram|memory~13_combout ),
	.datab(\mram|memory~25_combout ),
	.datac(\mram|memory_rtl_1_bypass [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mram|memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~26 .lut_mask = 16'hE4E4;
defparam \mram|memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \mram|memory~8 (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mram|memory~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory~8 .is_wysiwyg = "true";
defparam \mram|memory~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \mram|memory~27 (
// Equation(s):
// \mram|memory~27_combout  = (\mram|memory~0_q  & ((\mram|memory_rtl_1|auto_generated|ram_block1a7 ))) # (!\mram|memory~0_q  & (\mram|memory~8_q ))

	.dataa(gnd),
	.datab(\mram|memory~0_q ),
	.datac(\mram|memory~8_q ),
	.datad(\mram|memory_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\mram|memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~27 .lut_mask = 16'hFC30;
defparam \mram|memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \mram|memory_rtl_1_bypass[18] (
	.clk(\mem|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mram|memory_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mram|memory_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \mram|memory_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \mram|memory~28 (
// Equation(s):
// \mram|memory~28_combout  = (\mram|memory~13_combout  & ((\mram|memory_rtl_1_bypass [18]))) # (!\mram|memory~13_combout  & (\mram|memory~27_combout ))

	.dataa(\mram|memory~27_combout ),
	.datab(gnd),
	.datac(\mram|memory_rtl_1_bypass [18]),
	.datad(\mram|memory~13_combout ),
	.cin(gnd),
	.combout(\mram|memory~28_combout ),
	.cout());
// synopsys translate_off
defparam \mram|memory~28 .lut_mask = 16'hF0AA;
defparam \mram|memory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneive_lcell_comb \light|div_clk~0 (
// Equation(s):
// \light|div_clk~0_combout  = (!\light|div_clk~q ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\light|div_clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\light|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \light|div_clk~0 .lut_mask = 16'h5F5F;
defparam \light|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \light|div_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\light|div_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\light|div_clk~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\light|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \light|div_clk .is_wysiwyg = "true";
defparam \light|div_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \light|div_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\light|div_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\light|div_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \light|div_clk~clkctrl .clock_type = "global clock";
defparam \light|div_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \show|WideOr6~0 (
// Equation(s):
// \show|WideOr6~0_combout  = (\mcpu|mar|Dout [2] & (!\mcpu|mar|Dout [1] & ((\mcpu|mar|Dout [3]) # (!\mcpu|mar|Dout [0])))) # (!\mcpu|mar|Dout [2] & (\mcpu|mar|Dout [0] & (\mcpu|mar|Dout [3] $ (!\mcpu|mar|Dout [1]))))

	.dataa(\mcpu|mar|Dout [0]),
	.datab(\mcpu|mar|Dout [2]),
	.datac(\mcpu|mar|Dout [3]),
	.datad(\mcpu|mar|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr6~0 .lut_mask = 16'h20C6;
defparam \show|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N13
dffeas \show|HEX0[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[0] .is_wysiwyg = "true";
defparam \show|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \show|WideOr5~0 (
// Equation(s):
// \show|WideOr5~0_combout  = (\mcpu|mar|Dout [1] & ((\mcpu|mar|Dout [0] & ((\mcpu|mar|Dout [3]))) # (!\mcpu|mar|Dout [0] & (\mcpu|mar|Dout [2])))) # (!\mcpu|mar|Dout [1] & (\mcpu|mar|Dout [2] & (\mcpu|mar|Dout [3] $ (\mcpu|mar|Dout [0]))))

	.dataa(\mcpu|mar|Dout [1]),
	.datab(\mcpu|mar|Dout [2]),
	.datac(\mcpu|mar|Dout [3]),
	.datad(\mcpu|mar|Dout [0]),
	.cin(gnd),
	.combout(\show|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \show|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N27
dffeas \show|HEX0[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[1] .is_wysiwyg = "true";
defparam \show|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \show|WideOr4~0 (
// Equation(s):
// \show|WideOr4~0_combout  = (\mcpu|mar|Dout [3] & (\mcpu|mar|Dout [2] & ((\mcpu|mar|Dout [1]) # (!\mcpu|mar|Dout [0])))) # (!\mcpu|mar|Dout [3] & (\mcpu|mar|Dout [1] & (!\mcpu|mar|Dout [2] & !\mcpu|mar|Dout [0])))

	.dataa(\mcpu|mar|Dout [1]),
	.datab(\mcpu|mar|Dout [3]),
	.datac(\mcpu|mar|Dout [2]),
	.datad(\mcpu|mar|Dout [0]),
	.cin(gnd),
	.combout(\show|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr4~0 .lut_mask = 16'h80C2;
defparam \show|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \show|HEX0[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[2] .is_wysiwyg = "true";
defparam \show|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \show|WideOr3~0 (
// Equation(s):
// \show|WideOr3~0_combout  = (\mcpu|mar|Dout [1] & ((\mcpu|mar|Dout [0] & (\mcpu|mar|Dout [2])) # (!\mcpu|mar|Dout [0] & (!\mcpu|mar|Dout [2] & \mcpu|mar|Dout [3])))) # (!\mcpu|mar|Dout [1] & (!\mcpu|mar|Dout [3] & (\mcpu|mar|Dout [0] $ (\mcpu|mar|Dout 
// [2]))))

	.dataa(\mcpu|mar|Dout [0]),
	.datab(\mcpu|mar|Dout [2]),
	.datac(\mcpu|mar|Dout [3]),
	.datad(\mcpu|mar|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr3~0 .lut_mask = 16'h9806;
defparam \show|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N31
dffeas \show|HEX0[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[3] .is_wysiwyg = "true";
defparam \show|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \show|WideOr2~0 (
// Equation(s):
// \show|WideOr2~0_combout  = (\mcpu|mar|Dout [1] & (!\mcpu|mar|Dout [3] & (\mcpu|mar|Dout [0]))) # (!\mcpu|mar|Dout [1] & ((\mcpu|mar|Dout [2] & (!\mcpu|mar|Dout [3])) # (!\mcpu|mar|Dout [2] & ((\mcpu|mar|Dout [0])))))

	.dataa(\mcpu|mar|Dout [1]),
	.datab(\mcpu|mar|Dout [3]),
	.datac(\mcpu|mar|Dout [0]),
	.datad(\mcpu|mar|Dout [2]),
	.cin(gnd),
	.combout(\show|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr2~0 .lut_mask = 16'h3170;
defparam \show|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \show|HEX0[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[4] .is_wysiwyg = "true";
defparam \show|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \show|WideOr1~0 (
// Equation(s):
// \show|WideOr1~0_combout  = (\mcpu|mar|Dout [1] & (!\mcpu|mar|Dout [3] & ((\mcpu|mar|Dout [0]) # (!\mcpu|mar|Dout [2])))) # (!\mcpu|mar|Dout [1] & ((\mcpu|mar|Dout [2] & ((\mcpu|mar|Dout [3]))) # (!\mcpu|mar|Dout [2] & (\mcpu|mar|Dout [0] & !\mcpu|mar|Dout 
// [3]))))

	.dataa(\mcpu|mar|Dout [1]),
	.datab(\mcpu|mar|Dout [2]),
	.datac(\mcpu|mar|Dout [0]),
	.datad(\mcpu|mar|Dout [3]),
	.cin(gnd),
	.combout(\show|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr1~0 .lut_mask = 16'h44B2;
defparam \show|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \show|HEX0[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[5] .is_wysiwyg = "true";
defparam \show|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \show|WideOr0~0 (
// Equation(s):
// \show|WideOr0~0_combout  = (!\mcpu|mar|Dout [3] & ((\mcpu|mar|Dout [2] & (\mcpu|mar|Dout [0] & \mcpu|mar|Dout [1])) # (!\mcpu|mar|Dout [2] & ((!\mcpu|mar|Dout [1])))))

	.dataa(\mcpu|mar|Dout [0]),
	.datab(\mcpu|mar|Dout [2]),
	.datac(\mcpu|mar|Dout [3]),
	.datad(\mcpu|mar|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr0~0 .lut_mask = 16'h0803;
defparam \show|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \show|HEX0[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX0[6] .is_wysiwyg = "true";
defparam \show|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N22
cycloneive_lcell_comb \show|WideOr13~0 (
// Equation(s):
// \show|WideOr13~0_combout  = (\mcpu|mar|Dout [5] & (\mcpu|mar|Dout [7] & (!\mcpu|mar|Dout [6] & \mcpu|mar|Dout [4]))) # (!\mcpu|mar|Dout [5] & (\mcpu|mar|Dout [6] $ (((!\mcpu|mar|Dout [7] & \mcpu|mar|Dout [4])))))

	.dataa(\mcpu|mar|Dout [5]),
	.datab(\mcpu|mar|Dout [7]),
	.datac(\mcpu|mar|Dout [6]),
	.datad(\mcpu|mar|Dout [4]),
	.cin(gnd),
	.combout(\show|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr13~0 .lut_mask = 16'h4950;
defparam \show|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N23
dffeas \show|HEX1[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[0] .is_wysiwyg = "true";
defparam \show|HEX1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \show|WideOr12~0 (
// Equation(s):
// \show|WideOr12~0_combout  = (\mcpu|mar|Dout [7] & ((\mcpu|mar|Dout [4] & ((\mcpu|mar|Dout [5]))) # (!\mcpu|mar|Dout [4] & (\mcpu|mar|Dout [6])))) # (!\mcpu|mar|Dout [7] & (\mcpu|mar|Dout [6] & (\mcpu|mar|Dout [4] $ (\mcpu|mar|Dout [5]))))

	.dataa(\mcpu|mar|Dout [4]),
	.datab(\mcpu|mar|Dout [6]),
	.datac(\mcpu|mar|Dout [7]),
	.datad(\mcpu|mar|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr12~0 .lut_mask = 16'hE448;
defparam \show|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N27
dffeas \show|HEX1[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[1] .is_wysiwyg = "true";
defparam \show|HEX1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \show|WideOr11~0 (
// Equation(s):
// \show|WideOr11~0_combout  = (\mcpu|mar|Dout [7] & (\mcpu|mar|Dout [6] & ((\mcpu|mar|Dout [5]) # (!\mcpu|mar|Dout [4])))) # (!\mcpu|mar|Dout [7] & (!\mcpu|mar|Dout [4] & (\mcpu|mar|Dout [5] & !\mcpu|mar|Dout [6])))

	.dataa(\mcpu|mar|Dout [4]),
	.datab(\mcpu|mar|Dout [5]),
	.datac(\mcpu|mar|Dout [7]),
	.datad(\mcpu|mar|Dout [6]),
	.cin(gnd),
	.combout(\show|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr11~0 .lut_mask = 16'hD004;
defparam \show|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \show|HEX1[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[2] .is_wysiwyg = "true";
defparam \show|HEX1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \show|WideOr10~0 (
// Equation(s):
// \show|WideOr10~0_combout  = (\mcpu|mar|Dout [5] & ((\mcpu|mar|Dout [4] & (\mcpu|mar|Dout [6])) # (!\mcpu|mar|Dout [4] & (!\mcpu|mar|Dout [6] & \mcpu|mar|Dout [7])))) # (!\mcpu|mar|Dout [5] & (!\mcpu|mar|Dout [7] & (\mcpu|mar|Dout [4] $ (\mcpu|mar|Dout 
// [6]))))

	.dataa(\mcpu|mar|Dout [4]),
	.datab(\mcpu|mar|Dout [6]),
	.datac(\mcpu|mar|Dout [7]),
	.datad(\mcpu|mar|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr10~0 .lut_mask = 16'h9806;
defparam \show|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N15
dffeas \show|HEX1[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[3] .is_wysiwyg = "true";
defparam \show|HEX1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \show|WideOr9~0 (
// Equation(s):
// \show|WideOr9~0_combout  = (\mcpu|mar|Dout [5] & (\mcpu|mar|Dout [4] & (!\mcpu|mar|Dout [7]))) # (!\mcpu|mar|Dout [5] & ((\mcpu|mar|Dout [6] & ((!\mcpu|mar|Dout [7]))) # (!\mcpu|mar|Dout [6] & (\mcpu|mar|Dout [4]))))

	.dataa(\mcpu|mar|Dout [4]),
	.datab(\mcpu|mar|Dout [5]),
	.datac(\mcpu|mar|Dout [7]),
	.datad(\mcpu|mar|Dout [6]),
	.cin(gnd),
	.combout(\show|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr9~0 .lut_mask = 16'h0B2A;
defparam \show|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N25
dffeas \show|HEX1[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[4] .is_wysiwyg = "true";
defparam \show|HEX1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N24
cycloneive_lcell_comb \show|WideOr8~0 (
// Equation(s):
// \show|WideOr8~0_combout  = (\mcpu|mar|Dout [6] & ((\mcpu|mar|Dout [5] & (!\mcpu|mar|Dout [7] & \mcpu|mar|Dout [4])) # (!\mcpu|mar|Dout [5] & (\mcpu|mar|Dout [7])))) # (!\mcpu|mar|Dout [6] & (!\mcpu|mar|Dout [7] & ((\mcpu|mar|Dout [5]) # (\mcpu|mar|Dout 
// [4]))))

	.dataa(\mcpu|mar|Dout [6]),
	.datab(\mcpu|mar|Dout [5]),
	.datac(\mcpu|mar|Dout [7]),
	.datad(\mcpu|mar|Dout [4]),
	.cin(gnd),
	.combout(\show|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr8~0 .lut_mask = 16'h2D24;
defparam \show|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y27_N25
dffeas \show|HEX1[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[5] .is_wysiwyg = "true";
defparam \show|HEX1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \show|WideOr7~0 (
// Equation(s):
// \show|WideOr7~0_combout  = (!\mcpu|mar|Dout [7] & ((\mcpu|mar|Dout [6] & (\mcpu|mar|Dout [4] & \mcpu|mar|Dout [5])) # (!\mcpu|mar|Dout [6] & ((!\mcpu|mar|Dout [5])))))

	.dataa(\mcpu|mar|Dout [4]),
	.datab(\mcpu|mar|Dout [6]),
	.datac(\mcpu|mar|Dout [7]),
	.datad(\mcpu|mar|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr7~0 .lut_mask = 16'h0803;
defparam \show|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N11
dffeas \show|HEX1[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX1[6] .is_wysiwyg = "true";
defparam \show|HEX1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \show|WideOr34~0 (
// Equation(s):
// \show|WideOr34~0_combout  = (\mcpu|mr|Dout [2] & (!\mcpu|mr|Dout [1] & ((\mcpu|mr|Dout [3]) # (!\mcpu|mr|Dout [0])))) # (!\mcpu|mr|Dout [2] & (\mcpu|mr|Dout [0] & (\mcpu|mr|Dout [3] $ (!\mcpu|mr|Dout [1]))))

	.dataa(\mcpu|mr|Dout [0]),
	.datab(\mcpu|mr|Dout [2]),
	.datac(\mcpu|mr|Dout [3]),
	.datad(\mcpu|mr|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr34~0 .lut_mask = 16'h20C6;
defparam \show|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N9
dffeas \show|HEX2[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[0] .is_wysiwyg = "true";
defparam \show|HEX2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \show|WideOr33~0 (
// Equation(s):
// \show|WideOr33~0_combout  = (\mcpu|mr|Dout [3] & ((\mcpu|mr|Dout [0] & (\mcpu|mr|Dout [1])) # (!\mcpu|mr|Dout [0] & ((\mcpu|mr|Dout [2]))))) # (!\mcpu|mr|Dout [3] & (\mcpu|mr|Dout [2] & (\mcpu|mr|Dout [1] $ (\mcpu|mr|Dout [0]))))

	.dataa(\mcpu|mr|Dout [3]),
	.datab(\mcpu|mr|Dout [1]),
	.datac(\mcpu|mr|Dout [2]),
	.datad(\mcpu|mr|Dout [0]),
	.cin(gnd),
	.combout(\show|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr33~0 .lut_mask = 16'h98E0;
defparam \show|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \show|HEX2[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[1] .is_wysiwyg = "true";
defparam \show|HEX2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \show|WideOr32~0 (
// Equation(s):
// \show|WideOr32~0_combout  = (\mcpu|mr|Dout [3] & (\mcpu|mr|Dout [2] & ((\mcpu|mr|Dout [1]) # (!\mcpu|mr|Dout [0])))) # (!\mcpu|mr|Dout [3] & (\mcpu|mr|Dout [1] & (!\mcpu|mr|Dout [2] & !\mcpu|mr|Dout [0])))

	.dataa(\mcpu|mr|Dout [3]),
	.datab(\mcpu|mr|Dout [1]),
	.datac(\mcpu|mr|Dout [2]),
	.datad(\mcpu|mr|Dout [0]),
	.cin(gnd),
	.combout(\show|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr32~0 .lut_mask = 16'h80A4;
defparam \show|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \show|HEX2[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[2] .is_wysiwyg = "true";
defparam \show|HEX2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \show|WideOr31~0 (
// Equation(s):
// \show|WideOr31~0_combout  = (\mcpu|mr|Dout [1] & ((\mcpu|mr|Dout [0] & (\mcpu|mr|Dout [2])) # (!\mcpu|mr|Dout [0] & (!\mcpu|mr|Dout [2] & \mcpu|mr|Dout [3])))) # (!\mcpu|mr|Dout [1] & (!\mcpu|mr|Dout [3] & (\mcpu|mr|Dout [0] $ (\mcpu|mr|Dout [2]))))

	.dataa(\mcpu|mr|Dout [0]),
	.datab(\mcpu|mr|Dout [2]),
	.datac(\mcpu|mr|Dout [3]),
	.datad(\mcpu|mr|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr31~0 .lut_mask = 16'h9806;
defparam \show|WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \show|HEX2[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[3] .is_wysiwyg = "true";
defparam \show|HEX2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \show|WideOr30~0 (
// Equation(s):
// \show|WideOr30~0_combout  = (\mcpu|mr|Dout [1] & (\mcpu|mr|Dout [0] & (!\mcpu|mr|Dout [3]))) # (!\mcpu|mr|Dout [1] & ((\mcpu|mr|Dout [2] & ((!\mcpu|mr|Dout [3]))) # (!\mcpu|mr|Dout [2] & (\mcpu|mr|Dout [0]))))

	.dataa(\mcpu|mr|Dout [0]),
	.datab(\mcpu|mr|Dout [1]),
	.datac(\mcpu|mr|Dout [3]),
	.datad(\mcpu|mr|Dout [2]),
	.cin(gnd),
	.combout(\show|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr30~0 .lut_mask = 16'h0B2A;
defparam \show|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \show|HEX2[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[4] .is_wysiwyg = "true";
defparam \show|HEX2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \show|WideOr29~0 (
// Equation(s):
// \show|WideOr29~0_combout  = (\mcpu|mr|Dout [1] & (!\mcpu|mr|Dout [3] & ((\mcpu|mr|Dout [0]) # (!\mcpu|mr|Dout [2])))) # (!\mcpu|mr|Dout [1] & ((\mcpu|mr|Dout [3] & ((\mcpu|mr|Dout [2]))) # (!\mcpu|mr|Dout [3] & (\mcpu|mr|Dout [0] & !\mcpu|mr|Dout [2]))))

	.dataa(\mcpu|mr|Dout [0]),
	.datab(\mcpu|mr|Dout [1]),
	.datac(\mcpu|mr|Dout [3]),
	.datad(\mcpu|mr|Dout [2]),
	.cin(gnd),
	.combout(\show|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr29~0 .lut_mask = 16'h380E;
defparam \show|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \show|HEX2[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[5] .is_wysiwyg = "true";
defparam \show|HEX2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \show|WideOr28~0 (
// Equation(s):
// \show|WideOr28~0_combout  = (!\mcpu|mr|Dout [3] & ((\mcpu|mr|Dout [2] & (\mcpu|mr|Dout [0] & \mcpu|mr|Dout [1])) # (!\mcpu|mr|Dout [2] & ((!\mcpu|mr|Dout [1])))))

	.dataa(\mcpu|mr|Dout [0]),
	.datab(\mcpu|mr|Dout [2]),
	.datac(\mcpu|mr|Dout [3]),
	.datad(\mcpu|mr|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr28~0 .lut_mask = 16'h0803;
defparam \show|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \show|HEX2[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX2[6] .is_wysiwyg = "true";
defparam \show|HEX2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \show|WideOr41~0 (
// Equation(s):
// \show|WideOr41~0_combout  = (\mcpu|mr|Dout [6] & (!\mcpu|mr|Dout [5] & ((\mcpu|mr|Dout [7]) # (!\mcpu|mr|Dout [4])))) # (!\mcpu|mr|Dout [6] & (\mcpu|mr|Dout [4] & (\mcpu|mr|Dout [7] $ (!\mcpu|mr|Dout [5]))))

	.dataa(\mcpu|mr|Dout [4]),
	.datab(\mcpu|mr|Dout [7]),
	.datac(\mcpu|mr|Dout [6]),
	.datad(\mcpu|mr|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr41~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr41~0 .lut_mask = 16'h08D2;
defparam \show|WideOr41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N21
dffeas \show|HEX3[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[0] .is_wysiwyg = "true";
defparam \show|HEX3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \show|WideOr40~0 (
// Equation(s):
// \show|WideOr40~0_combout  = (\mcpu|mr|Dout [7] & ((\mcpu|mr|Dout [4] & ((\mcpu|mr|Dout [5]))) # (!\mcpu|mr|Dout [4] & (\mcpu|mr|Dout [6])))) # (!\mcpu|mr|Dout [7] & (\mcpu|mr|Dout [6] & (\mcpu|mr|Dout [5] $ (\mcpu|mr|Dout [4]))))

	.dataa(\mcpu|mr|Dout [6]),
	.datab(\mcpu|mr|Dout [7]),
	.datac(\mcpu|mr|Dout [5]),
	.datad(\mcpu|mr|Dout [4]),
	.cin(gnd),
	.combout(\show|WideOr40~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr40~0 .lut_mask = 16'hC2A8;
defparam \show|WideOr40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N15
dffeas \show|HEX3[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[1] .is_wysiwyg = "true";
defparam \show|HEX3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \show|WideOr39~0 (
// Equation(s):
// \show|WideOr39~0_combout  = (\mcpu|mr|Dout [6] & (\mcpu|mr|Dout [7] & ((\mcpu|mr|Dout [5]) # (!\mcpu|mr|Dout [4])))) # (!\mcpu|mr|Dout [6] & (!\mcpu|mr|Dout [7] & (\mcpu|mr|Dout [5] & !\mcpu|mr|Dout [4])))

	.dataa(\mcpu|mr|Dout [6]),
	.datab(\mcpu|mr|Dout [7]),
	.datac(\mcpu|mr|Dout [5]),
	.datad(\mcpu|mr|Dout [4]),
	.cin(gnd),
	.combout(\show|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr39~0 .lut_mask = 16'h8098;
defparam \show|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N9
dffeas \show|HEX3[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[2] .is_wysiwyg = "true";
defparam \show|HEX3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \show|WideOr38~0 (
// Equation(s):
// \show|WideOr38~0_combout  = (\mcpu|mr|Dout [5] & ((\mcpu|mr|Dout [4] & ((\mcpu|mr|Dout [6]))) # (!\mcpu|mr|Dout [4] & (\mcpu|mr|Dout [7] & !\mcpu|mr|Dout [6])))) # (!\mcpu|mr|Dout [5] & (!\mcpu|mr|Dout [7] & (\mcpu|mr|Dout [4] $ (\mcpu|mr|Dout [6]))))

	.dataa(\mcpu|mr|Dout [4]),
	.datab(\mcpu|mr|Dout [7]),
	.datac(\mcpu|mr|Dout [6]),
	.datad(\mcpu|mr|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr38~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr38~0 .lut_mask = 16'hA412;
defparam \show|WideOr38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N19
dffeas \show|HEX3[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[3] .is_wysiwyg = "true";
defparam \show|HEX3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \show|WideOr37~0 (
// Equation(s):
// \show|WideOr37~0_combout  = (\mcpu|mr|Dout [5] & (\mcpu|mr|Dout [4] & ((!\mcpu|mr|Dout [7])))) # (!\mcpu|mr|Dout [5] & ((\mcpu|mr|Dout [6] & ((!\mcpu|mr|Dout [7]))) # (!\mcpu|mr|Dout [6] & (\mcpu|mr|Dout [4]))))

	.dataa(\mcpu|mr|Dout [4]),
	.datab(\mcpu|mr|Dout [5]),
	.datac(\mcpu|mr|Dout [6]),
	.datad(\mcpu|mr|Dout [7]),
	.cin(gnd),
	.combout(\show|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr37~0 .lut_mask = 16'h02BA;
defparam \show|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N13
dffeas \show|HEX3[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[4] .is_wysiwyg = "true";
defparam \show|HEX3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \show|WideOr36~0 (
// Equation(s):
// \show|WideOr36~0_combout  = (\mcpu|mr|Dout [5] & (!\mcpu|mr|Dout [7] & ((\mcpu|mr|Dout [4]) # (!\mcpu|mr|Dout [6])))) # (!\mcpu|mr|Dout [5] & ((\mcpu|mr|Dout [6] & ((\mcpu|mr|Dout [7]))) # (!\mcpu|mr|Dout [6] & (\mcpu|mr|Dout [4] & !\mcpu|mr|Dout [7]))))

	.dataa(\mcpu|mr|Dout [4]),
	.datab(\mcpu|mr|Dout [5]),
	.datac(\mcpu|mr|Dout [6]),
	.datad(\mcpu|mr|Dout [7]),
	.cin(gnd),
	.combout(\show|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr36~0 .lut_mask = 16'h308E;
defparam \show|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N3
dffeas \show|HEX3[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[5] .is_wysiwyg = "true";
defparam \show|HEX3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \show|WideOr35~0 (
// Equation(s):
// \show|WideOr35~0_combout  = (!\mcpu|mr|Dout [7] & ((\mcpu|mr|Dout [6] & (\mcpu|mr|Dout [4] & \mcpu|mr|Dout [5])) # (!\mcpu|mr|Dout [6] & ((!\mcpu|mr|Dout [5])))))

	.dataa(\mcpu|mr|Dout [4]),
	.datab(\mcpu|mr|Dout [7]),
	.datac(\mcpu|mr|Dout [6]),
	.datad(\mcpu|mr|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr35~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr35~0 .lut_mask = 16'h2003;
defparam \show|WideOr35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N5
dffeas \show|HEX3[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX3[6] .is_wysiwyg = "true";
defparam \show|HEX3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \show|WideOr20~0 (
// Equation(s):
// \show|WideOr20~0_combout  = (\mcpu|mac|Dout [2] & (!\mcpu|mac|Dout [1] & ((\mcpu|mac|Dout [3]) # (!\mcpu|mac|Dout [0])))) # (!\mcpu|mac|Dout [2] & (\mcpu|mac|Dout [0] & (\mcpu|mac|Dout [3] $ (!\mcpu|mac|Dout [1]))))

	.dataa(\mcpu|mac|Dout [3]),
	.datab(\mcpu|mac|Dout [2]),
	.datac(\mcpu|mac|Dout [0]),
	.datad(\mcpu|mac|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr20~0 .lut_mask = 16'h209C;
defparam \show|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N5
dffeas \show|HEX4[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[0] .is_wysiwyg = "true";
defparam \show|HEX4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \show|WideOr19~0 (
// Equation(s):
// \show|WideOr19~0_combout  = (\mcpu|mac|Dout [3] & ((\mcpu|mac|Dout [0] & ((\mcpu|mac|Dout [1]))) # (!\mcpu|mac|Dout [0] & (\mcpu|mac|Dout [2])))) # (!\mcpu|mac|Dout [3] & (\mcpu|mac|Dout [2] & (\mcpu|mac|Dout [0] $ (\mcpu|mac|Dout [1]))))

	.dataa(\mcpu|mac|Dout [0]),
	.datab(\mcpu|mac|Dout [3]),
	.datac(\mcpu|mac|Dout [2]),
	.datad(\mcpu|mac|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr19~0 .lut_mask = 16'hD860;
defparam \show|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N27
dffeas \show|HEX4[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[1] .is_wysiwyg = "true";
defparam \show|HEX4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \show|WideOr18~0 (
// Equation(s):
// \show|WideOr18~0_combout  = (\mcpu|mac|Dout [3] & (\mcpu|mac|Dout [2] & ((\mcpu|mac|Dout [1]) # (!\mcpu|mac|Dout [0])))) # (!\mcpu|mac|Dout [3] & (!\mcpu|mac|Dout [0] & (\mcpu|mac|Dout [1] & !\mcpu|mac|Dout [2])))

	.dataa(\mcpu|mac|Dout [0]),
	.datab(\mcpu|mac|Dout [1]),
	.datac(\mcpu|mac|Dout [3]),
	.datad(\mcpu|mac|Dout [2]),
	.cin(gnd),
	.combout(\show|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr18~0 .lut_mask = 16'hD004;
defparam \show|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N1
dffeas \show|HEX4[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[2] .is_wysiwyg = "true";
defparam \show|HEX4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \show|WideOr17~0 (
// Equation(s):
// \show|WideOr17~0_combout  = (\mcpu|mac|Dout [1] & ((\mcpu|mac|Dout [0] & ((\mcpu|mac|Dout [2]))) # (!\mcpu|mac|Dout [0] & (\mcpu|mac|Dout [3] & !\mcpu|mac|Dout [2])))) # (!\mcpu|mac|Dout [1] & (!\mcpu|mac|Dout [3] & (\mcpu|mac|Dout [0] $ (\mcpu|mac|Dout 
// [2]))))

	.dataa(\mcpu|mac|Dout [0]),
	.datab(\mcpu|mac|Dout [3]),
	.datac(\mcpu|mac|Dout [2]),
	.datad(\mcpu|mac|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr17~0 .lut_mask = 16'hA412;
defparam \show|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N11
dffeas \show|HEX4[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[3] .is_wysiwyg = "true";
defparam \show|HEX4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \show|WideOr16~0 (
// Equation(s):
// \show|WideOr16~0_combout  = (\mcpu|mac|Dout [1] & (\mcpu|mac|Dout [0] & ((!\mcpu|mac|Dout [3])))) # (!\mcpu|mac|Dout [1] & ((\mcpu|mac|Dout [2] & ((!\mcpu|mac|Dout [3]))) # (!\mcpu|mac|Dout [2] & (\mcpu|mac|Dout [0]))))

	.dataa(\mcpu|mac|Dout [0]),
	.datab(\mcpu|mac|Dout [1]),
	.datac(\mcpu|mac|Dout [2]),
	.datad(\mcpu|mac|Dout [3]),
	.cin(gnd),
	.combout(\show|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr16~0 .lut_mask = 16'h02BA;
defparam \show|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N9
dffeas \show|HEX4[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[4] .is_wysiwyg = "true";
defparam \show|HEX4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \show|WideOr15~0 (
// Equation(s):
// \show|WideOr15~0_combout  = (\mcpu|mac|Dout [3] & (((\mcpu|mac|Dout [2] & !\mcpu|mac|Dout [1])))) # (!\mcpu|mac|Dout [3] & ((\mcpu|mac|Dout [0] & ((\mcpu|mac|Dout [1]) # (!\mcpu|mac|Dout [2]))) # (!\mcpu|mac|Dout [0] & (!\mcpu|mac|Dout [2] & 
// \mcpu|mac|Dout [1]))))

	.dataa(\mcpu|mac|Dout [0]),
	.datab(\mcpu|mac|Dout [3]),
	.datac(\mcpu|mac|Dout [2]),
	.datad(\mcpu|mac|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr15~0 .lut_mask = 16'h23C2;
defparam \show|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N23
dffeas \show|HEX4[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[5] .is_wysiwyg = "true";
defparam \show|HEX4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \show|WideOr14~0 (
// Equation(s):
// \show|WideOr14~0_combout  = (!\mcpu|mac|Dout [3] & ((\mcpu|mac|Dout [2] & (\mcpu|mac|Dout [0] & \mcpu|mac|Dout [1])) # (!\mcpu|mac|Dout [2] & ((!\mcpu|mac|Dout [1])))))

	.dataa(\mcpu|mac|Dout [0]),
	.datab(\mcpu|mac|Dout [3]),
	.datac(\mcpu|mac|Dout [2]),
	.datad(\mcpu|mac|Dout [1]),
	.cin(gnd),
	.combout(\show|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr14~0 .lut_mask = 16'h2003;
defparam \show|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N21
dffeas \show|HEX4[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX4[6] .is_wysiwyg = "true";
defparam \show|HEX4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \show|WideOr27~0 (
// Equation(s):
// \show|WideOr27~0_combout  = (\mcpu|mac|Dout [6] & (!\mcpu|mac|Dout [5] & ((\mcpu|mac|Dout [7]) # (!\mcpu|mac|Dout [4])))) # (!\mcpu|mac|Dout [6] & (\mcpu|mac|Dout [4] & (\mcpu|mac|Dout [7] $ (!\mcpu|mac|Dout [5]))))

	.dataa(\mcpu|mac|Dout [7]),
	.datab(\mcpu|mac|Dout [6]),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|mac|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr27~0 .lut_mask = 16'h209C;
defparam \show|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N15
dffeas \show|HEX5[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[0] .is_wysiwyg = "true";
defparam \show|HEX5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \show|WideOr26~0 (
// Equation(s):
// \show|WideOr26~0_combout  = (\mcpu|mac|Dout [7] & ((\mcpu|mac|Dout [4] & ((\mcpu|mac|Dout [5]))) # (!\mcpu|mac|Dout [4] & (\mcpu|mac|Dout [6])))) # (!\mcpu|mac|Dout [7] & (\mcpu|mac|Dout [6] & (\mcpu|mac|Dout [4] $ (\mcpu|mac|Dout [5]))))

	.dataa(\mcpu|mac|Dout [7]),
	.datab(\mcpu|mac|Dout [6]),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|mac|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr26~0 .lut_mask = 16'hAC48;
defparam \show|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N25
dffeas \show|HEX5[1] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[1] .is_wysiwyg = "true";
defparam \show|HEX5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \show|WideOr25~0 (
// Equation(s):
// \show|WideOr25~0_combout  = (\mcpu|mac|Dout [7] & (\mcpu|mac|Dout [6] & ((\mcpu|mac|Dout [5]) # (!\mcpu|mac|Dout [4])))) # (!\mcpu|mac|Dout [7] & (!\mcpu|mac|Dout [6] & (!\mcpu|mac|Dout [4] & \mcpu|mac|Dout [5])))

	.dataa(\mcpu|mac|Dout [7]),
	.datab(\mcpu|mac|Dout [6]),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|mac|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr25~0 .lut_mask = 16'h8908;
defparam \show|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N3
dffeas \show|HEX5[2] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[2] .is_wysiwyg = "true";
defparam \show|HEX5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \show|WideOr24~0 (
// Equation(s):
// \show|WideOr24~0_combout  = (\mcpu|mac|Dout [5] & ((\mcpu|mac|Dout [6] & ((\mcpu|mac|Dout [4]))) # (!\mcpu|mac|Dout [6] & (\mcpu|mac|Dout [7] & !\mcpu|mac|Dout [4])))) # (!\mcpu|mac|Dout [5] & (!\mcpu|mac|Dout [7] & (\mcpu|mac|Dout [6] $ (\mcpu|mac|Dout 
// [4]))))

	.dataa(\mcpu|mac|Dout [7]),
	.datab(\mcpu|mac|Dout [6]),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|mac|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr24~0 .lut_mask = 16'hC214;
defparam \show|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N5
dffeas \show|HEX5[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[3] .is_wysiwyg = "true";
defparam \show|HEX5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \show|WideOr23~0 (
// Equation(s):
// \show|WideOr23~0_combout  = (\mcpu|mac|Dout [5] & (\mcpu|mac|Dout [4] & (!\mcpu|mac|Dout [7]))) # (!\mcpu|mac|Dout [5] & ((\mcpu|mac|Dout [6] & ((!\mcpu|mac|Dout [7]))) # (!\mcpu|mac|Dout [6] & (\mcpu|mac|Dout [4]))))

	.dataa(\mcpu|mac|Dout [5]),
	.datab(\mcpu|mac|Dout [4]),
	.datac(\mcpu|mac|Dout [7]),
	.datad(\mcpu|mac|Dout [6]),
	.cin(gnd),
	.combout(\show|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr23~0 .lut_mask = 16'h0D4C;
defparam \show|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N31
dffeas \show|HEX5[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[4] .is_wysiwyg = "true";
defparam \show|HEX5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \show|WideOr22~0 (
// Equation(s):
// \show|WideOr22~0_combout  = (\mcpu|mac|Dout [7] & (!\mcpu|mac|Dout [5] & ((\mcpu|mac|Dout [6])))) # (!\mcpu|mac|Dout [7] & ((\mcpu|mac|Dout [5] & ((\mcpu|mac|Dout [4]) # (!\mcpu|mac|Dout [6]))) # (!\mcpu|mac|Dout [5] & (\mcpu|mac|Dout [4] & 
// !\mcpu|mac|Dout [6]))))

	.dataa(\mcpu|mac|Dout [7]),
	.datab(\mcpu|mac|Dout [5]),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|mac|Dout [6]),
	.cin(gnd),
	.combout(\show|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr22~0 .lut_mask = 16'h6254;
defparam \show|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N17
dffeas \show|HEX5[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[5] .is_wysiwyg = "true";
defparam \show|HEX5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \show|WideOr21~0 (
// Equation(s):
// \show|WideOr21~0_combout  = (!\mcpu|mac|Dout [7] & ((\mcpu|mac|Dout [6] & (\mcpu|mac|Dout [4] & \mcpu|mac|Dout [5])) # (!\mcpu|mac|Dout [6] & ((!\mcpu|mac|Dout [5])))))

	.dataa(\mcpu|mac|Dout [7]),
	.datab(\mcpu|mac|Dout [6]),
	.datac(\mcpu|mac|Dout [4]),
	.datad(\mcpu|mac|Dout [5]),
	.cin(gnd),
	.combout(\show|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \show|WideOr21~0 .lut_mask = 16'h4011;
defparam \show|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N7
dffeas \show|HEX5[6] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(\show|WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX5[6] .is_wysiwyg = "true";
defparam \show|HEX5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N5
dffeas \show|HEX6[0] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mz|Dout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX6[0] .is_wysiwyg = "true";
defparam \show|HEX6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N1
dffeas \show|HEX6[3] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mz|Dout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX6[3] .is_wysiwyg = "true";
defparam \show|HEX6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N25
dffeas \show|HEX6[4] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mz|Dout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX6[4] .is_wysiwyg = "true";
defparam \show|HEX6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N7
dffeas \show|HEX6[5] (
	.clk(\light|div_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mcpu|mz|Dout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\show|HEX6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \show|HEX6[5] .is_wysiwyg = "true";
defparam \show|HEX6[5] .power_up = "low";
// synopsys translate_on

assign addr[0] = \addr[0]~output_o ;

assign addr[1] = \addr[1]~output_o ;

assign addr[2] = \addr[2]~output_o ;

assign addr[3] = \addr[3]~output_o ;

assign addr[4] = \addr[4]~output_o ;

assign addr[5] = \addr[5]~output_o ;

assign addr[6] = \addr[6]~output_o ;

assign addr[7] = \addr[7]~output_o ;

assign addr[8] = \addr[8]~output_o ;

assign addr[9] = \addr[9]~output_o ;

assign addr[10] = \addr[10]~output_o ;

assign addr[11] = \addr[11]~output_o ;

assign addr[12] = \addr[12]~output_o ;

assign addr[13] = \addr[13]~output_o ;

assign addr[14] = \addr[14]~output_o ;

assign addr[15] = \addr[15]~output_o ;

assign rambus[0] = \rambus[0]~output_o ;

assign rambus[1] = \rambus[1]~output_o ;

assign rambus[2] = \rambus[2]~output_o ;

assign rambus[3] = \rambus[3]~output_o ;

assign rambus[4] = \rambus[4]~output_o ;

assign rambus[5] = \rambus[5]~output_o ;

assign rambus[6] = \rambus[6]~output_o ;

assign rambus[7] = \rambus[7]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign acdbus[0] = \acdbus[0]~output_o ;

assign acdbus[1] = \acdbus[1]~output_o ;

assign acdbus[2] = \acdbus[2]~output_o ;

assign acdbus[3] = \acdbus[3]~output_o ;

assign acdbus[4] = \acdbus[4]~output_o ;

assign acdbus[5] = \acdbus[5]~output_o ;

assign acdbus[6] = \acdbus[6]~output_o ;

assign acdbus[7] = \acdbus[7]~output_o ;

assign rdbus[0] = \rdbus[0]~output_o ;

assign rdbus[1] = \rdbus[1]~output_o ;

assign rdbus[2] = \rdbus[2]~output_o ;

assign rdbus[3] = \rdbus[3]~output_o ;

assign rdbus[4] = \rdbus[4]~output_o ;

assign rdbus[5] = \rdbus[5]~output_o ;

assign rdbus[6] = \rdbus[6]~output_o ;

assign rdbus[7] = \rdbus[7]~output_o ;

assign cpustate_led[0] = \cpustate_led[0]~output_o ;

assign cpustate_led[1] = \cpustate_led[1]~output_o ;

assign check_out[0] = \check_out[0]~output_o ;

assign check_out[1] = \check_out[1]~output_o ;

assign check_out[2] = \check_out[2]~output_o ;

assign check_out[3] = \check_out[3]~output_o ;

assign check_out[4] = \check_out[4]~output_o ;

assign check_out[5] = \check_out[5]~output_o ;

assign check_out[6] = \check_out[6]~output_o ;

assign check_out[7] = \check_out[7]~output_o ;

assign quick_low_led = \quick_low_led~output_o ;

assign read_led = \read_led~output_o ;

assign write_led = \write_led~output_o ;

assign arload_led = \arload_led~output_o ;

assign arinc_led = \arinc_led~output_o ;

assign pcinc_led = \pcinc_led~output_o ;

assign pcload_led = \pcload_led~output_o ;

assign drload_led = \drload_led~output_o ;

assign trload_led = \trload_led~output_o ;

assign irload_led = \irload_led~output_o ;

assign rload_led = \rload_led~output_o ;

assign acload_led = \acload_led~output_o ;

assign zload_led = \zload_led~output_o ;

assign pcbus_led = \pcbus_led~output_o ;

assign drhbus_led = \drhbus_led~output_o ;

assign drlbus_led = \drlbus_led~output_o ;

assign trbus_led = \trbus_led~output_o ;

assign rbus_led = \rbus_led~output_o ;

assign acbus_led = \acbus_led~output_o ;

assign membus_led = \membus_led~output_o ;

assign busmem_led = \busmem_led~output_o ;

assign clr_led = \clr_led~output_o ;

endmodule
