{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653501147689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653501147701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 12:52:27 2022 " "Processing started: Wed May 25 12:52:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653501147701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501147701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiQro_EVA -c MiQro_EVA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiQro_EVA -c MiQro_EVA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501147701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653501148331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653501148331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/rp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/rp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp-SYN " "Found design unit 1: rp-SYN" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158452 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP " "Found entity 1: RP" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/alu_1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/alu_1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A " "Found design unit 1: ALU-A" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158457 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/busmux16to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/busmux16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 busmux16to1 " "Found entity 1: busmux16to1" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/ucontrol/ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/ucontrol/ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UControl-archUControl " "Found design unit 1: UControl-archUControl" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158469 ""} { "Info" "ISGN_ENTITY_NAME" "1 UControl " "Found entity 1: UControl" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/universalshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/universalshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniversalShiftRegister-Behavioral " "Found design unit 1: UniversalShiftRegister-Behavioral" {  } { { "../ElMicro/UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158474 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniversalShiftRegister " "Found entity 1: UniversalShiftRegister" {  } { { "../ElMicro/UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/elmicro_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/elmicro_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElMicro_2 " "Found entity 1: ElMicro_2" {  } { { "../ElMicro/ElMicro_2.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/elmicro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/elmicro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElMicro " "Found entity 1: ElMicro" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/elmicro/dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec-Behavioral " "Found design unit 1: Dec-Behavioral" {  } { { "../ElMicro/Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec " "Found entity 1: Dec" {  } { { "../ElMicro/Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miqro_eva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miqro_eva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiQro_EVA " "Found entity 1: MiQro_EVA" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiQro_EVA " "Elaborating entity \"MiQro_EVA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653501158596 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Destino2\[7..0\] Destino " "Bus \"Destino2\[7..0\]\" found using same base name as \"Destino\", which might lead to a name conflict." {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } { 208 360 536 224 "Destino2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158597 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Fuente3\[7..0\] Fuente " "Bus \"Fuente3\[7..0\]\" found using same base name as \"Fuente\", which might lead to a name conflict." {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } { 224 360 536 240 "Fuente3\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158597 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Destino " "Converted elements in bus name \"Destino\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Destino\[7..0\] Destino7..0 " "Converted element name(s) from \"Destino\[7..0\]\" to \"Destino7..0\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 192 616 784 208 "Destino\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158597 ""}  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 192 616 784 208 "Destino\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158597 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Destino2 " "Converted elements in bus name \"Destino2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Destino2\[7..0\] Destino27..0 " "Converted element name(s) from \"Destino2\[7..0\]\" to \"Destino27..0\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 208 360 536 224 "Destino2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158598 ""}  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 208 360 536 224 "Destino2\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158598 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Fuente " "Converted elements in bus name \"Fuente\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Fuente\[7..0\] Fuente7..0 " "Converted element name(s) from \"Fuente\[7..0\]\" to \"Fuente7..0\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 208 616 784 224 "Fuente\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158598 ""}  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 208 616 784 224 "Fuente\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158598 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Fuente3 " "Converted elements in bus name \"Fuente3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Fuente3\[7..0\] Fuente37..0 " "Converted element name(s) from \"Fuente3\[7..0\]\" to \"Fuente37..0\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 224 360 536 240 "Fuente3\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158598 ""}  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 224 360 536 240 "Fuente3\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UControl UControl:inst " "Elaborating entity \"UControl\" for hierarchy \"UControl:inst\"" {  } { { "MiQro_EVA.bdf" "inst" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 144 360 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(102) " "VHDL Process Statement warning at UControl.vhd(102): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158603 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(103) " "VHDL Process Statement warning at UControl.vhd(103): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(104) " "VHDL Process Statement warning at UControl.vhd(104): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(105) " "VHDL Process Statement warning at UControl.vhd(105): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(106) " "VHDL Process Statement warning at UControl.vhd(106): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(107) " "VHDL Process Statement warning at UControl.vhd(107): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(108) " "VHDL Process Statement warning at UControl.vhd(108): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(109) " "VHDL Process Statement warning at UControl.vhd(109): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegEnableUCode UControl.vhd(132) " "VHDL Process Statement warning at UControl.vhd(132): signal \"RegEnableUCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FuenteI UControl.vhd(133) " "VHDL Process Statement warning at UControl.vhd(133): signal \"FuenteI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DirMbusUCode UControl.vhd(137) " "VHDL Process Statement warning at UControl.vhd(137): signal \"DirMbusUCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestinoI UControl.vhd(138) " "VHDL Process Statement warning at UControl.vhd(138): signal \"DestinoI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR UControl.vhd(142) " "VHDL Process Statement warning at UControl.vhd(142): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR UControl.vhd(143) " "VHDL Process Statement warning at UControl.vhd(143): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MuxNxtAdd UControl.vhd(146) " "VHDL Process Statement warning at UControl.vhd(146): signal \"MuxNxtAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NextAddUC UControl.vhd(147) " "VHDL Process Statement warning at UControl.vhd(147): signal \"NextAddUC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestinoI UControl.vhd(148) " "VHDL Process Statement warning at UControl.vhd(148): signal \"DestinoI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cache UControl.vhd(149) " "VHDL Process Statement warning at UControl.vhd(149): signal \"Cache\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DestinoI UControl.vhd(129) " "VHDL Process Statement warning at UControl.vhd(129): inferring latch(es) for signal or variable \"DestinoI\", which holds its previous value in one or more paths through the process" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FuenteI UControl.vhd(129) " "VHDL Process Statement warning at UControl.vhd(129): inferring latch(es) for signal or variable \"FuenteI\", which holds its previous value in one or more paths through the process" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[0\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[0\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[1\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[1\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[2\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[2\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[3\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[3\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[4\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[4\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[5\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[5\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[6\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[6\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[7\] UControl.vhd(129) " "Inferred latch for \"FuenteI\[7\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[0\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[0\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[1\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[1\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[2\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[2\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[3\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[3\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158604 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[4\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[4\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158605 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[5\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[5\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158605 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[6\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[6\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158605 "|UControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[7\] UControl.vhd(129) " "Inferred latch for \"DestinoI\[7\]\" at UControl.vhd(129)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158605 "|UControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ElMicro ElMicro:inst1 " "Elaborating entity \"ElMicro\" for hierarchy \"ElMicro:inst1\"" {  } { { "MiQro_EVA.bdf" "inst1" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158610 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[7..0\] data1 " "Bus \"data10\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158616 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[7..0\] data1 " "Bus \"data11\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158616 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[7..0\] data1 " "Bus \"data12\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158616 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data13\[7..0\] data1 " "Bus \"data13\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data14\[7..0\] data1 " "Bus \"data14\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data15\[7..0\] data1 " "Bus \"data15\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data16\[7..0\] data1 " "Bus \"data16\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data17\[7..0\] data1 " "Bus \"data17\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data20\[7..0\] data2 " "Bus \"data20\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data21\[7..0\] data2 " "Bus \"data21\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data22\[7..0\] data2 " "Bus \"data22\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data23\[7..0\] data2 " "Bus \"data23\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data24\[7..0\] data2 " "Bus \"data24\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data25\[7..0\] data2 " "Bus \"data25\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data26\[7..0\] data2 " "Bus \"data26\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158617 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data27\[7..0\] data2 " "Bus \"data27\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data30\[7..0\] data3 " "Bus \"data30\[7..0\]\" found using same base name as \"data3\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data31\[7..0\] data3 " "Bus \"data31\[7..0\]\" found using same base name as \"data3\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[7..0\] data17..0 " "Converted element name(s) from \"data1\[7..0\]\" to \"data17..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data10 " "Converted elements in bus name \"data10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[7..0\] data107..0 " "Converted element name(s) from \"data10\[7..0\]\" to \"data107..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data11 " "Converted elements in bus name \"data11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[7..0\] data117..0 " "Converted element name(s) from \"data11\[7..0\]\" to \"data117..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data12 " "Converted elements in bus name \"data12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[7..0\] data127..0 " "Converted element name(s) from \"data12\[7..0\]\" to \"data127..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data13 " "Converted elements in bus name \"data13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data13\[7..0\] data137..0 " "Converted element name(s) from \"data13\[7..0\]\" to \"data137..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data14 " "Converted elements in bus name \"data14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data14\[7..0\] data147..0 " "Converted element name(s) from \"data14\[7..0\]\" to \"data147..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data15 " "Converted elements in bus name \"data15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data15\[7..0\] data157..0 " "Converted element name(s) from \"data15\[7..0\]\" to \"data157..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data16 " "Converted elements in bus name \"data16\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data16\[7..0\] data167..0 " "Converted element name(s) from \"data16\[7..0\]\" to \"data167..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data17 " "Converted elements in bus name \"data17\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data17\[7..0\] data177..0 " "Converted element name(s) from \"data17\[7..0\]\" to \"data177..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158618 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158618 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data2 " "Converted elements in bus name \"data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data2\[7..0\] data27..0 " "Converted element name(s) from \"data2\[7..0\]\" to \"data27..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data20 " "Converted elements in bus name \"data20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data20\[7..0\] data207..0 " "Converted element name(s) from \"data20\[7..0\]\" to \"data207..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data21 " "Converted elements in bus name \"data21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data21\[7..0\] data217..0 " "Converted element name(s) from \"data21\[7..0\]\" to \"data217..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data22 " "Converted elements in bus name \"data22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data22\[7..0\] data227..0 " "Converted element name(s) from \"data22\[7..0\]\" to \"data227..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data23 " "Converted elements in bus name \"data23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data23\[7..0\] data237..0 " "Converted element name(s) from \"data23\[7..0\]\" to \"data237..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data24 " "Converted elements in bus name \"data24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data24\[7..0\] data247..0 " "Converted element name(s) from \"data24\[7..0\]\" to \"data247..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data25 " "Converted elements in bus name \"data25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data25\[7..0\] data257..0 " "Converted element name(s) from \"data25\[7..0\]\" to \"data257..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data26 " "Converted elements in bus name \"data26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data26\[7..0\] data267..0 " "Converted element name(s) from \"data26\[7..0\]\" to \"data267..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data27 " "Converted elements in bus name \"data27\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data27\[7..0\] data277..0 " "Converted element name(s) from \"data27\[7..0\]\" to \"data277..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158619 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158619 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data3 " "Converted elements in bus name \"data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[7..0\] data37..0 " "Converted element name(s) from \"data3\[7..0\]\" to \"data37..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158620 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158620 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data30 " "Converted elements in bus name \"data30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data30\[7..0\] data307..0 " "Converted element name(s) from \"data30\[7..0\]\" to \"data307..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158620 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158620 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data31 " "Converted elements in bus name \"data31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data31\[7..0\] data317..0 " "Converted element name(s) from \"data31\[7..0\]\" to \"data317..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158620 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501158620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniversalShiftRegister ElMicro:inst1\|UniversalShiftRegister:inst8 " "Elaborating entity \"UniversalShiftRegister\" for hierarchy \"ElMicro:inst1\|UniversalShiftRegister:inst8\"" {  } { { "../ElMicro/ElMicro.bdf" "inst8" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 168 1600 1776 312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec ElMicro:inst1\|Dec:inst21 " "Elaborating entity \"Dec\" for hierarchy \"ElMicro:inst1\|Dec:inst21\"" {  } { { "../ElMicro/ElMicro.bdf" "inst21" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 2496 2680 1064 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux16to1 ElMicro:inst1\|busmux16to1:inst16 " "Elaborating entity \"busmux16to1\" for hierarchy \"ElMicro:inst1\|busmux16to1:inst16\"" {  } { { "../ElMicro/ElMicro.bdf" "inst16" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158664 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "sel " "Group name \"sel\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 44 7 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 46 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 48 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 50 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 52 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 54 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 56 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 58 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 62 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 64 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 66 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 68 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 70 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158666 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 72 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 74 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 76 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 78 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 80 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 82 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 84 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 86 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 88 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 90 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 92 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 94 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 96 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 98 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 100 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 102 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 104 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 106 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } } { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 24 784 1000 344 "inst1" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501158667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ElMicro:inst1\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"ElMicro:inst1\|BUSMUX:inst15\"" {  } { { "../ElMicro/ElMicro.bdf" "inst15" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ElMicro:inst1\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"ElMicro:inst1\|BUSMUX:inst15\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ElMicro:inst1\|BUSMUX:inst15 " "Instantiated megafunction \"ElMicro:inst1\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501158705 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653501158705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ElMicro:inst1\|BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ElMicro:inst1\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ElMicro:inst1\|BUSMUX:inst15\|lpm_mux:\$00000 ElMicro:inst1\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"ElMicro:inst1\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ElMicro:inst1\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/db/mux_0kc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501158853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc ElMicro:inst1\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"ElMicro:inst1\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ElMicro:inst1\|ALU:inst24 " "Elaborating entity \"ALU\" for hierarchy \"ElMicro:inst1\|ALU:inst24\"" {  } { { "../ElMicro/ElMicro.bdf" "inst24" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 376 808 952 584 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158930 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Greater ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"Greater\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158932 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Less ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"Less\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158932 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Equal ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"Equal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501158932 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501158932 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501158932 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E ALU.vhd(46) " "Inferred latch for \"E\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L ALU.vhd(46) " "Inferred latch for \"L\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G ALU.vhd(46) " "Inferred latch for \"G\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[0\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[1\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[2\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[3\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[4\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[5\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[6\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[7\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501158933 "|MiQro_EVA|ElMicro:inst1|ALU:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP ElMicro:inst1\|RP:inst " "Elaborating entity \"RP\" for hierarchy \"ElMicro:inst1\|RP:inst\"" {  } { { "../ElMicro/ElMicro.bdf" "inst" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 1704 1920 1112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501158944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component\"" {  } { { "../ElMicro/RP.vhd" "altsyncram_component" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501159039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component\"" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501159055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501159055 ""}  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653501159055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rev3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rev3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rev3 " "Found entity 1: altsyncram_rev3" {  } { { "db/altsyncram_rev3.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/db/altsyncram_rev3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501159121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501159121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rev3 ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component\|altsyncram_rev3:auto_generated " "Elaborating entity \"altsyncram_rev3\" for hierarchy \"ElMicro:inst1\|RP:inst\|altsyncram:altsyncram_component\|altsyncram_rev3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501159124 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst252 mem_programa " "Node instance \"inst252\" instantiates undefined entity \"mem_programa\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ElMicro/ElMicro.bdf" "inst252" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 56 264 1064 "inst252" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1653501159238 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 131 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653501159374 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 25 12:52:39 2022 " "Processing ended: Wed May 25 12:52:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653501159374 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653501159374 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653501159374 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501159374 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 131 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 131 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501159976 ""}
