#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Oct 03 16:22:09 2024
# Process ID: 7768
# Log file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/vivado.log
# Journal file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Elitebook\Desktop\code\FPGA\RISC_V\Processor\Processor.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/RegisterFile.v]
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 800.828 ; gain = 23.184
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 03 17:00:27 2024...
