Bellas, N., Hajj, I., Polychronopoulos, C., and Stamoulis, G. 1999. Energy and performance improvements in microprocessor design using a loop cache. In Proceedings of IEEE International Conference on Computer Design (ICCD'99). 378.
Burger, D., Austin, T., and Bennet, S. 1996. Evaluating future microprocessors: The SimpleScalar ToolSet. Tech. rep. CS-TR-1308, Computer Science Department, University of Wisconsin-Madison.
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Daniel Chaver , Miguel A. Rojas , Luis Pinuel , Manuel Prieto , Francisco Tirado , Michael C. Huang, Energy-aware fetch mechanism: trace cache and BTB customization, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077615]
EEMBC. http://www.eembc.org/.
Lieven Eeckhout , Hans Vandierendonck , Koenraad De Bosschere, Workload Design: Selecting Representative Program-Input Pairs, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.83-94, September 22-25, 2002
Ann Gordon-Ross , Pablo Viana , Frank Vahid , Walid Najjar , Edna Barros, A one-shot configurable-cache tuner for improved energy and performance, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Gordon-Ross, A. and Vahid, F. 2002a. Dynamic loop caching metes preloaded loop caching—A hybrid approach. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02).
Ann Gordon-Ross , Susan Cotterell , Frank Vahid, Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example, IEEE Computer Architecture Letters, v.1 n.1, p.2-2, January 2002[doi>10.1109/L-CA.2002.4]
Ann Gordon-Ross , Frank Vahid, Frequent loop detection using efficient non-intrusive on-chip hardware, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951728]
Ann Gordon-Ross , Jeremy Lau , Brad Calder, Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366200]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Stephen Hines , David Whalley , Gary Tyson, Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-444, December 01-05, 2007[doi>10.1109/MICRO.2007.18]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, L. H., Moyer, W., and Arends, J. 1999. Low cost embedded program loop caching -- Revisited. Tech. rep. CSE-TR-411-99, University of Michigan.
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Montanaro, J. and Witek, R. 1997. A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. Digital Techn. J.
Jude A. Rivers , Sameh Asaad , John-David Wellman , Jaime H. Moreno, Reducing instruction fetch energy with backwards branch control information and buffering, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871586]
Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
Scott, J., Lee, L., Arends, J., and Moyer, B. 1998. Designing the low- power M∼CORE Architecture. Proceedings of the International Symposium on Computer Architecture Power Driven Microarchitecture Workshop. 145--150
Segars, S. 2001. Low power design for microprocessors. In Proceedings of the International Solid State Circuit Conference.
Timothy Sherwood , Erez Perelman , Greg Hamerly , Suleyman Sair , Brad Calder, Discovering and Exploiting Program Phases, IEEE Micro, v.23 n.6, p.84-93, November 2003[doi>10.1109/MM.2003.1261391]
Shivakumar, P. and Jouppi, N. P. 2001. Cacti3.0: An integrated cache timing and power model. COMPAQ Western Research Lab.
Michael D. Smith, Overcoming the challenges to feedback-directed optimization (Keynote Talk), ACM SIGPLAN Notices, v.35 n.7, p.1-11, July 2000[doi>10.1145/351403.351408]
Villarreal, J., Lysecky, R., Cotterell, S., and Vahid, F. 2002. A Study on the loop behavior of embedded programs. Tech. rep. UCR-CSE-01-03, University of California, Riverside.
Chuanjun Zhang , Frank Vahid, Cache Configuration Exploration on Prototyping Platforms, Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03), p.164, June 09-11, 2003
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859635]
