cocci_test_suite() {
	unsigned long *cocci_id/* drivers/clk/zynqmp/pll.c 98 */;
	long cocci_id/* drivers/clk/zynqmp/pll.c 97 */;
	bool cocci_id/* drivers/clk/zynqmp/pll.c 69 */;
	u32 cocci_id/* drivers/clk/zynqmp/pll.c 51 */[PAYLOAD_ARG_CNT];
	enum pll_mode cocci_id/* drivers/clk/zynqmp/pll.c 46 */;
	enum pll_mode{PLL_MODE_INT, PLL_MODE_FRAC,} cocci_id/* drivers/clk/zynqmp/pll.c 31 */;
	int cocci_id/* drivers/clk/zynqmp/pll.c 308 */;
	struct clk_init_data cocci_id/* drivers/clk/zynqmp/pll.c 307 */;
	struct zynqmp_pll *cocci_id/* drivers/clk/zynqmp/pll.c 305 */;
	const struct clock_topology *cocci_id/* drivers/clk/zynqmp/pll.c 303 */;
	u8 cocci_id/* drivers/clk/zynqmp/pll.c 302 */;
	const char *const *cocci_id/* drivers/clk/zynqmp/pll.c 301 */;
	u32 cocci_id/* drivers/clk/zynqmp/pll.c 300 */;
	const char *cocci_id/* drivers/clk/zynqmp/pll.c 300 */;
	struct clk_hw *cocci_id/* drivers/clk/zynqmp/pll.c 300 */;
	const struct clk_ops cocci_id/* drivers/clk/zynqmp/pll.c 281 */;
	const struct zynqmp_eemi_ops *cocci_id/* drivers/clk/zynqmp/pll.c 270 */;
	void cocci_id/* drivers/clk/zynqmp/pll.c 264 */;
	struct zynqmp_pll cocci_id/* drivers/clk/zynqmp/pll.c 23 */;
	unsigned int cocci_id/* drivers/clk/zynqmp/pll.c 221 */;
	struct zynqmp_pll {
		struct clk_hw hw;
		u32 clk_id;
	} cocci_id/* drivers/clk/zynqmp/pll.c 18 */;
	unsigned long cocci_id/* drivers/clk/zynqmp/pll.c 132 */;
}
