`timescale 1ns/100ps

module tb_dff_r;

	reg tb_clk, tb_d, tb_reset_n;
	wire tb_q;
	
	
	always begin
		#10 tb_clk = ~tb_clk;
			end
			
	initial begin
		tb_reset_n = 0;
		#3 tb_d =0;
		#3 tb_d =1;
		#3 tb_d =0;
		#3 tb_d =1;
		#3 tb_d =0;
		#3 tb_d =1; tb_reset_n = 1;
		#3 tb_d =0;
		#3 tb_d =1;
		#3 tb_d =0;
		#3 tb_d =1;
		#3 tb_d =0;
		#3 tb_d =1; tb_reset_n =0;
		#3 tb_d =0;
		#3 tb_d =1;
		#3 tb_d =0;
		#3 tb_d =1;		
		#3 tb_d =0;
		#3 tb_d =1;