===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.4842 seconds

  ----Wall Time----  ----Name----
    3.8494 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1768 (  9.5%)    Parse modules
    0.6357 (  1.9%)    Verify circuit
   17.6530 ( 52.7%)  'firrtl.circuit' Pipeline
    1.3761 (  4.1%)    'firrtl.module' Pipeline
    1.2856 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0905 (  0.3%)      LowerCHIRRTLPass
    0.1101 (  0.3%)    InferWidths
    0.8097 (  2.4%)    InferResets
    0.0510 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0806 (  0.2%)    WireDFT
    0.0860 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7142 (  2.1%)    LowerFIRRTLTypes
    7.2297 ( 21.6%)    'firrtl.module' Pipeline
    0.7857 (  2.3%)      ExpandWhens
    0.0211 (  0.1%)      RemoveInvalid
    6.0106 ( 18.0%)      Canonicalizer
    0.4122 (  1.2%)      InferReadWrite
    0.5470 (  1.6%)    Inliner
    1.1105 (  3.3%)    IMConstProp
    0.0652 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0653 (  0.2%)    BlackBoxReader
    0.0653 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.5548 ( 13.6%)    'firrtl.module' Pipeline
    4.5548 ( 13.6%)      Canonicalizer
    0.4267 (  1.3%)    RemoveUnusedPorts
    0.0660 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4007 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4576 ( 10.3%)  LowerFIRRTLToHW
    0.0633 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.9451 ( 11.8%)  'hw.module' Pipeline
    0.8651 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4541 (  7.3%)    Canonicalizer
    0.6258 (  1.9%)    HWCleanup
    0.7836 (  2.3%)  'hw.module' Pipeline
    0.0765 (  0.2%)    HWLegalizeModules
    0.7071 (  2.1%)    PrettifyVerilog
    3.5992 ( 10.7%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   33.4842 (100.0%)  Total

{
  totalTime: 33.506,
  maxMemory: 750043136
}
