#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug  6 16:26:22 2024
# Process ID: 13056
# Current directory: C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1
# Command line: vivado.exe -log nmp_nmp_axi4l_ip_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nmp_nmp_axi4l_ip_0_1.tcl
# Log file: C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1/nmp_nmp_axi4l_ip_0_1.vds
# Journal file: C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1\vivado.jou
# Running On        :DESKTOP-K5RPCPK
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5500                               
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :8473 MB
# Swap memory       :9469 MB
# Total Virtual     :17943 MB
# Available Virtual :3587 MB
#-----------------------------------------------------------
source nmp_nmp_axi4l_ip_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 534.238 ; gain = 196.750
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/renan/Desktop/teste'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/renan/Desktop/teste' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: nmp_nmp_axi4l_ip_0_1
Command: synth_design -top nmp_nmp_axi4l_ip_0_1 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8956
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.402 ; gain = 447.289
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'awaddr', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:461]
INFO: [Synth 8-11241] undeclared symbol 'awvalid', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:462]
INFO: [Synth 8-11241] undeclared symbol 'wdata', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:464]
INFO: [Synth 8-11241] undeclared symbol 'wvalid', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:465]
INFO: [Synth 8-11241] undeclared symbol 'bready', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:468]
INFO: [Synth 8-11241] undeclared symbol 'araddr', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:469]
INFO: [Synth 8-11241] undeclared symbol 'arvalid', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:470]
INFO: [Synth 8-11241] undeclared symbol 'rready', assumed default net type 'wire' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:473]
INFO: [Synth 8-6157] synthesizing module 'nmp_nmp_axi4l_ip_0_1' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ip/nmp_nmp_axi4l_ip_0_1/synth/nmp_nmp_axi4l_ip_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'nmp_axi4l_ip' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip.v:9]
INFO: [Synth 8-6157] synthesizing module 'nmp_axi4l_ip_control_s_axi' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'nmp_axi4l_ip_control_s_axi' (0#1) [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:9]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip.v:164]
WARNING: [Synth 8-7071] port 'rst' of module 'nmp_axi4l_ip_control_s_axi' is unconnected for instance 'control_s_axi_U' [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip.v:124]
WARNING: [Synth 8-7023] instance 'control_s_axi_U' of module 'nmp_axi4l_ip_control_s_axi' has 48 connections declared, but only 47 given [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip.v:124]
INFO: [Synth 8-6155] done synthesizing module 'nmp_axi4l_ip' (0#1) [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nmp_nmp_axi4l_ip_0_1' (0#1) [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ip/nmp_nmp_axi4l_ip_0_1/synth/nmp_nmp_axi4l_ip_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_awaddr_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:461]
WARNING: [Synth 8-6014] Unused sequential element int_awvalid_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:462]
WARNING: [Synth 8-6014] Unused sequential element int_wdata_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:464]
WARNING: [Synth 8-6014] Unused sequential element int_wvalid_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:465]
WARNING: [Synth 8-6014] Unused sequential element int_bready_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:468]
WARNING: [Synth 8-6014] Unused sequential element int_araddr_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:469]
WARNING: [Synth 8-6014] Unused sequential element int_arvalid_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:470]
WARNING: [Synth 8-6014] Unused sequential element int_rready_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:473]
WARNING: [Synth 8-3848] Net awaddr_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:36]
WARNING: [Synth 8-3848] Net awvalid_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:37]
WARNING: [Synth 8-3848] Net wdata_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:41]
WARNING: [Synth 8-3848] Net wvalid_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:42]
WARNING: [Synth 8-3848] Net bready_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:49]
WARNING: [Synth 8-3848] Net araddr_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:50]
WARNING: [Synth 8-3848] Net arvalid_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:51]
WARNING: [Synth 8-3848] Net rdata_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:55]
WARNING: [Synth 8-3848] Net rready_x in module/entity nmp_axi4l_ip_control_s_axi does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip_control_s_axi.v:60]
WARNING: [Synth 8-6014] Unused sequential element compute_idx_reg was removed.  [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip.v:184]
WARNING: [Synth 8-3848] Net clk in module/entity nmp_axi4l_ip does not have driver. [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ipshared/f666/hdl/verilog/nmp_axi4l_ip.v:86]
WARNING: [Synth 8-7129] Port awaddr_x[7] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr_x[6] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr_x[5] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr_x[4] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr_x[3] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr_x[2] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr_x[1] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port awvalid_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[31] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[30] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[29] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[28] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[27] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[26] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[25] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[24] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[23] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[22] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[21] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[20] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[19] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[18] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[17] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[16] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[15] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[14] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[13] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[12] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[11] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[10] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[9] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[8] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[7] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[6] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[5] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[4] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[3] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[2] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[1] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wvalid_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port bready_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[7] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[6] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[5] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[4] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[3] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[2] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[1] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port arvalid_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[31] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[30] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[29] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[28] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[27] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[26] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[25] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[24] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[23] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[22] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[21] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[20] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[19] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[18] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[17] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[16] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[15] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[14] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[13] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[12] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[11] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[10] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[9] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[8] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[7] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[6] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[5] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[4] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[3] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[2] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[1] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rready_x[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module nmp_axi4l_ip_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.059 ; gain = 565.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.059 ; gain = 565.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.059 ; gain = 565.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1543.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ip/nmp_nmp_axi4l_ip_0_1/constraints/nmp_axi4l_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/renan/Desktop/teste_vivado2/teste_vivado2.gen/sources_1/bd/nmp/ip/nmp_nmp_axi4l_ip_0_1/constraints/nmp_axi4l_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1640.949 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'nmp_axi4l_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'nmp_axi4l_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'nmp_axi4l_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'nmp_axi4l_ip_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 46    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module nmp_axi4l_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module nmp_axi4l_ip is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module nmp_axi4l_ip.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module nmp_axi4l_ip.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     7|
|3     |LUT3 |    53|
|4     |LUT4 |     7|
|5     |LUT5 |    18|
|6     |LUT6 |    29|
|7     |FDRE |   105|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.949 ; gain = 663.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1640.949 ; gain = 565.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1640.949 ; gain = 663.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1640.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 44c6fe84
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1640.949 ; gain = 1093.078
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1640.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1/nmp_nmp_axi4l_ip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP nmp_nmp_axi4l_ip_0_1, cache-ID = 0d02591fc416c013
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1640.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/renan/Desktop/teste_vivado2/teste_vivado2.runs/nmp_nmp_axi4l_ip_0_1_synth_1/nmp_nmp_axi4l_ip_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file nmp_nmp_axi4l_ip_0_1_utilization_synth.rpt -pb nmp_nmp_axi4l_ip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 16:27:02 2024...
