timestamp 1717335126
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_03v3_nvt_VB5P9F sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0 1 0 765 0 1 -565
port "VLow_Src" 3 1350 -150 1550 50 m1
port "VD_H" 1 0 -150 200 50 m1
port "VG_H" 2 150 -1100 350 -900 m1
node "m1_672_n1206#" 0 0 672 -1206 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VLow_Src" 0 0 1350 -150 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_672_n216#" 0 0 672 -216 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VD_H" 0 0 0 -150 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VG_H" 0 0 150 -1100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n794_n264#" "VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_602_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_168_n42#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_168_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_50_n42#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_50_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n384_n42#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n384_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n502_n42#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n502_n42#" "VLow_Src"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_502_n130#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_226_n130#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_226_n130#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n326_n130#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n326_n130#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n602_n130#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n602_n130#" "VG_H"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_444_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_326_n42#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_326_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n108_n42#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n108_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n226_n42#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n226_n42#" "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n660_n42#"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n660_n42#" "VD_H"
merge "sky130_fd_pr__nfet_03v3_nvt_VB5P9F_0/a_n50_n130#" "m1_672_n1206#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_672_n1206#" "m1_672_n216#"
