Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Reading constraint file E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.xcf.
XCF parsing done.
Reading design: sift_cw.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sift_cw.prj"
Input Format                       : mixed
Synthesis Constraint File          : "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.xcf"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sift_cw"
Output Format                      : NGC
Target Device                      : xc5vsx50t-1-ff1136

---- Source Options
Top Module Name                    : sift_cw
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : ()
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" in Library work.
Entity <addsb_11_0_30d1457599ad93f1> compiled.
Entity <addsb_11_0_30d1457599ad93f1> (Architecture <addsb_11_0_30d1457599ad93f1_a>) compiled.
Entity <addsb_11_0_425ea38a5c924775> compiled.
Entity <addsb_11_0_425ea38a5c924775> (Architecture <addsb_11_0_425ea38a5c924775_a>) compiled.
Entity <addsb_11_0_7094c587598cfa37> compiled.
Entity <addsb_11_0_7094c587598cfa37> (Architecture <addsb_11_0_7094c587598cfa37_a>) compiled.
Entity <addsb_11_0_7ae34980b4a72e6c> compiled.
Entity <addsb_11_0_7ae34980b4a72e6c> (Architecture <addsb_11_0_7ae34980b4a72e6c_a>) compiled.
Entity <addsb_11_0_c8834dcbd5945abc> compiled.
Entity <addsb_11_0_c8834dcbd5945abc> (Architecture <addsb_11_0_c8834dcbd5945abc_a>) compiled.
Entity <addsb_11_0_d6c5b08d70f432d4> compiled.
Entity <addsb_11_0_d6c5b08d70f432d4> (Architecture <addsb_11_0_d6c5b08d70f432d4_a>) compiled.
Entity <addsb_11_0_e25ad78e4233698a> compiled.
Entity <addsb_11_0_e25ad78e4233698a> (Architecture <addsb_11_0_e25ad78e4233698a_a>) compiled.
Entity <addsb_11_0_ea646992679bcc81> compiled.
Entity <addsb_11_0_ea646992679bcc81> (Architecture <addsb_11_0_ea646992679bcc81_a>) compiled.
Entity <bmg_72_3e1ab284fecfe373> compiled.
Entity <bmg_72_3e1ab284fecfe373> (Architecture <bmg_72_3e1ab284fecfe373_a>) compiled.
Entity <bmg_72_410b3d3227446c03> compiled.
Entity <bmg_72_410b3d3227446c03> (Architecture <bmg_72_410b3d3227446c03_a>) compiled.
Entity <bmg_72_6f9d105f6f5129b9> compiled.
Entity <bmg_72_6f9d105f6f5129b9> (Architecture <bmg_72_6f9d105f6f5129b9_a>) compiled.
Entity <cmlt_11_2_13bc97a43f38db15> compiled.
Entity <cmlt_11_2_13bc97a43f38db15> (Architecture <cmlt_11_2_13bc97a43f38db15_a>) compiled.
Entity <cmlt_11_2_3040979a47684d1c> compiled.
Entity <cmlt_11_2_3040979a47684d1c> (Architecture <cmlt_11_2_3040979a47684d1c_a>) compiled.
Entity <cmlt_11_2_4ff21534f5d532d3> compiled.
Entity <cmlt_11_2_4ff21534f5d532d3> (Architecture <cmlt_11_2_4ff21534f5d532d3_a>) compiled.
Entity <cmlt_11_2_515a5d7db7c97088> compiled.
Entity <cmlt_11_2_515a5d7db7c97088> (Architecture <cmlt_11_2_515a5d7db7c97088_a>) compiled.
Entity <cmlt_11_2_5496cf9983a43407> compiled.
Entity <cmlt_11_2_5496cf9983a43407> (Architecture <cmlt_11_2_5496cf9983a43407_a>) compiled.
Entity <cmlt_11_2_9872e8b7ce5da253> compiled.
Entity <cmlt_11_2_9872e8b7ce5da253> (Architecture <cmlt_11_2_9872e8b7ce5da253_a>) compiled.
Entity <cntr_11_0_408dad9701d8fb61> compiled.
Entity <cntr_11_0_408dad9701d8fb61> (Architecture <cntr_11_0_408dad9701d8fb61_a>) compiled.
Entity <cntr_11_0_467594213c284489> compiled.
Entity <cntr_11_0_467594213c284489> (Architecture <cntr_11_0_467594213c284489_a>) compiled.
Entity <cntr_11_0_f08a9e8f3d5b5bdb> compiled.
Entity <cntr_11_0_f08a9e8f3d5b5bdb> (Architecture <cntr_11_0_f08a9e8f3d5b5bdb_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <xlcounter_limit_SIFT> compiled.
Entity <xlcounter_limit_SIFT> (Architecture <behavior>) compiled.
Entity <xlspram_SIFT> compiled.
Entity <xlspram_SIFT> (Architecture <behavior>) compiled.
Entity <xladdsub_SIFT> compiled.
Entity <xladdsub_SIFT> (Architecture <behavior>) compiled.
Entity <xlcmult_SIFT> compiled.
Entity <xlcmult_SIFT> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <constant_963ed6358a> compiled.
Entity <constant_963ed6358a> (Architecture <behavior>) compiled.
Entity <constant_109a05a45d> compiled.
Entity <constant_109a05a45d> (Architecture <behavior>) compiled.
Entity <constant_498bc68c14> compiled.
Entity <constant_498bc68c14> (Architecture <behavior>) compiled.
Entity <xlcounter_free_SIFT> compiled.
Entity <xlcounter_free_SIFT> (Architecture <behavior>) compiled.
Entity <xldpram_SIFT> compiled.
Entity <xldpram_SIFT> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <relational_0ffd72e037> compiled.
Entity <relational_0ffd72e037> (Architecture <behavior>) compiled.
Entity <relational_cef71be05b> compiled.
Entity <relational_cef71be05b> (Architecture <behavior>) compiled.
Entity <relational_ba5c6f1dfc> compiled.
Entity <relational_ba5c6f1dfc> (Architecture <behavior>) compiled.
Entity <constant_7fdf918d22> compiled.
Entity <constant_7fdf918d22> (Architecture <behavior>) compiled.
Entity <constant_a3923dd146> compiled.
Entity <constant_a3923dd146> (Architecture <behavior>) compiled.
Entity <relational_2147430058> compiled.
Entity <relational_2147430058> (Architecture <behavior>) compiled.
Entity <logical_691cfbc034> compiled.
Entity <logical_691cfbc034> (Architecture <behavior>) compiled.
Entity <logical_1045fb331f> compiled.
Entity <logical_1045fb331f> (Architecture <behavior>) compiled.
Entity <virtex2_line_buffer_entity_c1bb50b4d7> compiled.
Entity <virtex2_line_buffer_entity_c1bb50b4d7> (Architecture <structural>) compiled.
Entity <row11_entity_7d49ab9ec0> compiled.
Entity <row11_entity_7d49ab9ec0> (Architecture <structural>) compiled.
Entity <subsystem_entity_831c6341cb> compiled.
Entity <subsystem_entity_831c6341cb> (Architecture <structural>) compiled.
Entity <virtex_line_buffer_entity_a29e816750> compiled.
Entity <virtex_line_buffer_entity_a29e816750> (Architecture <structural>) compiled.
Entity <gaussian_filter_entity_75f41107d3> compiled.
Entity <gaussian_filter_entity_75f41107d3> (Architecture <structural>) compiled.
Entity <subsystem_entity_d161dbf7fc> compiled.
Entity <subsystem_entity_d161dbf7fc> (Architecture <structural>) compiled.
Entity <subsystem2_entity_9d437adc7b> compiled.
Entity <subsystem2_entity_9d437adc7b> (Architecture <structural>) compiled.
Entity <maxima_entity_f36dca9fb9> compiled.
Entity <maxima_entity_f36dca9fb9> (Architecture <structural>) compiled.
Entity <subsystem_entity_1998dcc4bb> compiled.
Entity <subsystem_entity_1998dcc4bb> (Architecture <structural>) compiled.
Entity <subsystem1_entity_632ff6b114> compiled.
Entity <subsystem1_entity_632ff6b114> (Architecture <structural>) compiled.
Entity <subsystem2_entity_2a6c0a7987> compiled.
Entity <subsystem2_entity_2a6c0a7987> (Architecture <structural>) compiled.
Entity <minima_entity_704bc545e6> compiled.
Entity <minima_entity_704bc545e6> (Architecture <structural>) compiled.
Entity <virtex_line_buffer_entity_16e10a05b3> compiled.
Entity <virtex_line_buffer_entity_16e10a05b3> (Architecture <structural>) compiled.
Entity <window_generator_entity_68334b248c> compiled.
Entity <window_generator_entity_68334b248c> (Architecture <structural>) compiled.
Entity <sift> compiled.
Entity <sift> (Architecture <structural>) compiled.
Compiling vhdl file "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver_SIFT> compiled.
Entity <default_clock_driver_SIFT> (Architecture <structural>) compiled.
Entity <sift_cw> compiled.
Entity <sift_cw> (Architecture <structural>) compiled.

Reading constraint file E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sift_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <default_clock_driver_SIFT> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sift> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 22
	b_arith = 1
	b_bin_pt = 0
	b_width = 22
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 23
	core_name0 = "addsb_11_0_ea646992679bcc81"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 23
	latency = 0
	mode = 1
	overflow = 2
	quantization = 2
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 8

Analyzing hierarchy for entity <gaussian_filter_entity_75f41107d3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_691cfbc034> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_1045fb331f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <maxima_entity_f36dca9fb9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <minima_entity_704bc545e6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <window_generator_entity_68334b248c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 20
	core_name0 = "addsb_11_0_30d1457599ad93f1"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 20
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 20

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 18
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 19
	core_name0 = "addsb_11_0_e25ad78e4233698a"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 19
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 19

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 19
	core_name0 = "addsb_11_0_e25ad78e4233698a"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 19
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 19

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 20
	b_arith = 1
	b_bin_pt = 0
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 21
	core_name0 = "addsb_11_0_c8834dcbd5945abc"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 21
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 21

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 21
	b_arith = 1
	b_bin_pt = 0
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 22
	core_name0 = "addsb_11_0_425ea38a5c924775"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 22
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 22

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 19

Analyzing hierarchy for entity <subsystem_entity_831c6341cb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <virtex2_line_buffer_entity_c1bb50b4d7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <virtex_line_buffer_entity_a29e816750> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem_entity_d161dbf7fc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem2_entity_9d437adc7b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem1_entity_632ff6b114> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem2_entity_2a6c0a7987> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem_entity_1998dcc4bb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 8

Analyzing hierarchy for entity <virtex_line_buffer_entity_16e10a05b3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 8
	b_arith = 1
	b_bin_pt = 0
	b_width = 8
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 9
	core_name0 = "addsb_11_0_d6c5b08d70f432d4"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 9
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 9

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 9
	b_arith = 1
	b_bin_pt = 0
	b_width = 9
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 10
	core_name0 = "addsb_11_0_7094c587598cfa37"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 10
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 10

Analyzing hierarchy for entity <xladdsub_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 1
	b_bin_pt = 0
	b_width = 10
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 11
	core_name0 = "addsb_11_0_7ae34980b4a72e6c"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 11
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 11

Analyzing hierarchy for entity <xlcmult_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_5496cf9983a43407"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0

Analyzing hierarchy for entity <xlcmult_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 11
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 11
	c_b_type = 1
	c_b_width = 8
	c_output_width = 19
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_515a5d7db7c97088"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 19
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0

Analyzing hierarchy for entity <xlcmult_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_4ff21534f5d532d3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0

Analyzing hierarchy for entity <xlcmult_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_9872e8b7ce5da253"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0

Analyzing hierarchy for entity <xlcmult_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 8
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 8
	c_b_type = 1
	c_b_width = 8
	c_output_width = 16
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_13bc97a43f38db15"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0

Analyzing hierarchy for entity <xlcmult_SIFT> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_3040979a47684d1c"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 10

Analyzing hierarchy for entity <row11_entity_7d49ab9ec0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit_SIFT> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 718
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_467594213c284489"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlspram_SIFT> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 8
	core_name0 = "bmg_72_6f9d105f6f5129b9"
	latency = 1

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_109a05a45d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_498bc68c14> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_SIFT> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_f08a9e8f3d5b5bdb"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldpram_SIFT> in library <work> (architecture <behavior>) with generics.
	c_address_width_a = 10
	c_address_width_b = 10
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 8
	c_width_b = 8
	core_name0 = "bmg_72_410b3d3227446c03"
	latency = 1

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 10
	init_value = "0000000000"

Analyzing hierarchy for entity <relational_0ffd72e037> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_cef71be05b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_ba5c6f1dfc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <constant_7fdf918d22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a3923dd146> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_SIFT> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_408dad9701d8fb61"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xldpram_SIFT> in library <work> (architecture <behavior>) with generics.
	c_address_width_a = 11
	c_address_width_b = 11
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 8
	c_width_b = 8
	core_name0 = "bmg_72_3e1ab284fecfe373"
	latency = 1

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 11
	init_value = "00000000000"

Analyzing hierarchy for entity <relational_2147430058> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <virtex2_line_buffer_entity_c1bb50b4d7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <virtex2_line_buffer_entity_c1bb50b4d7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <virtex2_line_buffer_entity_c1bb50b4d7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <virtex2_line_buffer_entity_c1bb50b4d7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000"
	latency = 1
	width = 10

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000"
	latency = 1
	width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit_SIFT> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 718
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_467594213c284489"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlspram_SIFT> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 8
	core_name0 = "bmg_72_6f9d105f6f5129b9"
	latency = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000"
	width = 10

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000"
	width = 11


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sift_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x217>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
    Set user-defined property "KEEP =  TRUE" for signal <persistentdff_inst_q> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <sift_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <sift_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <sift_cw>.
Entity <sift_cw> analyzed. Unit <sift_cw> generated.

Analyzing Entity <default_clock_driver_SIFT> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver_SIFT>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.vhd" line 378: Unconnected output port 'clr' of component 'xlclockdriver'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.vhd" line 378: Unconnected output port 'ce_logic' of component 'xlclockdriver'.
Entity <default_clock_driver_SIFT> analyzed. Unit <default_clock_driver_SIFT> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <sift> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9245: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9245: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9245: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9277: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9277: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9277: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9309: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9309: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9309: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9341: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9341: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9341: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9373: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9373: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 9373: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
Entity <sift> analyzed. Unit <sift> generated.

Analyzing generic Entity <xladdsub_SIFT.1> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 22
	b_arith = 1
	b_bin_pt = 0
	b_width = 22
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 23
	core_name0 = "addsb_11_0_ea646992679bcc81"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 23
	latency = 0
	mode = 1
	overflow = 2
	quantization = 2
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 8
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4551: Instantiating black box module <addsb_11_0_ea646992679bcc81>.
Entity <xladdsub_SIFT.1> analyzed. Unit <xladdsub_SIFT.1> generated.

Analyzing Entity <gaussian_filter_entity_75f41107d3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7195: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7195: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7195: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7227: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7227: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7227: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7259: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7259: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7259: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7291: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7291: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7291: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7323: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7323: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7323: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
Entity <gaussian_filter_entity_75f41107d3> analyzed. Unit <gaussian_filter_entity_75f41107d3> generated.

Analyzing generic Entity <xladdsub_SIFT.2> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 20
	core_name0 = "addsb_11_0_30d1457599ad93f1"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 20
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 20
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4519: Instantiating black box module <addsb_11_0_30d1457599ad93f1>.
Entity <xladdsub_SIFT.2> analyzed. Unit <xladdsub_SIFT.2> generated.

Analyzing generic Entity <xladdsub_SIFT.3> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 18
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 19
	core_name0 = "addsb_11_0_e25ad78e4233698a"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 19
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 19
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4527: Instantiating black box module <addsb_11_0_e25ad78e4233698a>.
Entity <xladdsub_SIFT.3> analyzed. Unit <xladdsub_SIFT.3> generated.

Analyzing generic Entity <xladdsub_SIFT.4> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 18
	b_arith = 1
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 19
	core_name0 = "addsb_11_0_e25ad78e4233698a"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 19
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 19
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4527: Instantiating black box module <addsb_11_0_e25ad78e4233698a>.
Entity <xladdsub_SIFT.4> analyzed. Unit <xladdsub_SIFT.4> generated.

Analyzing generic Entity <xladdsub_SIFT.5> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 20
	b_arith = 1
	b_bin_pt = 0
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 21
	core_name0 = "addsb_11_0_c8834dcbd5945abc"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 21
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 21
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4535: Instantiating black box module <addsb_11_0_c8834dcbd5945abc>.
Entity <xladdsub_SIFT.5> analyzed. Unit <xladdsub_SIFT.5> generated.

Analyzing generic Entity <xladdsub_SIFT.6> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 21
	b_arith = 1
	b_bin_pt = 0
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 22
	core_name0 = "addsb_11_0_425ea38a5c924775"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 22
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 22
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4543: Instantiating black box module <addsb_11_0_425ea38a5c924775>.
Entity <xladdsub_SIFT.6> analyzed. Unit <xladdsub_SIFT.6> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 19
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 19
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 19
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <subsystem_entity_831c6341cb> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6070: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6070: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6070: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6102: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6102: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6102: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6134: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6134: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6134: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6166: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6166: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6166: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6198: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6198: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6198: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6230: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6230: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6230: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6262: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6262: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6262: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6294: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6294: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6294: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6326: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6326: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6326: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6358: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6358: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6358: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6390: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6390: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6390: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6422: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6422: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6422: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6454: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6454: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6454: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6486: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6486: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6486: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6518: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6518: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6518: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6550: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6550: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6550: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6582: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6582: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6582: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6614: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6614: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6614: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6646: Unconnected input port 'c_in' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6646: Unconnected input port 'rst' of component 'xladdsub_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 6646: Unconnected output port 'c_out' of component 'xladdsub_SIFT'.
Entity <subsystem_entity_831c6341cb> analyzed. Unit <subsystem_entity_831c6341cb> generated.

Analyzing generic Entity <xladdsub_SIFT.7> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 8
	b_arith = 1
	b_bin_pt = 0
	b_width = 8
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 9
	core_name0 = "addsb_11_0_d6c5b08d70f432d4"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 9
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 9
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4495: Instantiating black box module <addsb_11_0_d6c5b08d70f432d4>.
Entity <xladdsub_SIFT.7> analyzed. Unit <xladdsub_SIFT.7> generated.

Analyzing generic Entity <xladdsub_SIFT.8> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 9
	b_arith = 1
	b_bin_pt = 0
	b_width = 9
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 10
	core_name0 = "addsb_11_0_7094c587598cfa37"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 10
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 10
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4503: Instantiating black box module <addsb_11_0_7094c587598cfa37>.
Entity <xladdsub_SIFT.8> analyzed. Unit <xladdsub_SIFT.8> generated.

Analyzing generic Entity <xladdsub_SIFT.9> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 1
	b_bin_pt = 0
	b_width = 10
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 11
	core_name0 = "addsb_11_0_7ae34980b4a72e6c"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 11
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 11
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 4511: Instantiating black box module <addsb_11_0_7ae34980b4a72e6c>.
Entity <xladdsub_SIFT.9> analyzed. Unit <xladdsub_SIFT.9> generated.

Analyzing generic Entity <xlcmult_SIFT.1> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_5496cf9983a43407"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcmult_SIFT.1>.
Entity <xlcmult_SIFT.1> analyzed. Unit <xlcmult_SIFT.1> generated.

Analyzing generic Entity <xlcmult_SIFT.2> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 11
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 11
	c_b_type = 1
	c_b_width = 8
	c_output_width = 19
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_515a5d7db7c97088"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 19
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcmult_SIFT.2>.
Entity <xlcmult_SIFT.2> analyzed. Unit <xlcmult_SIFT.2> generated.

Analyzing generic Entity <xlcmult_SIFT.3> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_4ff21534f5d532d3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcmult_SIFT.3>.
Entity <xlcmult_SIFT.3> analyzed. Unit <xlcmult_SIFT.3> generated.

Analyzing generic Entity <xlcmult_SIFT.4> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_9872e8b7ce5da253"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcmult_SIFT.4>.
Entity <xlcmult_SIFT.4> analyzed. Unit <xlcmult_SIFT.4> generated.

Analyzing generic Entity <xlcmult_SIFT.5> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 8
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 8
	c_b_type = 1
	c_b_width = 8
	c_output_width = 16
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_13bc97a43f38db15"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcmult_SIFT.5>.
Entity <xlcmult_SIFT.5> analyzed. Unit <xlcmult_SIFT.5> generated.

Analyzing generic Entity <xlcmult_SIFT.6> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 10
	b_arith = 2
	b_bin_pt = 0
	b_width = 4
	c_a_type = 1
	c_a_width = 10
	c_b_type = 1
	c_b_width = 8
	c_output_width = 18
	c_type = 0
	const_bin_pt = 1
	core_name0 = "cmlt_11_2_3040979a47684d1c"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 1
	overflow = 1
	p_arith = 1
	p_bin_pt = 0
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	zero_const = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcmult_SIFT.6>.
Entity <xlcmult_SIFT.6> analyzed. Unit <xlcmult_SIFT.6> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 10
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 10
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 10
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 8
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3689: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <row11_entity_7d49ab9ec0> in library <work> (Architecture <structural>).
Entity <row11_entity_7d49ab9ec0> analyzed. Unit <row11_entity_7d49ab9ec0> generated.

Analyzing Entity <virtex2_line_buffer_entity_c1bb50b4d7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 5864: Unconnected input port 'up' of component 'xlcounter_limit_SIFT' is tied to default value.
Entity <virtex2_line_buffer_entity_c1bb50b4d7> analyzed. Unit <virtex2_line_buffer_entity_c1bb50b4d7> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing generic Entity <xlcounter_limit_SIFT> in library <work> (Architecture <behavior>).
	cnt_15_0 = 718
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_467594213c284489"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit_SIFT>.
Entity <xlcounter_limit_SIFT> analyzed. Unit <xlcounter_limit_SIFT> generated.

Analyzing generic Entity <xlspram_SIFT> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 8
	core_name0 = "bmg_72_6f9d105f6f5129b9"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram_SIFT>.
Entity <xlspram_SIFT> analyzed. Unit <xlspram_SIFT> generated.

Analyzing Entity <virtex_line_buffer_entity_a29e816750> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7084: Unconnected input port 'up' of component 'xlcounter_free_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 7101: Unconnected output port 'doutb' of component 'xldpram_SIFT'.
Entity <virtex_line_buffer_entity_a29e816750> analyzed. Unit <virtex_line_buffer_entity_a29e816750> generated.

Analyzing Entity <constant_963ed6358a> in library <work> (Architecture <behavior>).
Entity <constant_963ed6358a> analyzed. Unit <constant_963ed6358a> generated.

Analyzing Entity <constant_109a05a45d> in library <work> (Architecture <behavior>).
Entity <constant_109a05a45d> analyzed. Unit <constant_109a05a45d> generated.

Analyzing Entity <constant_498bc68c14> in library <work> (Architecture <behavior>).
Entity <constant_498bc68c14> analyzed. Unit <constant_498bc68c14> generated.

Analyzing generic Entity <xlcounter_free_SIFT.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_f08a9e8f3d5b5bdb"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free_SIFT.1>.
Entity <xlcounter_free_SIFT.1> analyzed. Unit <xlcounter_free_SIFT.1> generated.

Analyzing generic Entity <xldpram_SIFT.1> in library <work> (Architecture <behavior>).
	c_address_width_a = 10
	c_address_width_b = 10
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 8
	c_width_b = 8
	core_name0 = "bmg_72_410b3d3227446c03"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xldpram_SIFT.1>.
Entity <xldpram_SIFT.1> analyzed. Unit <xldpram_SIFT.1> generated.

Analyzing generic Entity <xlregister.1> in library <work> (Architecture <behavior>).
	d_width = 10
	init_value = "0000000000"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000"
	latency = 1
	width = 10
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000"
	width = 10
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing Entity <relational_0ffd72e037> in library <work> (Architecture <behavior>).
Entity <relational_0ffd72e037> analyzed. Unit <relational_0ffd72e037> generated.

Analyzing Entity <logical_691cfbc034> in library <work> (Architecture <behavior>).
Entity <logical_691cfbc034> analyzed. Unit <logical_691cfbc034> generated.

Analyzing Entity <logical_1045fb331f> in library <work> (Architecture <behavior>).
Entity <logical_1045fb331f> analyzed. Unit <logical_1045fb331f> generated.

Analyzing Entity <maxima_entity_f36dca9fb9> in library <work> (Architecture <structural>).
Entity <maxima_entity_f36dca9fb9> analyzed. Unit <maxima_entity_f36dca9fb9> generated.

Analyzing Entity <subsystem_entity_d161dbf7fc> in library <work> (Architecture <structural>).
Entity <subsystem_entity_d161dbf7fc> analyzed. Unit <subsystem_entity_d161dbf7fc> generated.

Analyzing Entity <relational_cef71be05b> in library <work> (Architecture <behavior>).
Entity <relational_cef71be05b> analyzed. Unit <relational_cef71be05b> generated.

Analyzing Entity <subsystem2_entity_9d437adc7b> in library <work> (Architecture <structural>).
Entity <subsystem2_entity_9d437adc7b> analyzed. Unit <subsystem2_entity_9d437adc7b> generated.

Analyzing Entity <minima_entity_704bc545e6> in library <work> (Architecture <structural>).
Entity <minima_entity_704bc545e6> analyzed. Unit <minima_entity_704bc545e6> generated.

Analyzing Entity <subsystem1_entity_632ff6b114> in library <work> (Architecture <structural>).
Entity <subsystem1_entity_632ff6b114> analyzed. Unit <subsystem1_entity_632ff6b114> generated.

Analyzing Entity <relational_ba5c6f1dfc> in library <work> (Architecture <behavior>).
Entity <relational_ba5c6f1dfc> analyzed. Unit <relational_ba5c6f1dfc> generated.

Analyzing Entity <subsystem2_entity_2a6c0a7987> in library <work> (Architecture <structural>).
Entity <subsystem2_entity_2a6c0a7987> analyzed. Unit <subsystem2_entity_2a6c0a7987> generated.

Analyzing Entity <subsystem_entity_1998dcc4bb> in library <work> (Architecture <structural>).
Entity <subsystem_entity_1998dcc4bb> analyzed. Unit <subsystem_entity_1998dcc4bb> generated.

Analyzing Entity <window_generator_entity_68334b248c> in library <work> (Architecture <structural>).
Entity <window_generator_entity_68334b248c> analyzed. Unit <window_generator_entity_68334b248c> generated.

Analyzing Entity <virtex_line_buffer_entity_16e10a05b3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 8824: Unconnected input port 'up' of component 'xlcounter_free_SIFT' is tied to default value.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 8841: Unconnected output port 'doutb' of component 'xldpram_SIFT'.
Entity <virtex_line_buffer_entity_16e10a05b3> analyzed. Unit <virtex_line_buffer_entity_16e10a05b3> generated.

Analyzing Entity <constant_7fdf918d22> in library <work> (Architecture <behavior>).
Entity <constant_7fdf918d22> analyzed. Unit <constant_7fdf918d22> generated.

Analyzing Entity <constant_a3923dd146> in library <work> (Architecture <behavior>).
Entity <constant_a3923dd146> analyzed. Unit <constant_a3923dd146> generated.

Analyzing generic Entity <xlcounter_free_SIFT.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_408dad9701d8fb61"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free_SIFT.2>.
Entity <xlcounter_free_SIFT.2> analyzed. Unit <xlcounter_free_SIFT.2> generated.

Analyzing generic Entity <xldpram_SIFT.2> in library <work> (Architecture <behavior>).
	c_address_width_a = 11
	c_address_width_b = 11
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 8
	c_width_b = 8
	core_name0 = "bmg_72_3e1ab284fecfe373"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xldpram_SIFT.2>.
Entity <xldpram_SIFT.2> analyzed. Unit <xldpram_SIFT.2> generated.

Analyzing generic Entity <xlregister.2> in library <work> (Architecture <behavior>).
	d_width = 11
	init_value = "00000000000"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000"
	latency = 1
	width = 11
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000"
	width = 11
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd" line 3911: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing Entity <relational_2147430058> in library <work> (Architecture <behavior>).
Entity <relational_2147430058> analyzed. Unit <relational_2147430058> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <logical_691cfbc034>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <logical_691cfbc034> synthesized.


Synthesizing Unit <logical_1045fb331f>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <logical_1045fb331f> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <constant_963ed6358a>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_963ed6358a> synthesized.


Synthesizing Unit <constant_109a05a45d>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_109a05a45d> synthesized.


Synthesizing Unit <constant_498bc68c14>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_498bc68c14> synthesized.


Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.


Synthesizing Unit <relational_cef71be05b>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 8-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_cef71be05b> synthesized.


Synthesizing Unit <relational_ba5c6f1dfc>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 8-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_ba5c6f1dfc> synthesized.


Synthesizing Unit <constant_7fdf918d22>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7fdf918d22> synthesized.


Synthesizing Unit <constant_a3923dd146>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a3923dd146> synthesized.


Synthesizing Unit <relational_2147430058>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_2147430058> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <xladdsub_SIFT_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_1> synthesized.


Synthesizing Unit <xladdsub_SIFT_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_2> synthesized.


Synthesizing Unit <xladdsub_SIFT_3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_3> synthesized.


Synthesizing Unit <xladdsub_SIFT_4>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_4> synthesized.


Synthesizing Unit <xladdsub_SIFT_5>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_5> synthesized.


Synthesizing Unit <xladdsub_SIFT_6>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_6> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <xladdsub_SIFT_7>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_7> synthesized.


Synthesizing Unit <xladdsub_SIFT_8>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_8> synthesized.


Synthesizing Unit <xladdsub_SIFT_9>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_SIFT_9> synthesized.


Synthesizing Unit <xlcmult_SIFT_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcmult_SIFT_1> synthesized.


Synthesizing Unit <xlcmult_SIFT_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcmult_SIFT_2> synthesized.


Synthesizing Unit <xlcmult_SIFT_3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcmult_SIFT_3> synthesized.


Synthesizing Unit <xlcmult_SIFT_4>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcmult_SIFT_4> synthesized.


Synthesizing Unit <xlcmult_SIFT_5>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcmult_SIFT_5> synthesized.


Synthesizing Unit <xlcmult_SIFT_6>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcmult_SIFT_6> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <xlcounter_limit_SIFT>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 4103.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_SIFT> synthesized.


Synthesizing Unit <xlspram_SIFT>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_SIFT> synthesized.


Synthesizing Unit <xlcounter_free_SIFT_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_SIFT_1> synthesized.


Synthesizing Unit <xldpram_SIFT_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:646 - Signal <sinitb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sinita> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldpram_SIFT_1> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <subsystem_entity_d161dbf7fc>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <subsystem_entity_d161dbf7fc> synthesized.


Synthesizing Unit <subsystem2_entity_9d437adc7b>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <subsystem2_entity_9d437adc7b> synthesized.


Synthesizing Unit <subsystem1_entity_632ff6b114>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <subsystem1_entity_632ff6b114> synthesized.


Synthesizing Unit <subsystem2_entity_2a6c0a7987>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <subsystem2_entity_2a6c0a7987> synthesized.


Synthesizing Unit <subsystem_entity_1998dcc4bb>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <subsystem_entity_1998dcc4bb> synthesized.


Synthesizing Unit <xlcounter_free_SIFT_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_SIFT_2> synthesized.


Synthesizing Unit <xldpram_SIFT_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:646 - Signal <sinitb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sinita> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldpram_SIFT_2> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <maxima_entity_f36dca9fb9>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <maxima_entity_f36dca9fb9> synthesized.


Synthesizing Unit <minima_entity_704bc545e6>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <minima_entity_704bc545e6> synthesized.


Synthesizing Unit <virtex2_line_buffer_entity_c1bb50b4d7>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <virtex2_line_buffer_entity_c1bb50b4d7> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_2> synthesized.


Synthesizing Unit <row11_entity_7d49ab9ec0>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <row11_entity_7d49ab9ec0> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <default_clock_driver_SIFT>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.vhd".
Unit <default_clock_driver_SIFT> synthesized.


Synthesizing Unit <subsystem_entity_831c6341cb>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <subsystem_entity_831c6341cb> synthesized.


Synthesizing Unit <virtex_line_buffer_entity_a29e816750>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <virtex_line_buffer_entity_a29e816750> synthesized.


Synthesizing Unit <virtex_line_buffer_entity_16e10a05b3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <virtex_line_buffer_entity_16e10a05b3> synthesized.


Synthesizing Unit <gaussian_filter_entity_75f41107d3>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <gaussian_filter_entity_75f41107d3> synthesized.


Synthesizing Unit <window_generator_entity_68334b248c>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <window_generator_entity_68334b248c> synthesized.


Synthesizing Unit <sift>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift.vhd".
Unit <sift> synthesized.


Synthesizing Unit <sift_cw>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sift_cw> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 111
 1-bit register                                        : 104
 8-bit register                                        : 7
# Comparators                                          : 258
 10-bit comparator equal                               : 144
 11-bit comparator equal                               : 10
 8-bit comparator greater                              : 52
 8-bit comparator less                                 : 52

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical1> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical2> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
INFO:Xst:2261 - The FF/Latch <latency_pipe_5_26_0_1> in Unit <logical3> is equivalent to the following 6 FFs/Latches, which will be removed : <latency_pipe_5_26_0_2> <latency_pipe_5_26_0_3> <latency_pipe_5_26_0_4> <latency_pipe_5_26_0_5> <latency_pipe_5_26_0_6> <latency_pipe_5_26_0_7> 
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 973
 Flip-Flops                                            : 973
# Comparators                                          : 258
 10-bit comparator equal                               : 144
 11-bit comparator equal                               : 10
 8-bit comparator greater                              : 52
 8-bit comparator less                                 : 52

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <sift>: instances <maxima1_905a1e75b5>, <maxima_f36dca9fb9> of unit <maxima_entity_f36dca9fb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sift>: instances <minima1_14bf128444>, <minima_704bc545e6> of unit <minima_entity_704bc545e6> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <latency_pipe_5_26_0_1> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_2> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_3> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_4> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_5> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_6> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <latency_pipe_5_26_0_7> has a constant value of 0 in block <logical_691cfbc034>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sift_cw> ...

Optimizing unit <logical_1045fb331f> ...

Optimizing unit <xladdsub_SIFT_1> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <subsystem_entity_d161dbf7fc> ...

Optimizing unit <subsystem2_entity_9d437adc7b> ...

Optimizing unit <subsystem1_entity_632ff6b114> ...

Optimizing unit <subsystem2_entity_2a6c0a7987> ...

Optimizing unit <subsystem_entity_1998dcc4bb> ...

Optimizing unit <subsystem_entity_831c6341cb> ...

Optimizing unit <window_generator_entity_68334b248c> ...

Optimizing unit <sift> ...
INFO:Xst:2261 - The FF/Latch <logical1/latency_pipe_5_26_0_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <logical/latency_pipe_5_26_0_0> 
INFO:Xst:2261 - The FF/Latch <logical3/latency_pipe_5_26_0_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <logical2/latency_pipe_5_26_0_0> 
INFO:Xst:2261 - The FF/Latch <logical1/latency_pipe_5_26_0_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <logical/latency_pipe_5_26_0_0> 
INFO:Xst:2261 - The FF/Latch <logical3/latency_pipe_5_26_0_0> in Unit <sift> is equivalent to the following FF/Latch, which will be removed : <logical2/latency_pipe_5_26_0_0> 
WARNING:Xst:1293 - FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_7> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_6> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_5> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_4> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_3> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_2> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical6/latency_pipe_5_26_0_1> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_7> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_6> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_5> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_4> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_3> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_2> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical5/latency_pipe_5_26_0_1> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_7> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_6> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_5> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_4> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_3> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_2> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sift_x0/logical4/latency_pipe_5_26_0_1> has a constant value of 0 in block <sift_cw>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Annotating constraints using XCF file 'E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/sift_cw.xcf'
XCF parsing done.
WARNING:Xst:2173 - Found black boxes on which forward tracing can not be performed on edge 'clk':
 persistentdff_inst sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer1_6c9c96ca56/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer1_6c9c96ca56/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer2_4cda2725d8/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer2_4cda2725d8/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer_4f81118249/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex2_line_buffer_4f81118249/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex_line_buffer_a29e816750/dual_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/virtex_line_buffer_a29e816750/counter1/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter1_59aae9082e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter2_360262754e/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter3_ebf74f7686/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter4_2106171b83/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter5_7c41ae8701/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row9_4c6a599104/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row8_8879eae491/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row7_1c9d142e39/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row6_007da3360f/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer1_2684fcf86b/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer2_a40a7821c7/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer3_60743c0a43/single_port_ram/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/counter2/comp0.core_instance0 sift_x0/gaussian_filter_75f41107d3/subsystem_831c6341cb/row11_7d49ab9ec0/virtex2_line_buffer_c1bb50b4d7/single_port_ram/comp0.core_instance0 sift_x0/window_generator_68334b248c/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator_68334b248c/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator_68334b248c/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator_68334b248c/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator4_1238959b71/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator3_a4dba0e85a/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator2_5df1ec7872/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer_16e10a05b3/counter1/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer_16e10a05b3/dual_port_ram/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer1_716e9e469b/counter1/comp1.core_instance1 sift_x0/window_generator1_77d7170cd1/virtex_line_buffer1_716e9e469b/dual_port_ram/comp1.core_instance1
WARNING:Xst:2174 - These might be cores which have not been read
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sift_cw, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 870
 Flip-Flops                                            : 870

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sift_cw.ngr
Top Level Output File Name         : sift_cw
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 620
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 40
#      LUT5                        : 233
#      LUT6                        : 308
#      MUXF7                       : 36
#      VCC                         : 1
# FlipFlops/Latches                : 870
#      FDE                         : 699
#      FDRE                        : 171
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
# Others                           : 495
#      addsb_11_0_30d1457599ad93f1 : 6
#      addsb_11_0_425ea38a5c924775 : 6
#      addsb_11_0_7094c587598cfa37 : 36
#      addsb_11_0_7ae34980b4a72e6c : 6
#      addsb_11_0_c8834dcbd5945abc : 6
#      addsb_11_0_d6c5b08d70f432d4 : 72
#      addsb_11_0_e25ad78e4233698a : 12
#      addsb_11_0_ea646992679bcc81 : 5
#      bmg_72_3e1ab284fecfe373     : 10
#      bmg_72_410b3d3227446c03     : 6
#      bmg_72_6f9d105f6f5129b9     : 138
#      cmlt_11_2_13bc97a43f38db15  : 6
#      cmlt_11_2_3040979a47684d1c  : 6
#      cmlt_11_2_4ff21534f5d532d3  : 6
#      cmlt_11_2_515a5d7db7c97088  : 6
#      cmlt_11_2_5496cf9983a43407  : 6
#      cmlt_11_2_9872e8b7ce5da253  : 6
#      cntr_11_0_408dad9701d8fb61  : 10
#      cntr_11_0_467594213c284489  : 138
#      cntr_11_0_f08a9e8f3d5b5bdb  : 6
#      TIMESPEC                    : 1
#      xlpersistentdff             : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             870  out of  32640     2%  
 Number of Slice LUTs:                  582  out of  32640     1%  
    Number used as Logic:               582  out of  32640     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1144
   Number with an unused Flip Flop:     274  out of   1144    23%  
   Number with an unused LUT:           562  out of   1144    49%  
   Number of fully used LUT-FF pairs:   308  out of   1144    26%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    480     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 870   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.193ns (Maximum Frequency: 313.185MHz)
   Minimum input arrival time before clock: 6.617ns
   Maximum output required time after clock: 3.259ns
   Maximum combinational path delay: 1.742ns

=========================================================================
Timing constraint: TS_clk_55e9a606 = PERIOD TIMEGRP "clk_55e9a606" 10 nS HIGH 5 nS
  Clock period: 3.193ns (frequency: 313.185MHz)
  Total number of paths / destination ports: 572 / 161
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  6.825ns
  Source:               sift_x0/window_generator2_5df1ec7872/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/op_mem_32_22_0 (FF)
  Data Path Delay:      3.193ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: sift_x0/window_generator2_5df1ec7872/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF) to sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/op_mem_32_22_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.471   1.080  sift_x0/window_generator2_5df1ec7872/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2 (sift_x0/delay_q_net_x14(2))
     LUT6:I0->O            1   0.094   0.336  sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/result_16_3_rel2 (sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/result_16_3_rel1)
     MUXF7:S->O            1   0.329   0.789  sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/result_16_3_rel1 (sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/result_16_3_rel2)
     LUT5:I1->O            1   0.094   0.000  sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/result_16_3_rel21 (sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/result_16_3_rel)
     FDE:D                    -0.018          sift_x0/minima1_14bf128444/subsystem_1998dcc4bb/relational/op_mem_32_22_0
    ----------------------------------------
    Total                      3.193ns (0.988ns logic, 2.205ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.44 secs
 
--> 

Total memory usage is 4646160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  451 (   0 filtered)
Number of infos    :    8 (   0 filtered)

