
smart_coaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000778c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08007940  08007940  00017940  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d3c  08007d3c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007d3c  08007d3c  00017d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d44  08007d44  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d44  08007d44  00017d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d48  08007d48  00017d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007d4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000001c8  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003a4  200003a4  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011fd0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028ff  00000000  00000000  000321dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc8  00000000  00000000  00034ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e98  00000000  00000000  00035aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025847  00000000  00000000  00036940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001382c  00000000  00000000  0005c187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de4a5  00000000  00000000  0006f9b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014de58  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005188  00000000  00000000  0014deac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007924 	.word	0x08007924

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	08007924 	.word	0x08007924

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bdc:	f000 b96e 	b.w	8000ebc <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468c      	mov	ip, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f040 8083 	bne.w	8000d0e <__udivmoddi4+0x116>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d947      	bls.n	8000c9e <__udivmoddi4+0xa6>
 8000c0e:	fab2 f282 	clz	r2, r2
 8000c12:	b142      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	f1c2 0020 	rsb	r0, r2, #32
 8000c18:	fa24 f000 	lsr.w	r0, r4, r0
 8000c1c:	4091      	lsls	r1, r2
 8000c1e:	4097      	lsls	r7, r2
 8000c20:	ea40 0c01 	orr.w	ip, r0, r1
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c30:	fa1f fe87 	uxth.w	lr, r7
 8000c34:	fb08 c116 	mls	r1, r8, r6, ip
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c4a:	f080 8119 	bcs.w	8000e80 <__udivmoddi4+0x288>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8116 	bls.w	8000e80 <__udivmoddi4+0x288>
 8000c54:	3e02      	subs	r6, #2
 8000c56:	443b      	add	r3, r7
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c60:	fb08 3310 	mls	r3, r8, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c6c:	45a6      	cmp	lr, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	193c      	adds	r4, r7, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c76:	f080 8105 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c7a:	45a6      	cmp	lr, r4
 8000c7c:	f240 8102 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c80:	3802      	subs	r0, #2
 8000c82:	443c      	add	r4, r7
 8000c84:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c88:	eba4 040e 	sub.w	r4, r4, lr
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	b11d      	cbz	r5, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c5 4300 	strd	r4, r3, [r5]
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	b902      	cbnz	r2, 8000ca2 <__udivmoddi4+0xaa>
 8000ca0:	deff      	udf	#255	; 0xff
 8000ca2:	fab2 f282 	clz	r2, r2
 8000ca6:	2a00      	cmp	r2, #0
 8000ca8:	d150      	bne.n	8000d4c <__udivmoddi4+0x154>
 8000caa:	1bcb      	subs	r3, r1, r7
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f f887 	uxth.w	r8, r7
 8000cb4:	2601      	movs	r6, #1
 8000cb6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cba:	0c21      	lsrs	r1, r4, #16
 8000cbc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	d907      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000ccc:	1879      	adds	r1, r7, r1
 8000cce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0xe2>
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	f200 80e9 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000cda:	4684      	mov	ip, r0
 8000cdc:	1ac9      	subs	r1, r1, r3
 8000cde:	b2a3      	uxth	r3, r4
 8000ce0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ce8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cec:	fb08 f800 	mul.w	r8, r8, r0
 8000cf0:	45a0      	cmp	r8, r4
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x10c>
 8000cf4:	193c      	adds	r4, r7, r4
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x10a>
 8000cfc:	45a0      	cmp	r8, r4
 8000cfe:	f200 80d9 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d02:	4618      	mov	r0, r3
 8000d04:	eba4 0408 	sub.w	r4, r4, r8
 8000d08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d0c:	e7bf      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x12e>
 8000d12:	2d00      	cmp	r5, #0
 8000d14:	f000 80b1 	beq.w	8000e7a <__udivmoddi4+0x282>
 8000d18:	2600      	movs	r6, #0
 8000d1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d1e:	4630      	mov	r0, r6
 8000d20:	4631      	mov	r1, r6
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f683 	clz	r6, r3
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d14a      	bne.n	8000dc4 <__udivmoddi4+0x1cc>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0x140>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80b8 	bhi.w	8000ea8 <__udivmoddi4+0x2b0>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	468c      	mov	ip, r1
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d0a8      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000d46:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d4a:	e7a5      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000d4c:	f1c2 0320 	rsb	r3, r2, #32
 8000d50:	fa20 f603 	lsr.w	r6, r0, r3
 8000d54:	4097      	lsls	r7, r2
 8000d56:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5e:	40d9      	lsrs	r1, r3
 8000d60:	4330      	orrs	r0, r6
 8000d62:	0c03      	lsrs	r3, r0, #16
 8000d64:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d68:	fa1f f887 	uxth.w	r8, r7
 8000d6c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb06 f108 	mul.w	r1, r6, r8
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x19c>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d86:	f080 808d 	bcs.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 808a 	bls.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b281      	uxth	r1, r0
 8000d98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb00 f308 	mul.w	r3, r0, r8
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x1c4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000db2:	d273      	bcs.n	8000e9c <__udivmoddi4+0x2a4>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d971      	bls.n	8000e9c <__udivmoddi4+0x2a4>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4439      	add	r1, r7
 8000dbc:	1acb      	subs	r3, r1, r3
 8000dbe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dc2:	e778      	b.n	8000cb6 <__udivmoddi4+0xbe>
 8000dc4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dc8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dcc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dd0:	431c      	orrs	r4, r3
 8000dd2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dd6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dda:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dde:	fa21 f10c 	lsr.w	r1, r1, ip
 8000de2:	431f      	orrs	r7, r3
 8000de4:	0c3b      	lsrs	r3, r7, #16
 8000de6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dea:	fa1f f884 	uxth.w	r8, r4
 8000dee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000df2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000df6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dfa:	458a      	cmp	sl, r1
 8000dfc:	fa02 f206 	lsl.w	r2, r2, r6
 8000e00:	fa00 f306 	lsl.w	r3, r0, r6
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x220>
 8000e06:	1861      	adds	r1, r4, r1
 8000e08:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e0c:	d248      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e0e:	458a      	cmp	sl, r1
 8000e10:	d946      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4421      	add	r1, r4
 8000e18:	eba1 010a 	sub.w	r1, r1, sl
 8000e1c:	b2bf      	uxth	r7, r7
 8000e1e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e22:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e26:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e2a:	fb00 f808 	mul.w	r8, r0, r8
 8000e2e:	45b8      	cmp	r8, r7
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x24a>
 8000e32:	19e7      	adds	r7, r4, r7
 8000e34:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e38:	d22e      	bcs.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3a:	45b8      	cmp	r8, r7
 8000e3c:	d92c      	bls.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4427      	add	r7, r4
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	eba7 0708 	sub.w	r7, r7, r8
 8000e4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4e:	454f      	cmp	r7, r9
 8000e50:	46c6      	mov	lr, r8
 8000e52:	4649      	mov	r1, r9
 8000e54:	d31a      	bcc.n	8000e8c <__udivmoddi4+0x294>
 8000e56:	d017      	beq.n	8000e88 <__udivmoddi4+0x290>
 8000e58:	b15d      	cbz	r5, 8000e72 <__udivmoddi4+0x27a>
 8000e5a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e5e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e62:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e66:	40f2      	lsrs	r2, r6
 8000e68:	ea4c 0202 	orr.w	r2, ip, r2
 8000e6c:	40f7      	lsrs	r7, r6
 8000e6e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e72:	2600      	movs	r6, #0
 8000e74:	4631      	mov	r1, r6
 8000e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e70b      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e9      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6fd      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e88:	4543      	cmp	r3, r8
 8000e8a:	d2e5      	bcs.n	8000e58 <__udivmoddi4+0x260>
 8000e8c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e90:	eb69 0104 	sbc.w	r1, r9, r4
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7df      	b.n	8000e58 <__udivmoddi4+0x260>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e7d2      	b.n	8000e42 <__udivmoddi4+0x24a>
 8000e9c:	4660      	mov	r0, ip
 8000e9e:	e78d      	b.n	8000dbc <__udivmoddi4+0x1c4>
 8000ea0:	4681      	mov	r9, r0
 8000ea2:	e7b9      	b.n	8000e18 <__udivmoddi4+0x220>
 8000ea4:	4666      	mov	r6, ip
 8000ea6:	e775      	b.n	8000d94 <__udivmoddi4+0x19c>
 8000ea8:	4630      	mov	r0, r6
 8000eaa:	e74a      	b.n	8000d42 <__udivmoddi4+0x14a>
 8000eac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb0:	4439      	add	r1, r7
 8000eb2:	e713      	b.n	8000cdc <__udivmoddi4+0xe4>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	e724      	b.n	8000d04 <__udivmoddi4+0x10c>
 8000eba:	bf00      	nop

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <MX_GPIO_Init>:
     PB6   ------> FMC_SDNE1
     PE0   ------> FMC_NBL0
     PE1   ------> FMC_NBL1
*/
void MX_GPIO_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08e      	sub	sp, #56	; 0x38
 8000ec4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	623b      	str	r3, [r7, #32]
 8000eda:	4bb2      	ldr	r3, [pc, #712]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	4ab1      	ldr	r2, [pc, #708]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000ee0:	f043 0310 	orr.w	r3, r3, #16
 8000ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee6:	4baf      	ldr	r3, [pc, #700]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	f003 0310 	and.w	r3, r3, #16
 8000eee:	623b      	str	r3, [r7, #32]
 8000ef0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
 8000ef6:	4bab      	ldr	r3, [pc, #684]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	4aaa      	ldr	r2, [pc, #680]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000efc:	f043 0304 	orr.w	r3, r3, #4
 8000f00:	6313      	str	r3, [r2, #48]	; 0x30
 8000f02:	4ba8      	ldr	r3, [pc, #672]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	f003 0304 	and.w	r3, r3, #4
 8000f0a:	61fb      	str	r3, [r7, #28]
 8000f0c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61bb      	str	r3, [r7, #24]
 8000f12:	4ba4      	ldr	r3, [pc, #656]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	4aa3      	ldr	r2, [pc, #652]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f18:	f043 0320 	orr.w	r3, r3, #32
 8000f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1e:	4ba1      	ldr	r3, [pc, #644]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	f003 0320 	and.w	r3, r3, #32
 8000f26:	61bb      	str	r3, [r7, #24]
 8000f28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	4b9d      	ldr	r3, [pc, #628]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	4a9c      	ldr	r2, [pc, #624]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f38:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3a:	4b9a      	ldr	r3, [pc, #616]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	4b96      	ldr	r3, [pc, #600]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	4a95      	ldr	r2, [pc, #596]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6313      	str	r3, [r2, #48]	; 0x30
 8000f56:	4b93      	ldr	r3, [pc, #588]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	4b8f      	ldr	r3, [pc, #572]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	4a8e      	ldr	r2, [pc, #568]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f6c:	f043 0302 	orr.w	r3, r3, #2
 8000f70:	6313      	str	r3, [r2, #48]	; 0x30
 8000f72:	4b8c      	ldr	r3, [pc, #560]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	4b88      	ldr	r3, [pc, #544]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	4a87      	ldr	r2, [pc, #540]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8e:	4b85      	ldr	r3, [pc, #532]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	4b81      	ldr	r3, [pc, #516]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	4a80      	ldr	r2, [pc, #512]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000fa4:	f043 0308 	orr.w	r3, r3, #8
 8000fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000faa:	4b7e      	ldr	r3, [pc, #504]	; (80011a4 <MX_GPIO_Init+0x2e4>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2140      	movs	r1, #64	; 0x40
 8000fba:	487b      	ldr	r0, [pc, #492]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8000fbc:	f001 fb1a 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2116      	movs	r1, #22
 8000fc4:	4879      	ldr	r0, [pc, #484]	; (80011ac <MX_GPIO_Init+0x2ec>)
 8000fc6:	f001 fb15 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2180      	movs	r1, #128	; 0x80
 8000fce:	4878      	ldr	r0, [pc, #480]	; (80011b0 <MX_GPIO_Init+0x2f0>)
 8000fd0:	f001 fb10 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000fda:	4876      	ldr	r0, [pc, #472]	; (80011b4 <MX_GPIO_Init+0x2f4>)
 8000fdc:	f001 fb0a 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000fe6:	4874      	ldr	r0, [pc, #464]	; (80011b8 <MX_GPIO_Init+0x2f8>)
 8000fe8:	f001 fb04 	bl	80025f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8000fec:	2340      	movs	r3, #64	; 0x40
 8000fee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8000ffc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001000:	4619      	mov	r1, r3
 8001002:	4869      	ldr	r0, [pc, #420]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 8001004:	f001 f94a 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = A2_Pin|A3_Pin|A5_Pin|SDNRAS_Pin
 8001008:	f64f 032c 	movw	r3, #63532	; 0xf82c
 800100c:	627b      	str	r3, [r7, #36]	; 0x24
                          |A6_Pin|A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100e:	2302      	movs	r3, #2
 8001010:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001016:	2303      	movs	r3, #3
 8001018:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800101a:	230c      	movs	r3, #12
 800101c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800101e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001022:	4619      	mov	r1, r3
 8001024:	4865      	ldr	r0, [pc, #404]	; (80011bc <MX_GPIO_Init+0x2fc>)
 8001026:	f001 f939 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esnes_pmet_Pin;
 800102a:	2310      	movs	r3, #16
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800102e:	2300      	movs	r3, #0
 8001030:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001032:	2301      	movs	r3, #1
 8001034:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(esnes_pmet_GPIO_Port, &GPIO_InitStruct);
 8001036:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800103a:	4619      	mov	r1, r3
 800103c:	485f      	ldr	r0, [pc, #380]	; (80011bc <MX_GPIO_Init+0x2fc>)
 800103e:	f001 f92d 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001042:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001046:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001048:	2302      	movs	r3, #2
 800104a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2300      	movs	r3, #0
 8001052:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001054:	2305      	movs	r3, #5
 8001056:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800105c:	4619      	mov	r1, r3
 800105e:	4857      	ldr	r0, [pc, #348]	; (80011bc <MX_GPIO_Init+0x2fc>)
 8001060:	f001 f91c 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001064:	2301      	movs	r3, #1
 8001066:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001068:	2302      	movs	r3, #2
 800106a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001070:	2303      	movs	r3, #3
 8001072:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001074:	230c      	movs	r3, #12
 8001076:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800107c:	4619      	mov	r1, r3
 800107e:	484b      	ldr	r0, [pc, #300]	; (80011ac <MX_GPIO_Init+0x2ec>)
 8001080:	f001 f90c 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001084:	2316      	movs	r3, #22
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	2301      	movs	r3, #1
 800108a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001090:	2300      	movs	r3, #0
 8001092:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001094:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001098:	4619      	mov	r1, r3
 800109a:	4844      	ldr	r0, [pc, #272]	; (80011ac <MX_GPIO_Init+0x2ec>)
 800109c:	f001 f8fe 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80010a0:	f248 0307 	movw	r3, #32775	; 0x8007
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80010a6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80010aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b4:	4619      	mov	r1, r3
 80010b6:	483e      	ldr	r0, [pc, #248]	; (80011b0 <MX_GPIO_Init+0x2f0>)
 80010b8:	f001 f8f0 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80010bc:	2380      	movs	r3, #128	; 0x80
 80010be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c0:	2301      	movs	r3, #1
 80010c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c8:	2300      	movs	r3, #0
 80010ca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80010cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010d0:	4619      	mov	r1, r3
 80010d2:	4837      	ldr	r0, [pc, #220]	; (80011b0 <MX_GPIO_Init+0x2f0>)
 80010d4:	f001 f8e2 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80010d8:	2320      	movs	r3, #32
 80010da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80010dc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80010e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ea:	4619      	mov	r1, r3
 80010ec:	482f      	ldr	r0, [pc, #188]	; (80011ac <MX_GPIO_Init+0x2ec>)
 80010ee:	f001 f8d5 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80010f2:	2304      	movs	r3, #4
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001102:	4619      	mov	r1, r3
 8001104:	482e      	ldr	r0, [pc, #184]	; (80011c0 <MX_GPIO_Init+0x300>)
 8001106:	f001 f8c9 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800110a:	f248 1333 	movw	r3, #33075	; 0x8133
 800110e:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001110:	2302      	movs	r3, #2
 8001112:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001118:	2303      	movs	r3, #3
 800111a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800111c:	230c      	movs	r3, #12
 800111e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001120:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001124:	4619      	mov	r1, r3
 8001126:	4824      	ldr	r0, [pc, #144]	; (80011b8 <MX_GPIO_Init+0x2f8>)
 8001128:	f001 f8b8 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800112c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800113e:	230c      	movs	r3, #12
 8001140:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001142:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001146:	4619      	mov	r1, r3
 8001148:	4817      	ldr	r0, [pc, #92]	; (80011a8 <MX_GPIO_Init+0x2e8>)
 800114a:	f001 f8a7 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800114e:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8001152:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001160:	230c      	movs	r3, #12
 8001162:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001164:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001168:	4619      	mov	r1, r3
 800116a:	4815      	ldr	r0, [pc, #84]	; (80011c0 <MX_GPIO_Init+0x300>)
 800116c:	f001 f896 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001170:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001176:	2300      	movs	r3, #0
 8001178:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001182:	4619      	mov	r1, r3
 8001184:	480e      	ldr	r0, [pc, #56]	; (80011c0 <MX_GPIO_Init+0x300>)
 8001186:	f001 f889 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800118a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800118e:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800119c:	230c      	movs	r3, #12
 800119e:	637b      	str	r3, [r7, #52]	; 0x34
 80011a0:	e010      	b.n	80011c4 <MX_GPIO_Init+0x304>
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40021000 	.word	0x40021000
 80011ac:	40020800 	.word	0x40020800
 80011b0:	40020000 	.word	0x40020000
 80011b4:	40020c00 	.word	0x40020c00
 80011b8:	40021800 	.word	0x40021800
 80011bc:	40021400 	.word	0x40021400
 80011c0:	40020400 	.word	0x40020400
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011c8:	4619      	mov	r1, r3
 80011ca:	483a      	ldr	r0, [pc, #232]	; (80012b4 <MX_GPIO_Init+0x3f4>)
 80011cc:	f001 f866 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 80011d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011e2:	4619      	mov	r1, r3
 80011e4:	4833      	ldr	r0, [pc, #204]	; (80012b4 <MX_GPIO_Init+0x3f4>)
 80011e6:	f001 f859 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80011ea:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001200:	4619      	mov	r1, r3
 8001202:	482c      	ldr	r0, [pc, #176]	; (80012b4 <MX_GPIO_Init+0x3f4>)
 8001204:	f001 f84a 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001208:	f44f 7300 	mov.w	r3, #512	; 0x200
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120e:	2312      	movs	r3, #18
 8001210:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001212:	2301      	movs	r3, #1
 8001214:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800121a:	2304      	movs	r3, #4
 800121c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001222:	4619      	mov	r1, r3
 8001224:	4824      	ldr	r0, [pc, #144]	; (80012b8 <MX_GPIO_Init+0x3f8>)
 8001226:	f001 f839 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800122a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001230:	2312      	movs	r3, #18
 8001232:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001234:	2301      	movs	r3, #1
 8001236:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800123c:	2304      	movs	r3, #4
 800123e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001240:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001244:	4619      	mov	r1, r3
 8001246:	481d      	ldr	r0, [pc, #116]	; (80012bc <MX_GPIO_Init+0x3fc>)
 8001248:	f001 f828 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800124c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001250:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800125e:	2307      	movs	r3, #7
 8001260:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001262:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001266:	4619      	mov	r1, r3
 8001268:	4814      	ldr	r0, [pc, #80]	; (80012bc <MX_GPIO_Init+0x3fc>)
 800126a:	f001 f817 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800126e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001274:	2301      	movs	r3, #1
 8001276:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127c:	2300      	movs	r3, #0
 800127e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001284:	4619      	mov	r1, r3
 8001286:	480e      	ldr	r0, [pc, #56]	; (80012c0 <MX_GPIO_Init+0x400>)
 8001288:	f001 f808 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800128c:	2360      	movs	r3, #96	; 0x60
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800129c:	230c      	movs	r3, #12
 800129e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a4:	4619      	mov	r1, r3
 80012a6:	4807      	ldr	r0, [pc, #28]	; (80012c4 <MX_GPIO_Init+0x404>)
 80012a8:	f000 fff8 	bl	800229c <HAL_GPIO_Init>

}
 80012ac:	bf00      	nop
 80012ae:	3738      	adds	r7, #56	; 0x38
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40020c00 	.word	0x40020c00
 80012b8:	40020800 	.word	0x40020800
 80012bc:	40020000 	.word	0x40020000
 80012c0:	40021800 	.word	0x40021800
 80012c4:	40020400 	.word	0x40020400

080012c8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c2;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	f023 030f 	bic.w	r3, r3, #15
 80012d8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	011b      	lsls	r3, r3, #4
 80012de:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
 80012e2:	f043 030c 	orr.w	r3, r3, #12
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	f043 0308 	orr.w	r3, r3, #8
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80012f4:	7bbb      	ldrb	r3, [r7, #14]
 80012f6:	f043 030c 	orr.w	r3, r3, #12
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80012fe:	7bbb      	ldrb	r3, [r7, #14]
 8001300:	f043 0308 	orr.w	r3, r3, #8
 8001304:	b2db      	uxtb	r3, r3
 8001306:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001308:	f107 0208 	add.w	r2, r7, #8
 800130c:	2364      	movs	r3, #100	; 0x64
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2304      	movs	r3, #4
 8001312:	214e      	movs	r1, #78	; 0x4e
 8001314:	4803      	ldr	r0, [pc, #12]	; (8001324 <lcd_send_cmd+0x5c>)
 8001316:	f001 facb 	bl	80028b0 <HAL_I2C_Master_Transmit>
}
 800131a:	bf00      	nop
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000204 	.word	0x20000204

08001328 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af02      	add	r7, sp, #8
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f023 030f 	bic.w	r3, r3, #15
 8001338:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	011b      	lsls	r3, r3, #4
 800133e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	f043 030d 	orr.w	r3, r3, #13
 8001346:	b2db      	uxtb	r3, r3
 8001348:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800134a:	7bfb      	ldrb	r3, [r7, #15]
 800134c:	f043 0309 	orr.w	r3, r3, #9
 8001350:	b2db      	uxtb	r3, r3
 8001352:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001354:	7bbb      	ldrb	r3, [r7, #14]
 8001356:	f043 030d 	orr.w	r3, r3, #13
 800135a:	b2db      	uxtb	r3, r3
 800135c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800135e:	7bbb      	ldrb	r3, [r7, #14]
 8001360:	f043 0309 	orr.w	r3, r3, #9
 8001364:	b2db      	uxtb	r3, r3
 8001366:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001368:	f107 0208 	add.w	r2, r7, #8
 800136c:	2364      	movs	r3, #100	; 0x64
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	2304      	movs	r3, #4
 8001372:	214e      	movs	r1, #78	; 0x4e
 8001374:	4803      	ldr	r0, [pc, #12]	; (8001384 <lcd_send_data+0x5c>)
 8001376:	f001 fa9b 	bl	80028b0 <HAL_I2C_Master_Transmit>
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000204 	.word	0x20000204

08001388 <lcd_clear>:

void lcd_clear (void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 800138e:	2080      	movs	r0, #128	; 0x80
 8001390:	f7ff ff9a 	bl	80012c8 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	e005      	b.n	80013a6 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800139a:	2020      	movs	r0, #32
 800139c:	f7ff ffc4 	bl	8001328 <lcd_send_data>
	for (int i=0; i<70; i++)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3301      	adds	r3, #1
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b45      	cmp	r3, #69	; 0x45
 80013aa:	ddf6      	ble.n	800139a <lcd_clear+0x12>
	}
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <lcd_init>:
    lcd_send_cmd (col);
}


void lcd_init (void)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80013ba:	2032      	movs	r0, #50	; 0x32
 80013bc:	f000 fe64 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x30);
 80013c0:	2030      	movs	r0, #48	; 0x30
 80013c2:	f7ff ff81 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80013c6:	2005      	movs	r0, #5
 80013c8:	f000 fe5e 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x30);
 80013cc:	2030      	movs	r0, #48	; 0x30
 80013ce:	f7ff ff7b 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80013d2:	2001      	movs	r0, #1
 80013d4:	f000 fe58 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x30);
 80013d8:	2030      	movs	r0, #48	; 0x30
 80013da:	f7ff ff75 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(10);
 80013de:	200a      	movs	r0, #10
 80013e0:	f000 fe52 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80013e4:	2020      	movs	r0, #32
 80013e6:	f7ff ff6f 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(10);
 80013ea:	200a      	movs	r0, #10
 80013ec:	f000 fe4c 	bl	8002088 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80013f0:	2028      	movs	r0, #40	; 0x28
 80013f2:	f7ff ff69 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(1);
 80013f6:	2001      	movs	r0, #1
 80013f8:	f000 fe46 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80013fc:	2008      	movs	r0, #8
 80013fe:	f7ff ff63 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(1);
 8001402:	2001      	movs	r0, #1
 8001404:	f000 fe40 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001408:	2001      	movs	r0, #1
 800140a:	f7ff ff5d 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(1);
 800140e:	2001      	movs	r0, #1
 8001410:	f000 fe3a 	bl	8002088 <HAL_Delay>
	HAL_Delay(1);
 8001414:	2001      	movs	r0, #1
 8001416:	f000 fe37 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800141a:	2006      	movs	r0, #6
 800141c:	f7ff ff54 	bl	80012c8 <lcd_send_cmd>
	HAL_Delay(1);
 8001420:	2001      	movs	r0, #1
 8001422:	f000 fe31 	bl	8002088 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001426:	200c      	movs	r0, #12
 8001428:	f7ff ff4e 	bl	80012c8 <lcd_send_cmd>
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}

08001430 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001434:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001436:	4a1c      	ldr	r2, [pc, #112]	; (80014a8 <MX_I2C2_Init+0x78>)
 8001438:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800143a:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <MX_I2C2_Init+0x74>)
 800143c:	4a1b      	ldr	r2, [pc, #108]	; (80014ac <MX_I2C2_Init+0x7c>)
 800143e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001440:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001446:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800144c:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <MX_I2C2_Init+0x74>)
 800144e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001452:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001454:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001456:	2200      	movs	r2, #0
 8001458:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <MX_I2C2_Init+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001460:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001466:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800146c:	480d      	ldr	r0, [pc, #52]	; (80014a4 <MX_I2C2_Init+0x74>)
 800146e:	f001 f8db 	bl	8002628 <HAL_I2C_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001478:	f000 fb22 	bl	8001ac0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800147c:	2100      	movs	r1, #0
 800147e:	4809      	ldr	r0, [pc, #36]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001480:	f001 fd1d 	bl	8002ebe <HAL_I2CEx_ConfigAnalogFilter>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800148a:	f000 fb19 	bl	8001ac0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800148e:	2100      	movs	r1, #0
 8001490:	4804      	ldr	r0, [pc, #16]	; (80014a4 <MX_I2C2_Init+0x74>)
 8001492:	f001 fd50 	bl	8002f36 <HAL_I2CEx_ConfigDigitalFilter>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800149c:	f000 fb10 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000204 	.word	0x20000204
 80014a8:	40005800 	.word	0x40005800
 80014ac:	000186a0 	.word	0x000186a0

080014b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08a      	sub	sp, #40	; 0x28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a19      	ldr	r2, [pc, #100]	; (8001534 <HAL_I2C_MspInit+0x84>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d12b      	bne.n	800152a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	4b18      	ldr	r3, [pc, #96]	; (8001538 <HAL_I2C_MspInit+0x88>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a17      	ldr	r2, [pc, #92]	; (8001538 <HAL_I2C_MspInit+0x88>)
 80014dc:	f043 0320 	orr.w	r3, r3, #32
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b15      	ldr	r3, [pc, #84]	; (8001538 <HAL_I2C_MspInit+0x88>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0320 	and.w	r3, r3, #32
 80014ea:	613b      	str	r3, [r7, #16]
 80014ec:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014ee:	2303      	movs	r3, #3
 80014f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014f2:	2312      	movs	r3, #18
 80014f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fa:	2303      	movs	r3, #3
 80014fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80014fe:	2304      	movs	r3, #4
 8001500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	4619      	mov	r1, r3
 8001508:	480c      	ldr	r0, [pc, #48]	; (800153c <HAL_I2C_MspInit+0x8c>)
 800150a:	f000 fec7 	bl	800229c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	4b09      	ldr	r3, [pc, #36]	; (8001538 <HAL_I2C_MspInit+0x88>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	4a08      	ldr	r2, [pc, #32]	; (8001538 <HAL_I2C_MspInit+0x88>)
 8001518:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800151c:	6413      	str	r3, [r2, #64]	; 0x40
 800151e:	4b06      	ldr	r3, [pc, #24]	; (8001538 <HAL_I2C_MspInit+0x88>)
 8001520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001522:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800152a:	bf00      	nop
 800152c:	3728      	adds	r7, #40	; 0x28
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40005800 	.word	0x40005800
 8001538:	40023800 	.word	0x40023800
 800153c:	40021400 	.word	0x40021400

08001540 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b09a      	sub	sp, #104	; 0x68
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001546:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800154a:	2234      	movs	r2, #52	; 0x34
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f003 fd0e 	bl	8004f70 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001554:	463b      	mov	r3, r7
 8001556:	2234      	movs	r2, #52	; 0x34
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f003 fd08 	bl	8004f70 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001560:	4b4e      	ldr	r3, [pc, #312]	; (800169c <MX_LTDC_Init+0x15c>)
 8001562:	4a4f      	ldr	r2, [pc, #316]	; (80016a0 <MX_LTDC_Init+0x160>)
 8001564:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001566:	4b4d      	ldr	r3, [pc, #308]	; (800169c <MX_LTDC_Init+0x15c>)
 8001568:	2200      	movs	r2, #0
 800156a:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800156c:	4b4b      	ldr	r3, [pc, #300]	; (800169c <MX_LTDC_Init+0x15c>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001572:	4b4a      	ldr	r3, [pc, #296]	; (800169c <MX_LTDC_Init+0x15c>)
 8001574:	2200      	movs	r2, #0
 8001576:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001578:	4b48      	ldr	r3, [pc, #288]	; (800169c <MX_LTDC_Init+0x15c>)
 800157a:	2200      	movs	r2, #0
 800157c:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 800157e:	4b47      	ldr	r3, [pc, #284]	; (800169c <MX_LTDC_Init+0x15c>)
 8001580:	2207      	movs	r2, #7
 8001582:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8001584:	4b45      	ldr	r3, [pc, #276]	; (800169c <MX_LTDC_Init+0x15c>)
 8001586:	2203      	movs	r2, #3
 8001588:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 800158a:	4b44      	ldr	r3, [pc, #272]	; (800169c <MX_LTDC_Init+0x15c>)
 800158c:	220e      	movs	r2, #14
 800158e:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001590:	4b42      	ldr	r3, [pc, #264]	; (800169c <MX_LTDC_Init+0x15c>)
 8001592:	2205      	movs	r2, #5
 8001594:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8001596:	4b41      	ldr	r3, [pc, #260]	; (800169c <MX_LTDC_Init+0x15c>)
 8001598:	f240 228e 	movw	r2, #654	; 0x28e
 800159c:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800159e:	4b3f      	ldr	r3, [pc, #252]	; (800169c <MX_LTDC_Init+0x15c>)
 80015a0:	f240 12e5 	movw	r2, #485	; 0x1e5
 80015a4:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 80015a6:	4b3d      	ldr	r3, [pc, #244]	; (800169c <MX_LTDC_Init+0x15c>)
 80015a8:	f44f 7225 	mov.w	r2, #660	; 0x294
 80015ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 80015ae:	4b3b      	ldr	r3, [pc, #236]	; (800169c <MX_LTDC_Init+0x15c>)
 80015b0:	f240 12e7 	movw	r2, #487	; 0x1e7
 80015b4:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80015b6:	4b39      	ldr	r3, [pc, #228]	; (800169c <MX_LTDC_Init+0x15c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80015be:	4b37      	ldr	r3, [pc, #220]	; (800169c <MX_LTDC_Init+0x15c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80015c6:	4b35      	ldr	r3, [pc, #212]	; (800169c <MX_LTDC_Init+0x15c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80015ce:	4833      	ldr	r0, [pc, #204]	; (800169c <MX_LTDC_Init+0x15c>)
 80015d0:	f001 fcf0 	bl	8002fb4 <HAL_LTDC_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 80015da:	f000 fa71 	bl	8001ac0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80015de:	2300      	movs	r3, #0
 80015e0:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80015ee:	2300      	movs	r3, #0
 80015f0:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80015fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015fe:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001600:	2305      	movs	r3, #5
 8001602:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001622:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001626:	2200      	movs	r2, #0
 8001628:	4619      	mov	r1, r3
 800162a:	481c      	ldr	r0, [pc, #112]	; (800169c <MX_LTDC_Init+0x15c>)
 800162c:	f001 fd92 	bl	8003154 <HAL_LTDC_ConfigLayer>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001636:	f000 fa43 	bl	8001ac0 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800164a:	2300      	movs	r3, #0
 800164c:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001656:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800165a:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800165c:	2305      	movs	r3, #5
 800165e:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800167e:	463b      	mov	r3, r7
 8001680:	2201      	movs	r2, #1
 8001682:	4619      	mov	r1, r3
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_LTDC_Init+0x15c>)
 8001686:	f001 fd65 	bl	8003154 <HAL_LTDC_ConfigLayer>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001690:	f000 fa16 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001694:	bf00      	nop
 8001696:	3768      	adds	r7, #104	; 0x68
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000258 	.word	0x20000258
 80016a0:	40016800 	.word	0x40016800

080016a4 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b09a      	sub	sp, #104	; 0x68
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016c0:	2230      	movs	r2, #48	; 0x30
 80016c2:	2100      	movs	r1, #0
 80016c4:	4618      	mov	r0, r3
 80016c6:	f003 fc53 	bl	8004f70 <memset>
  if(ltdcHandle->Instance==LTDC)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a81      	ldr	r2, [pc, #516]	; (80018d4 <HAL_LTDC_MspInit+0x230>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	f040 80fa 	bne.w	80018ca <HAL_LTDC_MspInit+0x226>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80016d6:	2308      	movs	r3, #8
 80016d8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80016da:	2332      	movs	r3, #50	; 0x32
 80016dc:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80016de:	2302      	movs	r3, #2
 80016e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80016e2:	2300      	movs	r3, #0
 80016e4:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ea:	4618      	mov	r0, r3
 80016ec:	f002 fb68 	bl	8003dc0 <HAL_RCCEx_PeriphCLKConfig>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80016f6:	f000 f9e3 	bl	8001ac0 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
 80016fe:	4b76      	ldr	r3, [pc, #472]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001702:	4a75      	ldr	r2, [pc, #468]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001704:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001708:	6453      	str	r3, [r2, #68]	; 0x44
 800170a:	4b73      	ldr	r3, [pc, #460]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 800170c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001712:	623b      	str	r3, [r7, #32]
 8001714:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
 800171a:	4b6f      	ldr	r3, [pc, #444]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	4a6e      	ldr	r2, [pc, #440]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001720:	f043 0320 	orr.w	r3, r3, #32
 8001724:	6313      	str	r3, [r2, #48]	; 0x30
 8001726:	4b6c      	ldr	r3, [pc, #432]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f003 0320 	and.w	r3, r3, #32
 800172e:	61fb      	str	r3, [r7, #28]
 8001730:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	61bb      	str	r3, [r7, #24]
 8001736:	4b68      	ldr	r3, [pc, #416]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a67      	ldr	r2, [pc, #412]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b65      	ldr	r3, [pc, #404]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	61bb      	str	r3, [r7, #24]
 800174c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	4b61      	ldr	r3, [pc, #388]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a60      	ldr	r2, [pc, #384]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001758:	f043 0302 	orr.w	r3, r3, #2
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b5e      	ldr	r3, [pc, #376]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	613b      	str	r3, [r7, #16]
 800176e:	4b5a      	ldr	r3, [pc, #360]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a59      	ldr	r2, [pc, #356]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b57      	ldr	r3, [pc, #348]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b53      	ldr	r3, [pc, #332]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a52      	ldr	r2, [pc, #328]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001790:	f043 0304 	orr.w	r3, r3, #4
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b50      	ldr	r3, [pc, #320]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0304 	and.w	r3, r3, #4
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	4b4c      	ldr	r3, [pc, #304]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a4b      	ldr	r2, [pc, #300]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 80017ac:	f043 0308 	orr.w	r3, r3, #8
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b49      	ldr	r3, [pc, #292]	; (80018d8 <HAL_LTDC_MspInit+0x234>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80017be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017c2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c4:	2302      	movs	r3, #2
 80017c6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017cc:	2300      	movs	r3, #0
 80017ce:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017d0:	230e      	movs	r3, #14
 80017d2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80017d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017d8:	4619      	mov	r1, r3
 80017da:	4840      	ldr	r0, [pc, #256]	; (80018dc <HAL_LTDC_MspInit+0x238>)
 80017dc:	f000 fd5e 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80017e0:	f641 0358 	movw	r3, #6232	; 0x1858
 80017e4:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e6:	2302      	movs	r3, #2
 80017e8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ee:	2300      	movs	r3, #0
 80017f0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017f2:	230e      	movs	r3, #14
 80017f4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017fa:	4619      	mov	r1, r3
 80017fc:	4838      	ldr	r0, [pc, #224]	; (80018e0 <HAL_LTDC_MspInit+0x23c>)
 80017fe:	f000 fd4d 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001802:	2303      	movs	r3, #3
 8001804:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001812:	2309      	movs	r3, #9
 8001814:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001816:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800181a:	4619      	mov	r1, r3
 800181c:	4831      	ldr	r0, [pc, #196]	; (80018e4 <HAL_LTDC_MspInit+0x240>)
 800181e:	f000 fd3d 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001822:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001826:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001834:	230e      	movs	r3, #14
 8001836:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001838:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800183c:	4619      	mov	r1, r3
 800183e:	4829      	ldr	r0, [pc, #164]	; (80018e4 <HAL_LTDC_MspInit+0x240>)
 8001840:	f000 fd2c 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001844:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001848:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184a:	2302      	movs	r3, #2
 800184c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001856:	230e      	movs	r3, #14
 8001858:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800185a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800185e:	4619      	mov	r1, r3
 8001860:	4821      	ldr	r0, [pc, #132]	; (80018e8 <HAL_LTDC_MspInit+0x244>)
 8001862:	f000 fd1b 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001866:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800186a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001878:	230e      	movs	r3, #14
 800187a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800187c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001880:	4619      	mov	r1, r3
 8001882:	481a      	ldr	r0, [pc, #104]	; (80018ec <HAL_LTDC_MspInit+0x248>)
 8001884:	f000 fd0a 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001888:	2348      	movs	r3, #72	; 0x48
 800188a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	2300      	movs	r3, #0
 8001896:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001898:	230e      	movs	r3, #14
 800189a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800189c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018a0:	4619      	mov	r1, r3
 80018a2:	4813      	ldr	r0, [pc, #76]	; (80018f0 <HAL_LTDC_MspInit+0x24c>)
 80018a4:	f000 fcfa 	bl	800229c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80018a8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018ac:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80018ba:	2309      	movs	r3, #9
 80018bc:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018c2:	4619      	mov	r1, r3
 80018c4:	4808      	ldr	r0, [pc, #32]	; (80018e8 <HAL_LTDC_MspInit+0x244>)
 80018c6:	f000 fce9 	bl	800229c <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 80018ca:	bf00      	nop
 80018cc:	3768      	adds	r7, #104	; 0x68
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40016800 	.word	0x40016800
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40021400 	.word	0x40021400
 80018e0:	40020000 	.word	0x40020000
 80018e4:	40020400 	.word	0x40020400
 80018e8:	40021800 	.word	0x40021800
 80018ec:	40020800 	.word	0x40020800
 80018f0:	40020c00 	.word	0x40020c00

080018f4 <buzzer_beep>:
	__HAL_TIM_SET_COUNTER(&htim6, 0);
	while ((__HAL_TIM_GET_COUNTER(&htim6))<time);
}

void buzzer_beep(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
	int x = 0;
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
	for(x=10; x<30; x=x+1)
 80018fe:	230a      	movs	r3, #10
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	e010      	b.n	8001926 <buzzer_beep+0x32>
	{
	  __HAL_TIM_SET_AUTORELOAD(&htim2, x*2);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	005a      	lsls	r2, r3, #1
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <buzzer_beep+0x48>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	62da      	str	r2, [r3, #44]	; 0x2c
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	461a      	mov	r2, r3
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <buzzer_beep+0x48>)
 8001916:	60da      	str	r2, [r3, #12]
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, x);
 8001918:	4b08      	ldr	r3, [pc, #32]	; (800193c <buzzer_beep+0x48>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	639a      	str	r2, [r3, #56]	; 0x38
	for(x=10; x<30; x=x+1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3301      	adds	r3, #1
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b1d      	cmp	r3, #29
 800192a:	ddeb      	ble.n	8001904 <buzzer_beep+0x10>
	}
}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	20000348 	.word	0x20000348

08001940 <stop_buzzer>:

void stop_buzzer(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, 0);
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <stop_buzzer+0x18>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2200      	movs	r2, #0
 800194a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	20000348 	.word	0x20000348

0800195c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001960:	f000 fb20 	bl	8001fa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001964:	f000 f840 	bl	80019e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001968:	f7ff faaa 	bl	8000ec0 <MX_GPIO_Init>
  MX_I2C2_Init();
 800196c:	f7ff fd60 	bl	8001430 <MX_I2C2_Init>
  MX_TIM6_Init();
 8001970:	f000 fa4a 	bl	8001e08 <MX_TIM6_Init>
  MX_LTDC_Init();
 8001974:	f7ff fde4 	bl	8001540 <MX_LTDC_Init>
  MX_TIM2_Init();
 8001978:	f000 f9d2 	bl	8001d20 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 800197c:	4817      	ldr	r0, [pc, #92]	; (80019dc <main+0x80>)
 800197e:	f002 fc2d 	bl	80041dc <HAL_TIM_Base_Start>


  /* Initialize the PWM timer */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); 
 8001982:	2104      	movs	r1, #4
 8001984:	4816      	ldr	r0, [pc, #88]	; (80019e0 <main+0x84>)
 8001986:	f002 fceb 	bl	8004360 <HAL_TIM_PWM_Start>

  lcd_init();
 800198a:	f7ff fd14 	bl	80013b6 <lcd_init>


  HAL_Delay(1000);
 800198e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001992:	f000 fb79 	bl	8002088 <HAL_Delay>
  lcd_clear();
 8001996:	f7ff fcf7 	bl	8001388 <lcd_clear>




  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 800199a:	2201      	movs	r2, #1
 800199c:	2140      	movs	r1, #64	; 0x40
 800199e:	4811      	ldr	r0, [pc, #68]	; (80019e4 <main+0x88>)
 80019a0:	f000 fe28 	bl	80025f4 <HAL_GPIO_WritePin>
//
//	  __HAL_TIM_SET_AUTORELOAD(&htim2, x*2);
//	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, x);
//	  HAL_Delay(100);

	  buzzer_beep();
 80019a4:	f7ff ffa6 	bl	80018f4 <buzzer_beep>
//	  HAL_Delay(500);

	  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 80019a8:	2201      	movs	r2, #1
 80019aa:	2140      	movs	r1, #64	; 0x40
 80019ac:	480d      	ldr	r0, [pc, #52]	; (80019e4 <main+0x88>)
 80019ae:	f000 fe21 	bl	80025f4 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80019b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019b6:	f000 fb67 	bl	8002088 <HAL_Delay>
	  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2140      	movs	r1, #64	; 0x40
 80019be:	4809      	ldr	r0, [pc, #36]	; (80019e4 <main+0x88>)
 80019c0:	f000 fe18 	bl	80025f4 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80019c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019c8:	f000 fb5e 	bl	8002088 <HAL_Delay>
    stop_buzzer();
 80019cc:	f7ff ffb8 	bl	8001940 <stop_buzzer>
    HAL_Delay(500);
 80019d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019d4:	f000 fb58 	bl	8002088 <HAL_Delay>
	  buzzer_beep();
 80019d8:	e7e4      	b.n	80019a4 <main+0x48>
 80019da:	bf00      	nop
 80019dc:	20000300 	.word	0x20000300
 80019e0:	20000348 	.word	0x20000348
 80019e4:	40021000 	.word	0x40021000

080019e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b094      	sub	sp, #80	; 0x50
 80019ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ee:	f107 0320 	add.w	r3, r7, #32
 80019f2:	2230      	movs	r2, #48	; 0x30
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f003 faba 	bl	8004f70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019fc:	f107 030c 	add.w	r3, r7, #12
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	4b29      	ldr	r3, [pc, #164]	; (8001ab8 <SystemClock_Config+0xd0>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a14:	4a28      	ldr	r2, [pc, #160]	; (8001ab8 <SystemClock_Config+0xd0>)
 8001a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1c:	4b26      	ldr	r3, [pc, #152]	; (8001ab8 <SystemClock_Config+0xd0>)
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a28:	2300      	movs	r3, #0
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	4b23      	ldr	r3, [pc, #140]	; (8001abc <SystemClock_Config+0xd4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a34:	4a21      	ldr	r2, [pc, #132]	; (8001abc <SystemClock_Config+0xd4>)
 8001a36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a3a:	6013      	str	r3, [r2, #0]
 8001a3c:	4b1f      	ldr	r3, [pc, #124]	; (8001abc <SystemClock_Config+0xd4>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a44:	607b      	str	r3, [r7, #4]
 8001a46:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a50:	2310      	movs	r3, #16
 8001a52:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a54:	2302      	movs	r3, #2
 8001a56:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a60:	2348      	movs	r3, #72	; 0x48
 8001a62:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a64:	2302      	movs	r3, #2
 8001a66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6c:	f107 0320 	add.w	r3, r7, #32
 8001a70:	4618      	mov	r0, r3
 8001a72:	f001 fd45 	bl	8003500 <HAL_RCC_OscConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a7c:	f000 f820 	bl	8001ac0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a80:	230f      	movs	r3, #15
 8001a82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a84:	2302      	movs	r3, #2
 8001a86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a98:	f107 030c 	add.w	r3, r7, #12
 8001a9c:	2102      	movs	r1, #2
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f001 ffa6 	bl	80039f0 <HAL_RCC_ClockConfig>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001aaa:	f000 f809 	bl	8001ac0 <Error_Handler>
  }
}
 8001aae:	bf00      	nop
 8001ab0:	3750      	adds	r7, #80	; 0x50
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40007000 	.word	0x40007000

08001ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac4:	b672      	cpsid	i
}
 8001ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <Error_Handler+0x8>
	...

08001acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <HAL_MspInit+0x4c>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	4a0f      	ldr	r2, [pc, #60]	; (8001b18 <HAL_MspInit+0x4c>)
 8001adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <HAL_MspInit+0x4c>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	603b      	str	r3, [r7, #0]
 8001af2:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <HAL_MspInit+0x4c>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	4a08      	ldr	r2, [pc, #32]	; (8001b18 <HAL_MspInit+0x4c>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001afc:	6413      	str	r3, [r2, #64]	; 0x40
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_MspInit+0x4c>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	603b      	str	r3, [r7, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800

08001b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b20:	e7fe      	b.n	8001b20 <NMI_Handler+0x4>

08001b22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b26:	e7fe      	b.n	8001b26 <HardFault_Handler+0x4>

08001b28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b2c:	e7fe      	b.n	8001b2c <MemManage_Handler+0x4>

08001b2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b32:	e7fe      	b.n	8001b32 <BusFault_Handler+0x4>

08001b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b38:	e7fe      	b.n	8001b38 <UsageFault_Handler+0x4>

08001b3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b68:	f000 fa6e 	bl	8002048 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
	return 1;
 8001b74:	2301      	movs	r3, #1
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_kill>:

int _kill(int pid, int sig)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b8a:	f003 f9c7 	bl	8004f1c <__errno>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2216      	movs	r2, #22
 8001b92:	601a      	str	r2, [r3, #0]
	return -1;
 8001b94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_exit>:

void _exit (int status)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ffe7 	bl	8001b80 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bb2:	e7fe      	b.n	8001bb2 <_exit+0x12>

08001bb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	e00a      	b.n	8001bdc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bc6:	f3af 8000 	nop.w
 8001bca:	4601      	mov	r1, r0
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	60ba      	str	r2, [r7, #8]
 8001bd2:	b2ca      	uxtb	r2, r1
 8001bd4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	dbf0      	blt.n	8001bc6 <_read+0x12>
	}

return len;
 8001be4:	687b      	ldr	r3, [r7, #4]
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b086      	sub	sp, #24
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	60f8      	str	r0, [r7, #12]
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]
 8001bfe:	e009      	b.n	8001c14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	1c5a      	adds	r2, r3, #1
 8001c04:	60ba      	str	r2, [r7, #8]
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	3301      	adds	r3, #1
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	dbf1      	blt.n	8001c00 <_write+0x12>
	}
	return len;
 8001c1c:	687b      	ldr	r3, [r7, #4]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <_close>:

int _close(int file)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b083      	sub	sp, #12
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
	return -1;
 8001c2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b083      	sub	sp, #12
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
 8001c46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c4e:	605a      	str	r2, [r3, #4]
	return 0;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <_isatty>:

int _isatty(int file)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
	return 1;
 8001c66:	2301      	movs	r3, #1
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
	return 0;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
	...

08001c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c98:	4a14      	ldr	r2, [pc, #80]	; (8001cec <_sbrk+0x5c>)
 8001c9a:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <_sbrk+0x60>)
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ca4:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <_sbrk+0x64>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d102      	bne.n	8001cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cac:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <_sbrk+0x64>)
 8001cae:	4a12      	ldr	r2, [pc, #72]	; (8001cf8 <_sbrk+0x68>)
 8001cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cb2:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <_sbrk+0x64>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4413      	add	r3, r2
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d207      	bcs.n	8001cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cc0:	f003 f92c 	bl	8004f1c <__errno>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cce:	e009      	b.n	8001ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <_sbrk+0x64>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cd6:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <_sbrk+0x64>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	4a05      	ldr	r2, [pc, #20]	; (8001cf4 <_sbrk+0x64>)
 8001ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20030000 	.word	0x20030000
 8001cf0:	00000400 	.word	0x00000400
 8001cf4:	200001f8 	.word	0x200001f8
 8001cf8:	200003a8 	.word	0x200003a8

08001cfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <SystemInit+0x20>)
 8001d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d06:	4a05      	ldr	r2, [pc, #20]	; (8001d1c <SystemInit+0x20>)
 8001d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08e      	sub	sp, #56	; 0x38
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d34:	f107 0320 	add.w	r3, r7, #32
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d3e:	1d3b      	adds	r3, r7, #4
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
 8001d4c:	615a      	str	r2, [r3, #20]
 8001d4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d50:	4b2c      	ldr	r3, [pc, #176]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 127;
 8001d58:	4b2a      	ldr	r3, [pc, #168]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d5a:	227f      	movs	r2, #127	; 0x7f
 8001d5c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d5e:	4b29      	ldr	r3, [pc, #164]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20;
 8001d64:	4b27      	ldr	r3, [pc, #156]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d66:	2214      	movs	r2, #20
 8001d68:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d6a:	4b26      	ldr	r3, [pc, #152]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d70:	4b24      	ldr	r3, [pc, #144]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d76:	4823      	ldr	r0, [pc, #140]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d78:	f002 f9e0 	bl	800413c <HAL_TIM_Base_Init>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001d82:	f7ff fe9d 	bl	8001ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d90:	4619      	mov	r1, r3
 8001d92:	481c      	ldr	r0, [pc, #112]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001d94:	f002 fc6e 	bl	8004674 <HAL_TIM_ConfigClockSource>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001d9e:	f7ff fe8f 	bl	8001ac0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001da2:	4818      	ldr	r0, [pc, #96]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001da4:	f002 fa82 	bl	80042ac <HAL_TIM_PWM_Init>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001dae:	f7ff fe87 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db6:	2300      	movs	r3, #0
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dba:	f107 0320 	add.w	r3, r7, #32
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4810      	ldr	r0, [pc, #64]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001dc2:	f003 f82f 	bl	8004e24 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001dcc:	f7ff fe78 	bl	8001ac0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dd0:	2360      	movs	r3, #96	; 0x60
 8001dd2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001de0:	1d3b      	adds	r3, r7, #4
 8001de2:	2204      	movs	r2, #4
 8001de4:	4619      	mov	r1, r3
 8001de6:	4807      	ldr	r0, [pc, #28]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001de8:	f002 fb82 	bl	80044f0 <HAL_TIM_PWM_ConfigChannel>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001df2:	f7ff fe65 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001df6:	4803      	ldr	r0, [pc, #12]	; (8001e04 <MX_TIM2_Init+0xe4>)
 8001df8:	f000 f872 	bl	8001ee0 <HAL_TIM_MspPostInit>

}
 8001dfc:	bf00      	nop
 8001dfe:	3738      	adds	r7, #56	; 0x38
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20000348 	.word	0x20000348

08001e08 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e0e:	463b      	mov	r3, r7
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e16:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <MX_TIM6_Init+0x64>)
 8001e18:	4a15      	ldr	r2, [pc, #84]	; (8001e70 <MX_TIM6_Init+0x68>)
 8001e1a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 8001e1c:	4b13      	ldr	r3, [pc, #76]	; (8001e6c <MX_TIM6_Init+0x64>)
 8001e1e:	2231      	movs	r2, #49	; 0x31
 8001e20:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e22:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <MX_TIM6_Init+0x64>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 8001e28:	4b10      	ldr	r3, [pc, #64]	; (8001e6c <MX_TIM6_Init+0x64>)
 8001e2a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001e2e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e30:	4b0e      	ldr	r3, [pc, #56]	; (8001e6c <MX_TIM6_Init+0x64>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e36:	480d      	ldr	r0, [pc, #52]	; (8001e6c <MX_TIM6_Init+0x64>)
 8001e38:	f002 f980 	bl	800413c <HAL_TIM_Base_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001e42:	f7ff fe3d 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e4e:	463b      	mov	r3, r7
 8001e50:	4619      	mov	r1, r3
 8001e52:	4806      	ldr	r0, [pc, #24]	; (8001e6c <MX_TIM6_Init+0x64>)
 8001e54:	f002 ffe6 	bl	8004e24 <HAL_TIMEx_MasterConfigSynchronization>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001e5e:	f7ff fe2f 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000300 	.word	0x20000300
 8001e70:	40001000 	.word	0x40001000

08001e74 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e84:	d10e      	bne.n	8001ea4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	4b13      	ldr	r3, [pc, #76]	; (8001ed8 <HAL_TIM_Base_MspInit+0x64>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <HAL_TIM_Base_MspInit+0x64>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6413      	str	r3, [r2, #64]	; 0x40
 8001e96:	4b10      	ldr	r3, [pc, #64]	; (8001ed8 <HAL_TIM_Base_MspInit+0x64>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001ea2:	e012      	b.n	8001eca <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a0c      	ldr	r2, [pc, #48]	; (8001edc <HAL_TIM_Base_MspInit+0x68>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d10d      	bne.n	8001eca <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <HAL_TIM_Base_MspInit+0x64>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	4a08      	ldr	r2, [pc, #32]	; (8001ed8 <HAL_TIM_Base_MspInit+0x64>)
 8001eb8:	f043 0310 	orr.w	r3, r3, #16
 8001ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <HAL_TIM_Base_MspInit+0x64>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	f003 0310 	and.w	r3, r3, #16
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
}
 8001eca:	bf00      	nop
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40001000 	.word	0x40001000

08001ee0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f00:	d11d      	bne.n	8001f3e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <HAL_TIM_MspPostInit+0x68>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a0f      	ldr	r2, [pc, #60]	; (8001f48 <HAL_TIM_MspPostInit+0x68>)
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <HAL_TIM_MspPostInit+0x68>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f1e:	2308      	movs	r3, #8
 8001f20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 030c 	add.w	r3, r7, #12
 8001f36:	4619      	mov	r1, r3
 8001f38:	4804      	ldr	r0, [pc, #16]	; (8001f4c <HAL_TIM_MspPostInit+0x6c>)
 8001f3a:	f000 f9af 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f3e:	bf00      	nop
 8001f40:	3720      	adds	r7, #32
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020400 	.word	0x40020400

08001f50 <Reset_Handler>:
 8001f50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f88 <LoopFillZerobss+0x12>
 8001f54:	480d      	ldr	r0, [pc, #52]	; (8001f8c <LoopFillZerobss+0x16>)
 8001f56:	490e      	ldr	r1, [pc, #56]	; (8001f90 <LoopFillZerobss+0x1a>)
 8001f58:	4a0e      	ldr	r2, [pc, #56]	; (8001f94 <LoopFillZerobss+0x1e>)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e002      	b.n	8001f64 <LoopCopyDataInit>

08001f5e <CopyDataInit>:
 8001f5e:	58d4      	ldr	r4, [r2, r3]
 8001f60:	50c4      	str	r4, [r0, r3]
 8001f62:	3304      	adds	r3, #4

08001f64 <LoopCopyDataInit>:
 8001f64:	18c4      	adds	r4, r0, r3
 8001f66:	428c      	cmp	r4, r1
 8001f68:	d3f9      	bcc.n	8001f5e <CopyDataInit>
 8001f6a:	4a0b      	ldr	r2, [pc, #44]	; (8001f98 <LoopFillZerobss+0x22>)
 8001f6c:	4c0b      	ldr	r4, [pc, #44]	; (8001f9c <LoopFillZerobss+0x26>)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e001      	b.n	8001f76 <LoopFillZerobss>

08001f72 <FillZerobss>:
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	3204      	adds	r2, #4

08001f76 <LoopFillZerobss>:
 8001f76:	42a2      	cmp	r2, r4
 8001f78:	d3fb      	bcc.n	8001f72 <FillZerobss>
 8001f7a:	f7ff febf 	bl	8001cfc <SystemInit>
 8001f7e:	f002 ffd3 	bl	8004f28 <__libc_init_array>
 8001f82:	f7ff fceb 	bl	800195c <main>
 8001f86:	4770      	bx	lr
 8001f88:	20030000 	.word	0x20030000
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	200001dc 	.word	0x200001dc
 8001f94:	08007d4c 	.word	0x08007d4c
 8001f98:	200001dc 	.word	0x200001dc
 8001f9c:	200003a4 	.word	0x200003a4

08001fa0 <ADC_IRQHandler>:
 8001fa0:	e7fe      	b.n	8001fa0 <ADC_IRQHandler>
	...

08001fa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <HAL_Init+0x40>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0d      	ldr	r2, [pc, #52]	; (8001fe4 <HAL_Init+0x40>)
 8001fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_Init+0x40>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <HAL_Init+0x40>)
 8001fba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc0:	4b08      	ldr	r3, [pc, #32]	; (8001fe4 <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <HAL_Init+0x40>)
 8001fc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fcc:	2003      	movs	r0, #3
 8001fce:	f000 f931 	bl	8002234 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fd2:	200f      	movs	r0, #15
 8001fd4:	f000 f808 	bl	8001fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd8:	f7ff fd78 	bl	8001acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023c00 	.word	0x40023c00

08001fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_InitTick+0x54>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4b12      	ldr	r3, [pc, #72]	; (8002040 <HAL_InitTick+0x58>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ffe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002002:	fbb2 f3f3 	udiv	r3, r2, r3
 8002006:	4618      	mov	r0, r3
 8002008:	f000 f93b 	bl	8002282 <HAL_SYSTICK_Config>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e00e      	b.n	8002034 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b0f      	cmp	r3, #15
 800201a:	d80a      	bhi.n	8002032 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800201c:	2200      	movs	r2, #0
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002024:	f000 f911 	bl	800224a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002028:	4a06      	ldr	r2, [pc, #24]	; (8002044 <HAL_InitTick+0x5c>)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800202e:	2300      	movs	r3, #0
 8002030:	e000      	b.n	8002034 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	20000000 	.word	0x20000000
 8002040:	20000008 	.word	0x20000008
 8002044:	20000004 	.word	0x20000004

08002048 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800204c:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_IncTick+0x20>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	461a      	mov	r2, r3
 8002052:	4b06      	ldr	r3, [pc, #24]	; (800206c <HAL_IncTick+0x24>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4413      	add	r3, r2
 8002058:	4a04      	ldr	r2, [pc, #16]	; (800206c <HAL_IncTick+0x24>)
 800205a:	6013      	str	r3, [r2, #0]
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	20000008 	.word	0x20000008
 800206c:	20000390 	.word	0x20000390

08002070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return uwTick;
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <HAL_GetTick+0x14>)
 8002076:	681b      	ldr	r3, [r3, #0]
}
 8002078:	4618      	mov	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	20000390 	.word	0x20000390

08002088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002090:	f7ff ffee 	bl	8002070 <HAL_GetTick>
 8002094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020a0:	d005      	beq.n	80020ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020a2:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <HAL_Delay+0x44>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	461a      	mov	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	4413      	add	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020ae:	bf00      	nop
 80020b0:	f7ff ffde 	bl	8002070 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d8f7      	bhi.n	80020b0 <HAL_Delay+0x28>
  {
  }
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000008 	.word	0x20000008

080020d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020e0:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <__NVIC_SetPriorityGrouping+0x44>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020ec:	4013      	ands	r3, r2
 80020ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002102:	4a04      	ldr	r2, [pc, #16]	; (8002114 <__NVIC_SetPriorityGrouping+0x44>)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	60d3      	str	r3, [r2, #12]
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <__NVIC_GetPriorityGrouping+0x18>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	0a1b      	lsrs	r3, r3, #8
 8002122:	f003 0307 	and.w	r3, r3, #7
}
 8002126:	4618      	mov	r0, r3
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	6039      	str	r1, [r7, #0]
 800213e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	db0a      	blt.n	800215e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	b2da      	uxtb	r2, r3
 800214c:	490c      	ldr	r1, [pc, #48]	; (8002180 <__NVIC_SetPriority+0x4c>)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	0112      	lsls	r2, r2, #4
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	440b      	add	r3, r1
 8002158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800215c:	e00a      	b.n	8002174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	b2da      	uxtb	r2, r3
 8002162:	4908      	ldr	r1, [pc, #32]	; (8002184 <__NVIC_SetPriority+0x50>)
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	3b04      	subs	r3, #4
 800216c:	0112      	lsls	r2, r2, #4
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	440b      	add	r3, r1
 8002172:	761a      	strb	r2, [r3, #24]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000e100 	.word	0xe000e100
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002188:	b480      	push	{r7}
 800218a:	b089      	sub	sp, #36	; 0x24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f1c3 0307 	rsb	r3, r3, #7
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	bf28      	it	cs
 80021a6:	2304      	movcs	r3, #4
 80021a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3304      	adds	r3, #4
 80021ae:	2b06      	cmp	r3, #6
 80021b0:	d902      	bls.n	80021b8 <NVIC_EncodePriority+0x30>
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3b03      	subs	r3, #3
 80021b6:	e000      	b.n	80021ba <NVIC_EncodePriority+0x32>
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	401a      	ands	r2, r3
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	43d9      	mvns	r1, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e0:	4313      	orrs	r3, r2
         );
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3724      	adds	r7, #36	; 0x24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
	...

080021f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002200:	d301      	bcc.n	8002206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002202:	2301      	movs	r3, #1
 8002204:	e00f      	b.n	8002226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002206:	4a0a      	ldr	r2, [pc, #40]	; (8002230 <SysTick_Config+0x40>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3b01      	subs	r3, #1
 800220c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800220e:	210f      	movs	r1, #15
 8002210:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002214:	f7ff ff8e 	bl	8002134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <SysTick_Config+0x40>)
 800221a:	2200      	movs	r2, #0
 800221c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800221e:	4b04      	ldr	r3, [pc, #16]	; (8002230 <SysTick_Config+0x40>)
 8002220:	2207      	movs	r2, #7
 8002222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	e000e010 	.word	0xe000e010

08002234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff ff47 	bl	80020d0 <__NVIC_SetPriorityGrouping>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800224a:	b580      	push	{r7, lr}
 800224c:	b086      	sub	sp, #24
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	607a      	str	r2, [r7, #4]
 8002256:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800225c:	f7ff ff5c 	bl	8002118 <__NVIC_GetPriorityGrouping>
 8002260:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	6978      	ldr	r0, [r7, #20]
 8002268:	f7ff ff8e 	bl	8002188 <NVIC_EncodePriority>
 800226c:	4602      	mov	r2, r0
 800226e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff5d 	bl	8002134 <__NVIC_SetPriority>
}
 800227a:	bf00      	nop
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ffb0 	bl	80021f0 <SysTick_Config>
 8002290:	4603      	mov	r3, r0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e177      	b.n	80025a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b8:	2201      	movs	r2, #1
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	f040 8166 	bne.w	80025a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d005      	beq.n	80022ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d130      	bne.n	8002350 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	2203      	movs	r2, #3
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002324:	2201      	movs	r2, #1
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 0201 	and.w	r2, r3, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b03      	cmp	r3, #3
 800235a:	d017      	beq.n	800238c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	2203      	movs	r2, #3
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d123      	bne.n	80023e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	08da      	lsrs	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3208      	adds	r2, #8
 80023a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	220f      	movs	r2, #15
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	691a      	ldr	r2, [r3, #16]
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	08da      	lsrs	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3208      	adds	r2, #8
 80023da:	69b9      	ldr	r1, [r7, #24]
 80023dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	2203      	movs	r2, #3
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0203 	and.w	r2, r3, #3
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80c0 	beq.w	80025a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b66      	ldr	r3, [pc, #408]	; (80025c0 <HAL_GPIO_Init+0x324>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	4a65      	ldr	r2, [pc, #404]	; (80025c0 <HAL_GPIO_Init+0x324>)
 800242c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002430:	6453      	str	r3, [r2, #68]	; 0x44
 8002432:	4b63      	ldr	r3, [pc, #396]	; (80025c0 <HAL_GPIO_Init+0x324>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243e:	4a61      	ldr	r2, [pc, #388]	; (80025c4 <HAL_GPIO_Init+0x328>)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	3302      	adds	r3, #2
 8002446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	220f      	movs	r2, #15
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4013      	ands	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a58      	ldr	r2, [pc, #352]	; (80025c8 <HAL_GPIO_Init+0x32c>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d037      	beq.n	80024da <HAL_GPIO_Init+0x23e>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a57      	ldr	r2, [pc, #348]	; (80025cc <HAL_GPIO_Init+0x330>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d031      	beq.n	80024d6 <HAL_GPIO_Init+0x23a>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a56      	ldr	r2, [pc, #344]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d02b      	beq.n	80024d2 <HAL_GPIO_Init+0x236>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a55      	ldr	r2, [pc, #340]	; (80025d4 <HAL_GPIO_Init+0x338>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d025      	beq.n	80024ce <HAL_GPIO_Init+0x232>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a54      	ldr	r2, [pc, #336]	; (80025d8 <HAL_GPIO_Init+0x33c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d01f      	beq.n	80024ca <HAL_GPIO_Init+0x22e>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a53      	ldr	r2, [pc, #332]	; (80025dc <HAL_GPIO_Init+0x340>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d019      	beq.n	80024c6 <HAL_GPIO_Init+0x22a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a52      	ldr	r2, [pc, #328]	; (80025e0 <HAL_GPIO_Init+0x344>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d013      	beq.n	80024c2 <HAL_GPIO_Init+0x226>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a51      	ldr	r2, [pc, #324]	; (80025e4 <HAL_GPIO_Init+0x348>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d00d      	beq.n	80024be <HAL_GPIO_Init+0x222>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a50      	ldr	r2, [pc, #320]	; (80025e8 <HAL_GPIO_Init+0x34c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d007      	beq.n	80024ba <HAL_GPIO_Init+0x21e>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a4f      	ldr	r2, [pc, #316]	; (80025ec <HAL_GPIO_Init+0x350>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d101      	bne.n	80024b6 <HAL_GPIO_Init+0x21a>
 80024b2:	2309      	movs	r3, #9
 80024b4:	e012      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024b6:	230a      	movs	r3, #10
 80024b8:	e010      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024ba:	2308      	movs	r3, #8
 80024bc:	e00e      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024be:	2307      	movs	r3, #7
 80024c0:	e00c      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024c2:	2306      	movs	r3, #6
 80024c4:	e00a      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024c6:	2305      	movs	r3, #5
 80024c8:	e008      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024ca:	2304      	movs	r3, #4
 80024cc:	e006      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024ce:	2303      	movs	r3, #3
 80024d0:	e004      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024d2:	2302      	movs	r3, #2
 80024d4:	e002      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <HAL_GPIO_Init+0x240>
 80024da:	2300      	movs	r3, #0
 80024dc:	69fa      	ldr	r2, [r7, #28]
 80024de:	f002 0203 	and.w	r2, r2, #3
 80024e2:	0092      	lsls	r2, r2, #2
 80024e4:	4093      	lsls	r3, r2
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024ec:	4935      	ldr	r1, [pc, #212]	; (80025c4 <HAL_GPIO_Init+0x328>)
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	089b      	lsrs	r3, r3, #2
 80024f2:	3302      	adds	r3, #2
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024fa:	4b3d      	ldr	r3, [pc, #244]	; (80025f0 <HAL_GPIO_Init+0x354>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800251e:	4a34      	ldr	r2, [pc, #208]	; (80025f0 <HAL_GPIO_Init+0x354>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002524:	4b32      	ldr	r3, [pc, #200]	; (80025f0 <HAL_GPIO_Init+0x354>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002548:	4a29      	ldr	r2, [pc, #164]	; (80025f0 <HAL_GPIO_Init+0x354>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800254e:	4b28      	ldr	r3, [pc, #160]	; (80025f0 <HAL_GPIO_Init+0x354>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	4313      	orrs	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002572:	4a1f      	ldr	r2, [pc, #124]	; (80025f0 <HAL_GPIO_Init+0x354>)
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002578:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <HAL_GPIO_Init+0x354>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	43db      	mvns	r3, r3
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4013      	ands	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800259c:	4a14      	ldr	r2, [pc, #80]	; (80025f0 <HAL_GPIO_Init+0x354>)
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	3301      	adds	r3, #1
 80025a6:	61fb      	str	r3, [r7, #28]
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	2b0f      	cmp	r3, #15
 80025ac:	f67f ae84 	bls.w	80022b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	3724      	adds	r7, #36	; 0x24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40013800 	.word	0x40013800
 80025c8:	40020000 	.word	0x40020000
 80025cc:	40020400 	.word	0x40020400
 80025d0:	40020800 	.word	0x40020800
 80025d4:	40020c00 	.word	0x40020c00
 80025d8:	40021000 	.word	0x40021000
 80025dc:	40021400 	.word	0x40021400
 80025e0:	40021800 	.word	0x40021800
 80025e4:	40021c00 	.word	0x40021c00
 80025e8:	40022000 	.word	0x40022000
 80025ec:	40022400 	.word	0x40022400
 80025f0:	40013c00 	.word	0x40013c00

080025f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	807b      	strh	r3, [r7, #2]
 8002600:	4613      	mov	r3, r2
 8002602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002604:	787b      	ldrb	r3, [r7, #1]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800260a:	887a      	ldrh	r2, [r7, #2]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002610:	e003      	b.n	800261a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002612:	887b      	ldrh	r3, [r7, #2]
 8002614:	041a      	lsls	r2, r3, #16
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	619a      	str	r2, [r3, #24]
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
	...

08002628 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e12b      	b.n	8002892 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d106      	bne.n	8002654 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7fe ff2e 	bl	80014b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2224      	movs	r2, #36	; 0x24
 8002658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800267a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800268a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800268c:	f001 fb84 	bl	8003d98 <HAL_RCC_GetPCLK1Freq>
 8002690:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	4a81      	ldr	r2, [pc, #516]	; (800289c <HAL_I2C_Init+0x274>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d807      	bhi.n	80026ac <HAL_I2C_Init+0x84>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4a80      	ldr	r2, [pc, #512]	; (80028a0 <HAL_I2C_Init+0x278>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	bf94      	ite	ls
 80026a4:	2301      	movls	r3, #1
 80026a6:	2300      	movhi	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	e006      	b.n	80026ba <HAL_I2C_Init+0x92>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	4a7d      	ldr	r2, [pc, #500]	; (80028a4 <HAL_I2C_Init+0x27c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	bf94      	ite	ls
 80026b4:	2301      	movls	r3, #1
 80026b6:	2300      	movhi	r3, #0
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e0e7      	b.n	8002892 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4a78      	ldr	r2, [pc, #480]	; (80028a8 <HAL_I2C_Init+0x280>)
 80026c6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ca:	0c9b      	lsrs	r3, r3, #18
 80026cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	430a      	orrs	r2, r1
 80026e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	4a6a      	ldr	r2, [pc, #424]	; (800289c <HAL_I2C_Init+0x274>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d802      	bhi.n	80026fc <HAL_I2C_Init+0xd4>
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	3301      	adds	r3, #1
 80026fa:	e009      	b.n	8002710 <HAL_I2C_Init+0xe8>
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002702:	fb02 f303 	mul.w	r3, r2, r3
 8002706:	4a69      	ldr	r2, [pc, #420]	; (80028ac <HAL_I2C_Init+0x284>)
 8002708:	fba2 2303 	umull	r2, r3, r2, r3
 800270c:	099b      	lsrs	r3, r3, #6
 800270e:	3301      	adds	r3, #1
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	6812      	ldr	r2, [r2, #0]
 8002714:	430b      	orrs	r3, r1
 8002716:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002722:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	495c      	ldr	r1, [pc, #368]	; (800289c <HAL_I2C_Init+0x274>)
 800272c:	428b      	cmp	r3, r1
 800272e:	d819      	bhi.n	8002764 <HAL_I2C_Init+0x13c>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1e59      	subs	r1, r3, #1
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	fbb1 f3f3 	udiv	r3, r1, r3
 800273e:	1c59      	adds	r1, r3, #1
 8002740:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002744:	400b      	ands	r3, r1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00a      	beq.n	8002760 <HAL_I2C_Init+0x138>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	1e59      	subs	r1, r3, #1
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	fbb1 f3f3 	udiv	r3, r1, r3
 8002758:	3301      	adds	r3, #1
 800275a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800275e:	e051      	b.n	8002804 <HAL_I2C_Init+0x1dc>
 8002760:	2304      	movs	r3, #4
 8002762:	e04f      	b.n	8002804 <HAL_I2C_Init+0x1dc>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d111      	bne.n	8002790 <HAL_I2C_Init+0x168>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	1e58      	subs	r0, r3, #1
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6859      	ldr	r1, [r3, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	440b      	add	r3, r1
 800277a:	fbb0 f3f3 	udiv	r3, r0, r3
 800277e:	3301      	adds	r3, #1
 8002780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002784:	2b00      	cmp	r3, #0
 8002786:	bf0c      	ite	eq
 8002788:	2301      	moveq	r3, #1
 800278a:	2300      	movne	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	e012      	b.n	80027b6 <HAL_I2C_Init+0x18e>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1e58      	subs	r0, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6859      	ldr	r1, [r3, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	0099      	lsls	r1, r3, #2
 80027a0:	440b      	add	r3, r1
 80027a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a6:	3301      	adds	r3, #1
 80027a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bf0c      	ite	eq
 80027b0:	2301      	moveq	r3, #1
 80027b2:	2300      	movne	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_I2C_Init+0x196>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e022      	b.n	8002804 <HAL_I2C_Init+0x1dc>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10e      	bne.n	80027e4 <HAL_I2C_Init+0x1bc>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1e58      	subs	r0, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6859      	ldr	r1, [r3, #4]
 80027ce:	460b      	mov	r3, r1
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	440b      	add	r3, r1
 80027d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d8:	3301      	adds	r3, #1
 80027da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027e2:	e00f      	b.n	8002804 <HAL_I2C_Init+0x1dc>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1e58      	subs	r0, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6859      	ldr	r1, [r3, #4]
 80027ec:	460b      	mov	r3, r1
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	0099      	lsls	r1, r3, #2
 80027f4:	440b      	add	r3, r1
 80027f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027fa:	3301      	adds	r3, #1
 80027fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002800:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002804:	6879      	ldr	r1, [r7, #4]
 8002806:	6809      	ldr	r1, [r1, #0]
 8002808:	4313      	orrs	r3, r2
 800280a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69da      	ldr	r2, [r3, #28]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	431a      	orrs	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002832:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6911      	ldr	r1, [r2, #16]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68d2      	ldr	r2, [r2, #12]
 800283e:	4311      	orrs	r1, r2
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6812      	ldr	r2, [r2, #0]
 8002844:	430b      	orrs	r3, r1
 8002846:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	695a      	ldr	r2, [r3, #20]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	431a      	orrs	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f042 0201 	orr.w	r2, r2, #1
 8002872:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2220      	movs	r2, #32
 800287e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	000186a0 	.word	0x000186a0
 80028a0:	001e847f 	.word	0x001e847f
 80028a4:	003d08ff 	.word	0x003d08ff
 80028a8:	431bde83 	.word	0x431bde83
 80028ac:	10624dd3 	.word	0x10624dd3

080028b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b088      	sub	sp, #32
 80028b4:	af02      	add	r7, sp, #8
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	607a      	str	r2, [r7, #4]
 80028ba:	461a      	mov	r2, r3
 80028bc:	460b      	mov	r3, r1
 80028be:	817b      	strh	r3, [r7, #10]
 80028c0:	4613      	mov	r3, r2
 80028c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028c4:	f7ff fbd4 	bl	8002070 <HAL_GetTick>
 80028c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b20      	cmp	r3, #32
 80028d4:	f040 80e0 	bne.w	8002a98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	2319      	movs	r3, #25
 80028de:	2201      	movs	r2, #1
 80028e0:	4970      	ldr	r1, [pc, #448]	; (8002aa4 <HAL_I2C_Master_Transmit+0x1f4>)
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f964 	bl	8002bb0 <I2C_WaitOnFlagUntilTimeout>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028ee:	2302      	movs	r3, #2
 80028f0:	e0d3      	b.n	8002a9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d101      	bne.n	8002900 <HAL_I2C_Master_Transmit+0x50>
 80028fc:	2302      	movs	r3, #2
 80028fe:	e0cc      	b.n	8002a9a <HAL_I2C_Master_Transmit+0x1ea>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b01      	cmp	r3, #1
 8002914:	d007      	beq.n	8002926 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f042 0201 	orr.w	r2, r2, #1
 8002924:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002934:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2221      	movs	r2, #33	; 0x21
 800293a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2210      	movs	r2, #16
 8002942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2200      	movs	r2, #0
 800294a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	893a      	ldrh	r2, [r7, #8]
 8002956:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295c:	b29a      	uxth	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4a50      	ldr	r2, [pc, #320]	; (8002aa8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002966:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002968:	8979      	ldrh	r1, [r7, #10]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	6a3a      	ldr	r2, [r7, #32]
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 f89c 	bl	8002aac <I2C_MasterRequestWrite>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e08d      	b.n	8002a9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800297e:	2300      	movs	r3, #0
 8002980:	613b      	str	r3, [r7, #16]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	613b      	str	r3, [r7, #16]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	613b      	str	r3, [r7, #16]
 8002992:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002994:	e066      	b.n	8002a64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	6a39      	ldr	r1, [r7, #32]
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f9de 	bl	8002d5c <I2C_WaitOnTXEFlagUntilTimeout>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00d      	beq.n	80029c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d107      	bne.n	80029be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e06b      	b.n	8002a9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c6:	781a      	ldrb	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d2:	1c5a      	adds	r2, r3, #1
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029dc:	b29b      	uxth	r3, r3
 80029de:	3b01      	subs	r3, #1
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ea:	3b01      	subs	r3, #1
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b04      	cmp	r3, #4
 80029fe:	d11b      	bne.n	8002a38 <HAL_I2C_Master_Transmit+0x188>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d017      	beq.n	8002a38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0c:	781a      	ldrb	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	3b01      	subs	r3, #1
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a30:	3b01      	subs	r3, #1
 8002a32:	b29a      	uxth	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	6a39      	ldr	r1, [r7, #32]
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f000 f9ce 	bl	8002dde <I2C_WaitOnBTFFlagUntilTimeout>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00d      	beq.n	8002a64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d107      	bne.n	8002a60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e01a      	b.n	8002a9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d194      	bne.n	8002996 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2220      	movs	r2, #32
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a94:	2300      	movs	r3, #0
 8002a96:	e000      	b.n	8002a9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a98:	2302      	movs	r3, #2
  }
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	00100002 	.word	0x00100002
 8002aa8:	ffff0000 	.word	0xffff0000

08002aac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b088      	sub	sp, #32
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	603b      	str	r3, [r7, #0]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d006      	beq.n	8002ad6 <I2C_MasterRequestWrite+0x2a>
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d003      	beq.n	8002ad6 <I2C_MasterRequestWrite+0x2a>
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ad4:	d108      	bne.n	8002ae8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	e00b      	b.n	8002b00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aec:	2b12      	cmp	r3, #18
 8002aee:	d107      	bne.n	8002b00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002afe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 f84f 	bl	8002bb0 <I2C_WaitOnFlagUntilTimeout>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d00d      	beq.n	8002b34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b26:	d103      	bne.n	8002b30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e035      	b.n	8002ba0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b3c:	d108      	bne.n	8002b50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b3e:	897b      	ldrh	r3, [r7, #10]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b4c:	611a      	str	r2, [r3, #16]
 8002b4e:	e01b      	b.n	8002b88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b50:	897b      	ldrh	r3, [r7, #10]
 8002b52:	11db      	asrs	r3, r3, #7
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	f003 0306 	and.w	r3, r3, #6
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	f063 030f 	orn	r3, r3, #15
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	490e      	ldr	r1, [pc, #56]	; (8002ba8 <I2C_MasterRequestWrite+0xfc>)
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f875 	bl	8002c5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e010      	b.n	8002ba0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b7e:	897b      	ldrh	r3, [r7, #10]
 8002b80:	b2da      	uxtb	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	4907      	ldr	r1, [pc, #28]	; (8002bac <I2C_MasterRequestWrite+0x100>)
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 f865 	bl	8002c5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e000      	b.n	8002ba0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3718      	adds	r7, #24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	00010008 	.word	0x00010008
 8002bac:	00010002 	.word	0x00010002

08002bb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	603b      	str	r3, [r7, #0]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bc0:	e025      	b.n	8002c0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bc8:	d021      	beq.n	8002c0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bca:	f7ff fa51 	bl	8002070 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	683a      	ldr	r2, [r7, #0]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d302      	bcc.n	8002be0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d116      	bne.n	8002c0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2220      	movs	r2, #32
 8002bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	f043 0220 	orr.w	r2, r3, #32
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e023      	b.n	8002c56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	0c1b      	lsrs	r3, r3, #16
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d10d      	bne.n	8002c34 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	43da      	mvns	r2, r3
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	4013      	ands	r3, r2
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	bf0c      	ite	eq
 8002c2a:	2301      	moveq	r3, #1
 8002c2c:	2300      	movne	r3, #0
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	461a      	mov	r2, r3
 8002c32:	e00c      	b.n	8002c4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	bf0c      	ite	eq
 8002c46:	2301      	moveq	r3, #1
 8002c48:	2300      	movne	r3, #0
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d0b6      	beq.n	8002bc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b084      	sub	sp, #16
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	60f8      	str	r0, [r7, #12]
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
 8002c6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c6c:	e051      	b.n	8002d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c7c:	d123      	bne.n	8002cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2220      	movs	r2, #32
 8002ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	f043 0204 	orr.w	r2, r3, #4
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e046      	b.n	8002d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ccc:	d021      	beq.n	8002d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cce:	f7ff f9cf 	bl	8002070 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d302      	bcc.n	8002ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d116      	bne.n	8002d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2220      	movs	r2, #32
 8002cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f043 0220 	orr.w	r2, r3, #32
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e020      	b.n	8002d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	0c1b      	lsrs	r3, r3, #16
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d10c      	bne.n	8002d36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	43da      	mvns	r2, r3
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	4013      	ands	r3, r2
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	bf14      	ite	ne
 8002d2e:	2301      	movne	r3, #1
 8002d30:	2300      	moveq	r3, #0
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	e00b      	b.n	8002d4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	43da      	mvns	r2, r3
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	4013      	ands	r3, r2
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	bf14      	ite	ne
 8002d48:	2301      	movne	r3, #1
 8002d4a:	2300      	moveq	r3, #0
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d18d      	bne.n	8002c6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d68:	e02d      	b.n	8002dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f878 	bl	8002e60 <I2C_IsAcknowledgeFailed>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e02d      	b.n	8002dd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d80:	d021      	beq.n	8002dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d82:	f7ff f975 	bl	8002070 <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d302      	bcc.n	8002d98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d116      	bne.n	8002dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2220      	movs	r2, #32
 8002da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f043 0220 	orr.w	r2, r3, #32
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e007      	b.n	8002dd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dd0:	2b80      	cmp	r3, #128	; 0x80
 8002dd2:	d1ca      	bne.n	8002d6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b084      	sub	sp, #16
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	60f8      	str	r0, [r7, #12]
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dea:	e02d      	b.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 f837 	bl	8002e60 <I2C_IsAcknowledgeFailed>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e02d      	b.n	8002e58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e02:	d021      	beq.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e04:	f7ff f934 	bl	8002070 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d302      	bcc.n	8002e1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d116      	bne.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	f043 0220 	orr.w	r2, r3, #32
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e007      	b.n	8002e58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f003 0304 	and.w	r3, r3, #4
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d1ca      	bne.n	8002dec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3710      	adds	r7, #16
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e76:	d11b      	bne.n	8002eb0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e80:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9c:	f043 0204 	orr.w	r2, r3, #4
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e000      	b.n	8002eb2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b083      	sub	sp, #12
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
 8002ec6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	2b20      	cmp	r3, #32
 8002ed2:	d129      	bne.n	8002f28 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0210 	bic.w	r2, r2, #16
 8002efa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f042 0201 	orr.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002f24:	2300      	movs	r3, #0
 8002f26:	e000      	b.n	8002f2a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8002f28:	2302      	movs	r3, #2
  }
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b085      	sub	sp, #20
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
 8002f3e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	2b20      	cmp	r3, #32
 8002f4e:	d12a      	bne.n	8002fa6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2224      	movs	r2, #36	; 0x24
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 0201 	bic.w	r2, r2, #1
 8002f66:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002f70:	89fb      	ldrh	r3, [r7, #14]
 8002f72:	f023 030f 	bic.w	r3, r3, #15
 8002f76:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	89fb      	ldrh	r3, [r7, #14]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	89fa      	ldrh	r2, [r7, #14]
 8002f88:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 0201 	orr.w	r2, r2, #1
 8002f98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	e000      	b.n	8002fa8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
  }
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e0bf      	b.n	8003146 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d106      	bne.n	8002fe0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7fe fb62 	bl	80016a4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	699a      	ldr	r2, [r3, #24]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8002ff6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6999      	ldr	r1, [r3, #24]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800300c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	430a      	orrs	r2, r1
 800301a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6899      	ldr	r1, [r3, #8]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	4b4a      	ldr	r3, [pc, #296]	; (8003150 <HAL_LTDC_Init+0x19c>)
 8003028:	400b      	ands	r3, r1
 800302a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	041b      	lsls	r3, r3, #16
 8003032:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6899      	ldr	r1, [r3, #8]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699a      	ldr	r2, [r3, #24]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	431a      	orrs	r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	68d9      	ldr	r1, [r3, #12]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4b3e      	ldr	r3, [pc, #248]	; (8003150 <HAL_LTDC_Init+0x19c>)
 8003056:	400b      	ands	r3, r1
 8003058:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	041b      	lsls	r3, r3, #16
 8003060:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68d9      	ldr	r1, [r3, #12]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1a      	ldr	r2, [r3, #32]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6919      	ldr	r1, [r3, #16]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	4b33      	ldr	r3, [pc, #204]	; (8003150 <HAL_LTDC_Init+0x19c>)
 8003084:	400b      	ands	r3, r1
 8003086:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308c:	041b      	lsls	r3, r3, #16
 800308e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	6919      	ldr	r1, [r3, #16]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6959      	ldr	r1, [r3, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	4b27      	ldr	r3, [pc, #156]	; (8003150 <HAL_LTDC_Init+0x19c>)
 80030b2:	400b      	ands	r3, r1
 80030b4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ba:	041b      	lsls	r3, r3, #16
 80030bc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	6959      	ldr	r1, [r3, #20]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030da:	021b      	lsls	r3, r3, #8
 80030dc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80030e4:	041b      	lsls	r3, r3, #16
 80030e6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80030f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030fe:	68ba      	ldr	r2, [r7, #8]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4313      	orrs	r3, r2
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800310a:	431a      	orrs	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f042 0206 	orr.w	r2, r2, #6
 8003122:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699a      	ldr	r2, [r3, #24]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 0201 	orr.w	r2, r2, #1
 8003132:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	f000f800 	.word	0xf000f800

08003154 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003154:	b5b0      	push	{r4, r5, r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003166:	2b01      	cmp	r3, #1
 8003168:	d101      	bne.n	800316e <HAL_LTDC_ConfigLayer+0x1a>
 800316a:	2302      	movs	r3, #2
 800316c:	e02c      	b.n	80031c8 <HAL_LTDC_ConfigLayer+0x74>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2202      	movs	r2, #2
 800317a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2134      	movs	r1, #52	; 0x34
 8003184:	fb01 f303 	mul.w	r3, r1, r3
 8003188:	4413      	add	r3, r2
 800318a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	4614      	mov	r4, r2
 8003192:	461d      	mov	r5, r3
 8003194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800319a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800319c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800319e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031a0:	682b      	ldr	r3, [r5, #0]
 80031a2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	68b9      	ldr	r1, [r7, #8]
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 f811 	bl	80031d0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2201      	movs	r2, #1
 80031b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bdb0      	pop	{r4, r5, r7, pc}

080031d0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b089      	sub	sp, #36	; 0x24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	0c1b      	lsrs	r3, r3, #16
 80031e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ec:	4413      	add	r3, r2
 80031ee:	041b      	lsls	r3, r3, #16
 80031f0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	461a      	mov	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	01db      	lsls	r3, r3, #7
 80031fc:	4413      	add	r3, r2
 80031fe:	3384      	adds	r3, #132	; 0x84
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	6812      	ldr	r2, [r2, #0]
 8003206:	4611      	mov	r1, r2
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	01d2      	lsls	r2, r2, #7
 800320c:	440a      	add	r2, r1
 800320e:	3284      	adds	r2, #132	; 0x84
 8003210:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003214:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	0c1b      	lsrs	r3, r3, #16
 8003222:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003226:	4413      	add	r3, r2
 8003228:	1c5a      	adds	r2, r3, #1
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4619      	mov	r1, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	01db      	lsls	r3, r3, #7
 8003234:	440b      	add	r3, r1
 8003236:	3384      	adds	r3, #132	; 0x84
 8003238:	4619      	mov	r1, r3
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	4313      	orrs	r3, r2
 800323e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800324e:	4413      	add	r3, r2
 8003250:	041b      	lsls	r3, r3, #16
 8003252:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	461a      	mov	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	01db      	lsls	r3, r3, #7
 800325e:	4413      	add	r3, r2
 8003260:	3384      	adds	r3, #132	; 0x84
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	4611      	mov	r1, r2
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	01d2      	lsls	r2, r2, #7
 800326e:	440a      	add	r2, r1
 8003270:	3284      	adds	r2, #132	; 0x84
 8003272:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003276:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003286:	4413      	add	r3, r2
 8003288:	1c5a      	adds	r2, r3, #1
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4619      	mov	r1, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	01db      	lsls	r3, r3, #7
 8003294:	440b      	add	r3, r1
 8003296:	3384      	adds	r3, #132	; 0x84
 8003298:	4619      	mov	r1, r3
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	4313      	orrs	r3, r2
 800329e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	461a      	mov	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	01db      	lsls	r3, r3, #7
 80032aa:	4413      	add	r3, r2
 80032ac:	3384      	adds	r3, #132	; 0x84
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	4611      	mov	r1, r2
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	01d2      	lsls	r2, r2, #7
 80032ba:	440a      	add	r2, r1
 80032bc:	3284      	adds	r2, #132	; 0x84
 80032be:	f023 0307 	bic.w	r3, r3, #7
 80032c2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	01db      	lsls	r3, r3, #7
 80032ce:	4413      	add	r3, r2
 80032d0:	3384      	adds	r3, #132	; 0x84
 80032d2:	461a      	mov	r2, r3
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80032e0:	021b      	lsls	r3, r3, #8
 80032e2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80032ea:	041b      	lsls	r3, r3, #16
 80032ec:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	061b      	lsls	r3, r3, #24
 80032f4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	01db      	lsls	r3, r3, #7
 8003300:	4413      	add	r3, r2
 8003302:	3384      	adds	r3, #132	; 0x84
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	461a      	mov	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	01db      	lsls	r3, r3, #7
 8003310:	4413      	add	r3, r2
 8003312:	3384      	adds	r3, #132	; 0x84
 8003314:	461a      	mov	r2, r3
 8003316:	2300      	movs	r3, #0
 8003318:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003320:	461a      	mov	r2, r3
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	431a      	orrs	r2, r3
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	431a      	orrs	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4619      	mov	r1, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	01db      	lsls	r3, r3, #7
 8003334:	440b      	add	r3, r1
 8003336:	3384      	adds	r3, #132	; 0x84
 8003338:	4619      	mov	r1, r3
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	4313      	orrs	r3, r2
 800333e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	01db      	lsls	r3, r3, #7
 800334a:	4413      	add	r3, r2
 800334c:	3384      	adds	r3, #132	; 0x84
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	6812      	ldr	r2, [r2, #0]
 8003354:	4611      	mov	r1, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	01d2      	lsls	r2, r2, #7
 800335a:	440a      	add	r2, r1
 800335c:	3284      	adds	r2, #132	; 0x84
 800335e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003362:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	01db      	lsls	r3, r3, #7
 800336e:	4413      	add	r3, r2
 8003370:	3384      	adds	r3, #132	; 0x84
 8003372:	461a      	mov	r2, r3
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	01db      	lsls	r3, r3, #7
 8003384:	4413      	add	r3, r2
 8003386:	3384      	adds	r3, #132	; 0x84
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	6812      	ldr	r2, [r2, #0]
 800338e:	4611      	mov	r1, r2
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	01d2      	lsls	r2, r2, #7
 8003394:	440a      	add	r2, r1
 8003396:	3284      	adds	r2, #132	; 0x84
 8003398:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800339c:	f023 0307 	bic.w	r3, r3, #7
 80033a0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	68f9      	ldr	r1, [r7, #12]
 80033ac:	6809      	ldr	r1, [r1, #0]
 80033ae:	4608      	mov	r0, r1
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	01c9      	lsls	r1, r1, #7
 80033b4:	4401      	add	r1, r0
 80033b6:	3184      	adds	r1, #132	; 0x84
 80033b8:	4313      	orrs	r3, r2
 80033ba:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	01db      	lsls	r3, r3, #7
 80033c6:	4413      	add	r3, r2
 80033c8:	3384      	adds	r3, #132	; 0x84
 80033ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	461a      	mov	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	01db      	lsls	r3, r3, #7
 80033d6:	4413      	add	r3, r2
 80033d8:	3384      	adds	r3, #132	; 0x84
 80033da:	461a      	mov	r2, r3
 80033dc:	2300      	movs	r3, #0
 80033de:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	461a      	mov	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	01db      	lsls	r3, r3, #7
 80033ea:	4413      	add	r3, r2
 80033ec:	3384      	adds	r3, #132	; 0x84
 80033ee:	461a      	mov	r2, r3
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f4:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d102      	bne.n	8003404 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80033fe:	2304      	movs	r3, #4
 8003400:	61fb      	str	r3, [r7, #28]
 8003402:	e01b      	b.n	800343c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d102      	bne.n	8003412 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800340c:	2303      	movs	r3, #3
 800340e:	61fb      	str	r3, [r7, #28]
 8003410:	e014      	b.n	800343c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	2b04      	cmp	r3, #4
 8003418:	d00b      	beq.n	8003432 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800341e:	2b02      	cmp	r3, #2
 8003420:	d007      	beq.n	8003432 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003426:	2b03      	cmp	r3, #3
 8003428:	d003      	beq.n	8003432 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800342e:	2b07      	cmp	r3, #7
 8003430:	d102      	bne.n	8003438 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8003432:	2302      	movs	r3, #2
 8003434:	61fb      	str	r3, [r7, #28]
 8003436:	e001      	b.n	800343c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8003438:	2301      	movs	r3, #1
 800343a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	461a      	mov	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	01db      	lsls	r3, r3, #7
 8003446:	4413      	add	r3, r2
 8003448:	3384      	adds	r3, #132	; 0x84
 800344a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	4611      	mov	r1, r2
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	01d2      	lsls	r2, r2, #7
 8003456:	440a      	add	r2, r1
 8003458:	3284      	adds	r2, #132	; 0x84
 800345a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800345e:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003464:	69fa      	ldr	r2, [r7, #28]
 8003466:	fb02 f303 	mul.w	r3, r2, r3
 800346a:	041a      	lsls	r2, r3, #16
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	1acb      	subs	r3, r1, r3
 8003476:	69f9      	ldr	r1, [r7, #28]
 8003478:	fb01 f303 	mul.w	r3, r1, r3
 800347c:	3303      	adds	r3, #3
 800347e:	68f9      	ldr	r1, [r7, #12]
 8003480:	6809      	ldr	r1, [r1, #0]
 8003482:	4608      	mov	r0, r1
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	01c9      	lsls	r1, r1, #7
 8003488:	4401      	add	r1, r0
 800348a:	3184      	adds	r1, #132	; 0x84
 800348c:	4313      	orrs	r3, r2
 800348e:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	01db      	lsls	r3, r3, #7
 800349a:	4413      	add	r3, r2
 800349c:	3384      	adds	r3, #132	; 0x84
 800349e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	6812      	ldr	r2, [r2, #0]
 80034a4:	4611      	mov	r1, r2
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	01d2      	lsls	r2, r2, #7
 80034aa:	440a      	add	r2, r1
 80034ac:	3284      	adds	r2, #132	; 0x84
 80034ae:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80034b2:	f023 0307 	bic.w	r3, r3, #7
 80034b6:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	461a      	mov	r2, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	01db      	lsls	r3, r3, #7
 80034c2:	4413      	add	r3, r2
 80034c4:	3384      	adds	r3, #132	; 0x84
 80034c6:	461a      	mov	r2, r3
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034cc:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	01db      	lsls	r3, r3, #7
 80034d8:	4413      	add	r3, r2
 80034da:	3384      	adds	r3, #132	; 0x84
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	4611      	mov	r1, r2
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	01d2      	lsls	r2, r2, #7
 80034e8:	440a      	add	r2, r1
 80034ea:	3284      	adds	r2, #132	; 0x84
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6013      	str	r3, [r2, #0]
}
 80034f2:	bf00      	nop
 80034f4:	3724      	adds	r7, #36	; 0x24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
	...

08003500 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e264      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d075      	beq.n	800360a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800351e:	4ba3      	ldr	r3, [pc, #652]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 030c 	and.w	r3, r3, #12
 8003526:	2b04      	cmp	r3, #4
 8003528:	d00c      	beq.n	8003544 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800352a:	4ba0      	ldr	r3, [pc, #640]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003532:	2b08      	cmp	r3, #8
 8003534:	d112      	bne.n	800355c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003536:	4b9d      	ldr	r3, [pc, #628]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800353e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003542:	d10b      	bne.n	800355c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003544:	4b99      	ldr	r3, [pc, #612]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d05b      	beq.n	8003608 <HAL_RCC_OscConfig+0x108>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d157      	bne.n	8003608 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e23f      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003564:	d106      	bne.n	8003574 <HAL_RCC_OscConfig+0x74>
 8003566:	4b91      	ldr	r3, [pc, #580]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a90      	ldr	r2, [pc, #576]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800356c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	e01d      	b.n	80035b0 <HAL_RCC_OscConfig+0xb0>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800357c:	d10c      	bne.n	8003598 <HAL_RCC_OscConfig+0x98>
 800357e:	4b8b      	ldr	r3, [pc, #556]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a8a      	ldr	r2, [pc, #552]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003584:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b88      	ldr	r3, [pc, #544]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a87      	ldr	r2, [pc, #540]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003594:	6013      	str	r3, [r2, #0]
 8003596:	e00b      	b.n	80035b0 <HAL_RCC_OscConfig+0xb0>
 8003598:	4b84      	ldr	r3, [pc, #528]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a83      	ldr	r2, [pc, #524]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800359e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035a2:	6013      	str	r3, [r2, #0]
 80035a4:	4b81      	ldr	r3, [pc, #516]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a80      	ldr	r2, [pc, #512]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d013      	beq.n	80035e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7fe fd5a 	bl	8002070 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035c0:	f7fe fd56 	bl	8002070 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b64      	cmp	r3, #100	; 0x64
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e204      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035d2:	4b76      	ldr	r3, [pc, #472]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0f0      	beq.n	80035c0 <HAL_RCC_OscConfig+0xc0>
 80035de:	e014      	b.n	800360a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7fe fd46 	bl	8002070 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035e8:	f7fe fd42 	bl	8002070 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b64      	cmp	r3, #100	; 0x64
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e1f0      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035fa:	4b6c      	ldr	r3, [pc, #432]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0xe8>
 8003606:	e000      	b.n	800360a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d063      	beq.n	80036de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003616:	4b65      	ldr	r3, [pc, #404]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 030c 	and.w	r3, r3, #12
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00b      	beq.n	800363a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003622:	4b62      	ldr	r3, [pc, #392]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800362a:	2b08      	cmp	r3, #8
 800362c:	d11c      	bne.n	8003668 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800362e:	4b5f      	ldr	r3, [pc, #380]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d116      	bne.n	8003668 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800363a:	4b5c      	ldr	r3, [pc, #368]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <HAL_RCC_OscConfig+0x152>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d001      	beq.n	8003652 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e1c4      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003652:	4b56      	ldr	r3, [pc, #344]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4952      	ldr	r1, [pc, #328]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003662:	4313      	orrs	r3, r2
 8003664:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003666:	e03a      	b.n	80036de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d020      	beq.n	80036b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003670:	4b4f      	ldr	r3, [pc, #316]	; (80037b0 <HAL_RCC_OscConfig+0x2b0>)
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003676:	f7fe fcfb 	bl	8002070 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800367e:	f7fe fcf7 	bl	8002070 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e1a5      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003690:	4b46      	ldr	r3, [pc, #280]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0f0      	beq.n	800367e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800369c:	4b43      	ldr	r3, [pc, #268]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4940      	ldr	r1, [pc, #256]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	600b      	str	r3, [r1, #0]
 80036b0:	e015      	b.n	80036de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036b2:	4b3f      	ldr	r3, [pc, #252]	; (80037b0 <HAL_RCC_OscConfig+0x2b0>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b8:	f7fe fcda 	bl	8002070 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036c0:	f7fe fcd6 	bl	8002070 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e184      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036d2:	4b36      	ldr	r3, [pc, #216]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d030      	beq.n	800374c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d016      	beq.n	8003720 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036f2:	4b30      	ldr	r3, [pc, #192]	; (80037b4 <HAL_RCC_OscConfig+0x2b4>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f8:	f7fe fcba 	bl	8002070 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003700:	f7fe fcb6 	bl	8002070 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e164      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003712:	4b26      	ldr	r3, [pc, #152]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0x200>
 800371e:	e015      	b.n	800374c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003720:	4b24      	ldr	r3, [pc, #144]	; (80037b4 <HAL_RCC_OscConfig+0x2b4>)
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003726:	f7fe fca3 	bl	8002070 <HAL_GetTick>
 800372a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372c:	e008      	b.n	8003740 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800372e:	f7fe fc9f 	bl	8002070 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d901      	bls.n	8003740 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e14d      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003740:	4b1a      	ldr	r3, [pc, #104]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1f0      	bne.n	800372e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80a0 	beq.w	800389a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800375a:	2300      	movs	r3, #0
 800375c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800375e:	4b13      	ldr	r3, [pc, #76]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10f      	bne.n	800378a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376a:	2300      	movs	r3, #0
 800376c:	60bb      	str	r3, [r7, #8]
 800376e:	4b0f      	ldr	r3, [pc, #60]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	4a0e      	ldr	r2, [pc, #56]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003778:	6413      	str	r3, [r2, #64]	; 0x40
 800377a:	4b0c      	ldr	r3, [pc, #48]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003782:	60bb      	str	r3, [r7, #8]
 8003784:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003786:	2301      	movs	r3, #1
 8003788:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800378a:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <HAL_RCC_OscConfig+0x2b8>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003792:	2b00      	cmp	r3, #0
 8003794:	d121      	bne.n	80037da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003796:	4b08      	ldr	r3, [pc, #32]	; (80037b8 <HAL_RCC_OscConfig+0x2b8>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a07      	ldr	r2, [pc, #28]	; (80037b8 <HAL_RCC_OscConfig+0x2b8>)
 800379c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a2:	f7fe fc65 	bl	8002070 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a8:	e011      	b.n	80037ce <HAL_RCC_OscConfig+0x2ce>
 80037aa:	bf00      	nop
 80037ac:	40023800 	.word	0x40023800
 80037b0:	42470000 	.word	0x42470000
 80037b4:	42470e80 	.word	0x42470e80
 80037b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037bc:	f7fe fc58 	bl	8002070 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e106      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ce:	4b85      	ldr	r3, [pc, #532]	; (80039e4 <HAL_RCC_OscConfig+0x4e4>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d106      	bne.n	80037f0 <HAL_RCC_OscConfig+0x2f0>
 80037e2:	4b81      	ldr	r3, [pc, #516]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e6:	4a80      	ldr	r2, [pc, #512]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	6713      	str	r3, [r2, #112]	; 0x70
 80037ee:	e01c      	b.n	800382a <HAL_RCC_OscConfig+0x32a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	2b05      	cmp	r3, #5
 80037f6:	d10c      	bne.n	8003812 <HAL_RCC_OscConfig+0x312>
 80037f8:	4b7b      	ldr	r3, [pc, #492]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 80037fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037fc:	4a7a      	ldr	r2, [pc, #488]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 80037fe:	f043 0304 	orr.w	r3, r3, #4
 8003802:	6713      	str	r3, [r2, #112]	; 0x70
 8003804:	4b78      	ldr	r3, [pc, #480]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	4a77      	ldr	r2, [pc, #476]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 800380a:	f043 0301 	orr.w	r3, r3, #1
 800380e:	6713      	str	r3, [r2, #112]	; 0x70
 8003810:	e00b      	b.n	800382a <HAL_RCC_OscConfig+0x32a>
 8003812:	4b75      	ldr	r3, [pc, #468]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003816:	4a74      	ldr	r2, [pc, #464]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	6713      	str	r3, [r2, #112]	; 0x70
 800381e:	4b72      	ldr	r3, [pc, #456]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003822:	4a71      	ldr	r2, [pc, #452]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003824:	f023 0304 	bic.w	r3, r3, #4
 8003828:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d015      	beq.n	800385e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003832:	f7fe fc1d 	bl	8002070 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003838:	e00a      	b.n	8003850 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800383a:	f7fe fc19 	bl	8002070 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f241 3288 	movw	r2, #5000	; 0x1388
 8003848:	4293      	cmp	r3, r2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e0c5      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003850:	4b65      	ldr	r3, [pc, #404]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0ee      	beq.n	800383a <HAL_RCC_OscConfig+0x33a>
 800385c:	e014      	b.n	8003888 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800385e:	f7fe fc07 	bl	8002070 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003864:	e00a      	b.n	800387c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003866:	f7fe fc03 	bl	8002070 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f241 3288 	movw	r2, #5000	; 0x1388
 8003874:	4293      	cmp	r3, r2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e0af      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800387c:	4b5a      	ldr	r3, [pc, #360]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1ee      	bne.n	8003866 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d105      	bne.n	800389a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800388e:	4b56      	ldr	r3, [pc, #344]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	4a55      	ldr	r2, [pc, #340]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003894:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003898:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 809b 	beq.w	80039da <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038a4:	4b50      	ldr	r3, [pc, #320]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 030c 	and.w	r3, r3, #12
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d05c      	beq.n	800396a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d141      	bne.n	800393c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b8:	4b4c      	ldr	r3, [pc, #304]	; (80039ec <HAL_RCC_OscConfig+0x4ec>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038be:	f7fe fbd7 	bl	8002070 <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038c6:	f7fe fbd3 	bl	8002070 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e081      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d8:	4b43      	ldr	r3, [pc, #268]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f0      	bne.n	80038c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69da      	ldr	r2, [r3, #28]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f2:	019b      	lsls	r3, r3, #6
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fa:	085b      	lsrs	r3, r3, #1
 80038fc:	3b01      	subs	r3, #1
 80038fe:	041b      	lsls	r3, r3, #16
 8003900:	431a      	orrs	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003906:	061b      	lsls	r3, r3, #24
 8003908:	4937      	ldr	r1, [pc, #220]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 800390a:	4313      	orrs	r3, r2
 800390c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800390e:	4b37      	ldr	r3, [pc, #220]	; (80039ec <HAL_RCC_OscConfig+0x4ec>)
 8003910:	2201      	movs	r2, #1
 8003912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003914:	f7fe fbac 	bl	8002070 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800391c:	f7fe fba8 	bl	8002070 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e056      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392e:	4b2e      	ldr	r3, [pc, #184]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0f0      	beq.n	800391c <HAL_RCC_OscConfig+0x41c>
 800393a:	e04e      	b.n	80039da <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800393c:	4b2b      	ldr	r3, [pc, #172]	; (80039ec <HAL_RCC_OscConfig+0x4ec>)
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003942:	f7fe fb95 	bl	8002070 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800394a:	f7fe fb91 	bl	8002070 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e03f      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800395c:	4b22      	ldr	r3, [pc, #136]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1f0      	bne.n	800394a <HAL_RCC_OscConfig+0x44a>
 8003968:	e037      	b.n	80039da <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d101      	bne.n	8003976 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e032      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003976:	4b1c      	ldr	r3, [pc, #112]	; (80039e8 <HAL_RCC_OscConfig+0x4e8>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d028      	beq.n	80039d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800398e:	429a      	cmp	r2, r3
 8003990:	d121      	bne.n	80039d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800399c:	429a      	cmp	r2, r3
 800399e:	d11a      	bne.n	80039d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039a6:	4013      	ands	r3, r2
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039ac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d111      	bne.n	80039d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039bc:	085b      	lsrs	r3, r3, #1
 80039be:	3b01      	subs	r3, #1
 80039c0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d107      	bne.n	80039d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d001      	beq.n	80039da <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3718      	adds	r7, #24
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40007000 	.word	0x40007000
 80039e8:	40023800 	.word	0x40023800
 80039ec:	42470060 	.word	0x42470060

080039f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e0cc      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a04:	4b68      	ldr	r3, [pc, #416]	; (8003ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 030f 	and.w	r3, r3, #15
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d90c      	bls.n	8003a2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a12:	4b65      	ldr	r3, [pc, #404]	; (8003ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a1a:	4b63      	ldr	r3, [pc, #396]	; (8003ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d001      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e0b8      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d020      	beq.n	8003a7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d005      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a44:	4b59      	ldr	r3, [pc, #356]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	4a58      	ldr	r2, [pc, #352]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0308 	and.w	r3, r3, #8
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a5c:	4b53      	ldr	r3, [pc, #332]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	4a52      	ldr	r2, [pc, #328]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003a62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a68:	4b50      	ldr	r3, [pc, #320]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	494d      	ldr	r1, [pc, #308]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d044      	beq.n	8003b10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d107      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a8e:	4b47      	ldr	r3, [pc, #284]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d119      	bne.n	8003ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e07f      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d003      	beq.n	8003aae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aaa:	2b03      	cmp	r3, #3
 8003aac:	d107      	bne.n	8003abe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aae:	4b3f      	ldr	r3, [pc, #252]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e06f      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003abe:	4b3b      	ldr	r3, [pc, #236]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e067      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ace:	4b37      	ldr	r3, [pc, #220]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f023 0203 	bic.w	r2, r3, #3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	4934      	ldr	r1, [pc, #208]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ae0:	f7fe fac6 	bl	8002070 <HAL_GetTick>
 8003ae4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae6:	e00a      	b.n	8003afe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ae8:	f7fe fac2 	bl	8002070 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e04f      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003afe:	4b2b      	ldr	r3, [pc, #172]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 020c 	and.w	r2, r3, #12
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d1eb      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b10:	4b25      	ldr	r3, [pc, #148]	; (8003ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 030f 	and.w	r3, r3, #15
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d20c      	bcs.n	8003b38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1e:	4b22      	ldr	r3, [pc, #136]	; (8003ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b26:	4b20      	ldr	r3, [pc, #128]	; (8003ba8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d001      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e032      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d008      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b44:	4b19      	ldr	r3, [pc, #100]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	4916      	ldr	r1, [pc, #88]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d009      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b62:	4b12      	ldr	r3, [pc, #72]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	490e      	ldr	r1, [pc, #56]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b76:	f000 f821 	bl	8003bbc <HAL_RCC_GetSysClockFreq>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <HAL_RCC_ClockConfig+0x1bc>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	091b      	lsrs	r3, r3, #4
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	490a      	ldr	r1, [pc, #40]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b88:	5ccb      	ldrb	r3, [r1, r3]
 8003b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b8e:	4a09      	ldr	r2, [pc, #36]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b92:	4b09      	ldr	r3, [pc, #36]	; (8003bb8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7fe fa26 	bl	8001fe8 <HAL_InitTick>

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	40023c00 	.word	0x40023c00
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	08007940 	.word	0x08007940
 8003bb4:	20000000 	.word	0x20000000
 8003bb8:	20000004 	.word	0x20000004

08003bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bbc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	607b      	str	r3, [r7, #4]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	2300      	movs	r3, #0
 8003bce:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bd4:	4b67      	ldr	r3, [pc, #412]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f003 030c 	and.w	r3, r3, #12
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d00d      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x40>
 8003be0:	2b08      	cmp	r3, #8
 8003be2:	f200 80bd 	bhi.w	8003d60 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d002      	beq.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x34>
 8003bea:	2b04      	cmp	r3, #4
 8003bec:	d003      	beq.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bee:	e0b7      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bf0:	4b61      	ldr	r3, [pc, #388]	; (8003d78 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003bf2:	60bb      	str	r3, [r7, #8]
       break;
 8003bf4:	e0b7      	b.n	8003d66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bf6:	4b61      	ldr	r3, [pc, #388]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003bf8:	60bb      	str	r3, [r7, #8]
      break;
 8003bfa:	e0b4      	b.n	8003d66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bfc:	4b5d      	ldr	r3, [pc, #372]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c04:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c06:	4b5b      	ldr	r3, [pc, #364]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d04d      	beq.n	8003cae <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c12:	4b58      	ldr	r3, [pc, #352]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	099b      	lsrs	r3, r3, #6
 8003c18:	461a      	mov	r2, r3
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c22:	f04f 0100 	mov.w	r1, #0
 8003c26:	ea02 0800 	and.w	r8, r2, r0
 8003c2a:	ea03 0901 	and.w	r9, r3, r1
 8003c2e:	4640      	mov	r0, r8
 8003c30:	4649      	mov	r1, r9
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	014b      	lsls	r3, r1, #5
 8003c3c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c40:	0142      	lsls	r2, r0, #5
 8003c42:	4610      	mov	r0, r2
 8003c44:	4619      	mov	r1, r3
 8003c46:	ebb0 0008 	subs.w	r0, r0, r8
 8003c4a:	eb61 0109 	sbc.w	r1, r1, r9
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	f04f 0300 	mov.w	r3, #0
 8003c56:	018b      	lsls	r3, r1, #6
 8003c58:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c5c:	0182      	lsls	r2, r0, #6
 8003c5e:	1a12      	subs	r2, r2, r0
 8003c60:	eb63 0301 	sbc.w	r3, r3, r1
 8003c64:	f04f 0000 	mov.w	r0, #0
 8003c68:	f04f 0100 	mov.w	r1, #0
 8003c6c:	00d9      	lsls	r1, r3, #3
 8003c6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c72:	00d0      	lsls	r0, r2, #3
 8003c74:	4602      	mov	r2, r0
 8003c76:	460b      	mov	r3, r1
 8003c78:	eb12 0208 	adds.w	r2, r2, r8
 8003c7c:	eb43 0309 	adc.w	r3, r3, r9
 8003c80:	f04f 0000 	mov.w	r0, #0
 8003c84:	f04f 0100 	mov.w	r1, #0
 8003c88:	0259      	lsls	r1, r3, #9
 8003c8a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003c8e:	0250      	lsls	r0, r2, #9
 8003c90:	4602      	mov	r2, r0
 8003c92:	460b      	mov	r3, r1
 8003c94:	4610      	mov	r0, r2
 8003c96:	4619      	mov	r1, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	f7fc ff92 	bl	8000bc8 <__aeabi_uldivmod>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	4613      	mov	r3, r2
 8003caa:	60fb      	str	r3, [r7, #12]
 8003cac:	e04a      	b.n	8003d44 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cae:	4b31      	ldr	r3, [pc, #196]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	099b      	lsrs	r3, r3, #6
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cbe:	f04f 0100 	mov.w	r1, #0
 8003cc2:	ea02 0400 	and.w	r4, r2, r0
 8003cc6:	ea03 0501 	and.w	r5, r3, r1
 8003cca:	4620      	mov	r0, r4
 8003ccc:	4629      	mov	r1, r5
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	f04f 0300 	mov.w	r3, #0
 8003cd6:	014b      	lsls	r3, r1, #5
 8003cd8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003cdc:	0142      	lsls	r2, r0, #5
 8003cde:	4610      	mov	r0, r2
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	1b00      	subs	r0, r0, r4
 8003ce4:	eb61 0105 	sbc.w	r1, r1, r5
 8003ce8:	f04f 0200 	mov.w	r2, #0
 8003cec:	f04f 0300 	mov.w	r3, #0
 8003cf0:	018b      	lsls	r3, r1, #6
 8003cf2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003cf6:	0182      	lsls	r2, r0, #6
 8003cf8:	1a12      	subs	r2, r2, r0
 8003cfa:	eb63 0301 	sbc.w	r3, r3, r1
 8003cfe:	f04f 0000 	mov.w	r0, #0
 8003d02:	f04f 0100 	mov.w	r1, #0
 8003d06:	00d9      	lsls	r1, r3, #3
 8003d08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d0c:	00d0      	lsls	r0, r2, #3
 8003d0e:	4602      	mov	r2, r0
 8003d10:	460b      	mov	r3, r1
 8003d12:	1912      	adds	r2, r2, r4
 8003d14:	eb45 0303 	adc.w	r3, r5, r3
 8003d18:	f04f 0000 	mov.w	r0, #0
 8003d1c:	f04f 0100 	mov.w	r1, #0
 8003d20:	0299      	lsls	r1, r3, #10
 8003d22:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003d26:	0290      	lsls	r0, r2, #10
 8003d28:	4602      	mov	r2, r0
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4610      	mov	r0, r2
 8003d2e:	4619      	mov	r1, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	461a      	mov	r2, r3
 8003d34:	f04f 0300 	mov.w	r3, #0
 8003d38:	f7fc ff46 	bl	8000bc8 <__aeabi_uldivmod>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	4613      	mov	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d44:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	0c1b      	lsrs	r3, r3, #16
 8003d4a:	f003 0303 	and.w	r3, r3, #3
 8003d4e:	3301      	adds	r3, #1
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	60bb      	str	r3, [r7, #8]
      break;
 8003d5e:	e002      	b.n	8003d66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d60:	4b05      	ldr	r3, [pc, #20]	; (8003d78 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003d62:	60bb      	str	r3, [r7, #8]
      break;
 8003d64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d66:	68bb      	ldr	r3, [r7, #8]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003d72:	bf00      	nop
 8003d74:	40023800 	.word	0x40023800
 8003d78:	00f42400 	.word	0x00f42400
 8003d7c:	007a1200 	.word	0x007a1200

08003d80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d84:	4b03      	ldr	r3, [pc, #12]	; (8003d94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d86:	681b      	ldr	r3, [r3, #0]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	20000000 	.word	0x20000000

08003d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d9c:	f7ff fff0 	bl	8003d80 <HAL_RCC_GetHCLKFreq>
 8003da0:	4602      	mov	r2, r0
 8003da2:	4b05      	ldr	r3, [pc, #20]	; (8003db8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	0a9b      	lsrs	r3, r3, #10
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	4903      	ldr	r1, [pc, #12]	; (8003dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dae:	5ccb      	ldrb	r3, [r1, r3]
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40023800 	.word	0x40023800
 8003dbc:	08007950 	.word	0x08007950

08003dc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d10b      	bne.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d105      	bne.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d075      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003df4:	4bad      	ldr	r3, [pc, #692]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003dfa:	f7fe f939 	bl	8002070 <HAL_GetTick>
 8003dfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e00:	e008      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003e02:	f7fe f935 	bl	8002070 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e18b      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e14:	4ba6      	ldr	r3, [pc, #664]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1f0      	bne.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d009      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	019a      	lsls	r2, r3, #6
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	071b      	lsls	r3, r3, #28
 8003e38:	499d      	ldr	r1, [pc, #628]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01f      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e4c:	4b98      	ldr	r3, [pc, #608]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e52:	0f1b      	lsrs	r3, r3, #28
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	019a      	lsls	r2, r3, #6
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	061b      	lsls	r3, r3, #24
 8003e66:	431a      	orrs	r2, r3
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	071b      	lsls	r3, r3, #28
 8003e6c:	4990      	ldr	r1, [pc, #576]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003e74:	4b8e      	ldr	r3, [pc, #568]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e7a:	f023 021f 	bic.w	r2, r3, #31
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	3b01      	subs	r3, #1
 8003e84:	498a      	ldr	r1, [pc, #552]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00d      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	019a      	lsls	r2, r3, #6
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	061b      	lsls	r3, r3, #24
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	071b      	lsls	r3, r3, #28
 8003eac:	4980      	ldr	r1, [pc, #512]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003eb4:	4b7d      	ldr	r3, [pc, #500]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003eba:	f7fe f8d9 	bl	8002070 <HAL_GetTick>
 8003ebe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ec0:	e008      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003ec2:	f7fe f8d5 	bl	8002070 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d901      	bls.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e12b      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ed4:	4b76      	ldr	r3, [pc, #472]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d0f0      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d105      	bne.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d079      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ef8:	4b6e      	ldr	r3, [pc, #440]	; (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003efe:	f7fe f8b7 	bl	8002070 <HAL_GetTick>
 8003f02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f04:	e008      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003f06:	f7fe f8b3 	bl	8002070 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e109      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f18:	4b65      	ldr	r3, [pc, #404]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f24:	d0ef      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0304 	and.w	r3, r3, #4
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d020      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f32:	4b5f      	ldr	r3, [pc, #380]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f38:	0f1b      	lsrs	r3, r3, #28
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	019a      	lsls	r2, r3, #6
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	061b      	lsls	r3, r3, #24
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	071b      	lsls	r3, r3, #28
 8003f52:	4957      	ldr	r1, [pc, #348]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003f5a:	4b55      	ldr	r3, [pc, #340]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f60:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	021b      	lsls	r3, r3, #8
 8003f6c:	4950      	ldr	r1, [pc, #320]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0308 	and.w	r3, r3, #8
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01e      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f80:	4b4b      	ldr	r3, [pc, #300]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f86:	0e1b      	lsrs	r3, r3, #24
 8003f88:	f003 030f 	and.w	r3, r3, #15
 8003f8c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	019a      	lsls	r2, r3, #6
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	061b      	lsls	r3, r3, #24
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	071b      	lsls	r3, r3, #28
 8003fa0:	4943      	ldr	r1, [pc, #268]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003fa8:	4b41      	ldr	r3, [pc, #260]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003faa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb6:	493e      	ldr	r1, [pc, #248]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003fbe:	4b3d      	ldr	r3, [pc, #244]	; (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fc4:	f7fe f854 	bl	8002070 <HAL_GetTick>
 8003fc8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003fca:	e008      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003fcc:	f7fe f850 	bl	8002070 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e0a6      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003fde:	4b34      	ldr	r3, [pc, #208]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fe6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003fea:	d1ef      	bne.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0320 	and.w	r3, r3, #32
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 808d 	beq.w	8004114 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	4b2c      	ldr	r3, [pc, #176]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	4a2b      	ldr	r2, [pc, #172]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004008:	6413      	str	r3, [r2, #64]	; 0x40
 800400a:	4b29      	ldr	r3, [pc, #164]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004016:	4b28      	ldr	r3, [pc, #160]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a27      	ldr	r2, [pc, #156]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800401c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004020:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004022:	f7fe f825 	bl	8002070 <HAL_GetTick>
 8004026:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004028:	e008      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800402a:	f7fe f821 	bl	8002070 <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d901      	bls.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e077      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800403c:	4b1e      	ldr	r3, [pc, #120]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0f0      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004048:	4b19      	ldr	r3, [pc, #100]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800404a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004050:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d039      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	429a      	cmp	r2, r3
 8004064:	d032      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004066:	4b12      	ldr	r3, [pc, #72]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800406a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800406e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004070:	4b12      	ldr	r3, [pc, #72]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004076:	4b11      	ldr	r3, [pc, #68]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800407c:	4a0c      	ldr	r2, [pc, #48]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004082:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b01      	cmp	r3, #1
 800408c:	d11e      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800408e:	f7fd ffef 	bl	8002070 <HAL_GetTick>
 8004092:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004094:	e014      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004096:	f7fd ffeb 	bl	8002070 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d90b      	bls.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e03f      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80040ac:	42470068 	.word	0x42470068
 80040b0:	40023800 	.word	0x40023800
 80040b4:	42470070 	.word	0x42470070
 80040b8:	40007000 	.word	0x40007000
 80040bc:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c0:	4b1c      	ldr	r3, [pc, #112]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0e4      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040d8:	d10d      	bne.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80040da:	4b16      	ldr	r3, [pc, #88]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80040ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ee:	4911      	ldr	r1, [pc, #68]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	608b      	str	r3, [r1, #8]
 80040f4:	e005      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80040f6:	4b0f      	ldr	r3, [pc, #60]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	4a0e      	ldr	r2, [pc, #56]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040fc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004100:	6093      	str	r3, [r2, #8]
 8004102:	4b0c      	ldr	r3, [pc, #48]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004104:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800410e:	4909      	ldr	r1, [pc, #36]	; (8004134 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004110:	4313      	orrs	r3, r2
 8004112:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0310 	and.w	r3, r3, #16
 800411c:	2b00      	cmp	r3, #0
 800411e:	d004      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004126:	4b04      	ldr	r3, [pc, #16]	; (8004138 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004128:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	40023800 	.word	0x40023800
 8004138:	424711e0 	.word	0x424711e0

0800413c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e041      	b.n	80041d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d106      	bne.n	8004168 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7fd fe86 	bl	8001e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2202      	movs	r2, #2
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3304      	adds	r3, #4
 8004178:	4619      	mov	r1, r3
 800417a:	4610      	mov	r0, r2
 800417c:	f000 fb42 	bl	8004804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3708      	adds	r7, #8
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
	...

080041dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d001      	beq.n	80041f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e046      	b.n	8004282 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a23      	ldr	r2, [pc, #140]	; (8004290 <HAL_TIM_Base_Start+0xb4>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d022      	beq.n	800424c <HAL_TIM_Base_Start+0x70>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800420e:	d01d      	beq.n	800424c <HAL_TIM_Base_Start+0x70>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a1f      	ldr	r2, [pc, #124]	; (8004294 <HAL_TIM_Base_Start+0xb8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d018      	beq.n	800424c <HAL_TIM_Base_Start+0x70>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a1e      	ldr	r2, [pc, #120]	; (8004298 <HAL_TIM_Base_Start+0xbc>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d013      	beq.n	800424c <HAL_TIM_Base_Start+0x70>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a1c      	ldr	r2, [pc, #112]	; (800429c <HAL_TIM_Base_Start+0xc0>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d00e      	beq.n	800424c <HAL_TIM_Base_Start+0x70>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a1b      	ldr	r2, [pc, #108]	; (80042a0 <HAL_TIM_Base_Start+0xc4>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d009      	beq.n	800424c <HAL_TIM_Base_Start+0x70>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a19      	ldr	r2, [pc, #100]	; (80042a4 <HAL_TIM_Base_Start+0xc8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d004      	beq.n	800424c <HAL_TIM_Base_Start+0x70>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a18      	ldr	r2, [pc, #96]	; (80042a8 <HAL_TIM_Base_Start+0xcc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d111      	bne.n	8004270 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 0307 	and.w	r3, r3, #7
 8004256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b06      	cmp	r3, #6
 800425c:	d010      	beq.n	8004280 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f042 0201 	orr.w	r2, r2, #1
 800426c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800426e:	e007      	b.n	8004280 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40010000 	.word	0x40010000
 8004294:	40000400 	.word	0x40000400
 8004298:	40000800 	.word	0x40000800
 800429c:	40000c00 	.word	0x40000c00
 80042a0:	40010400 	.word	0x40010400
 80042a4:	40014000 	.word	0x40014000
 80042a8:	40001800 	.word	0x40001800

080042ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e041      	b.n	8004342 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d106      	bne.n	80042d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f839 	bl	800434a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	3304      	adds	r3, #4
 80042e8:	4619      	mov	r1, r3
 80042ea:	4610      	mov	r0, r2
 80042ec:	f000 fa8a 	bl	8004804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
	...

08004360 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d109      	bne.n	8004384 <HAL_TIM_PWM_Start+0x24>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b01      	cmp	r3, #1
 800437a:	bf14      	ite	ne
 800437c:	2301      	movne	r3, #1
 800437e:	2300      	moveq	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	e022      	b.n	80043ca <HAL_TIM_PWM_Start+0x6a>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	2b04      	cmp	r3, #4
 8004388:	d109      	bne.n	800439e <HAL_TIM_PWM_Start+0x3e>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b01      	cmp	r3, #1
 8004394:	bf14      	ite	ne
 8004396:	2301      	movne	r3, #1
 8004398:	2300      	moveq	r3, #0
 800439a:	b2db      	uxtb	r3, r3
 800439c:	e015      	b.n	80043ca <HAL_TIM_PWM_Start+0x6a>
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d109      	bne.n	80043b8 <HAL_TIM_PWM_Start+0x58>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	bf14      	ite	ne
 80043b0:	2301      	movne	r3, #1
 80043b2:	2300      	moveq	r3, #0
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	e008      	b.n	80043ca <HAL_TIM_PWM_Start+0x6a>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	bf14      	ite	ne
 80043c4:	2301      	movne	r3, #1
 80043c6:	2300      	moveq	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e07c      	b.n	80044cc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d104      	bne.n	80043e2 <HAL_TIM_PWM_Start+0x82>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2202      	movs	r2, #2
 80043dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043e0:	e013      	b.n	800440a <HAL_TIM_PWM_Start+0xaa>
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	2b04      	cmp	r3, #4
 80043e6:	d104      	bne.n	80043f2 <HAL_TIM_PWM_Start+0x92>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2202      	movs	r2, #2
 80043ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043f0:	e00b      	b.n	800440a <HAL_TIM_PWM_Start+0xaa>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b08      	cmp	r3, #8
 80043f6:	d104      	bne.n	8004402 <HAL_TIM_PWM_Start+0xa2>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004400:	e003      	b.n	800440a <HAL_TIM_PWM_Start+0xaa>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2202      	movs	r2, #2
 8004406:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2201      	movs	r2, #1
 8004410:	6839      	ldr	r1, [r7, #0]
 8004412:	4618      	mov	r0, r3
 8004414:	f000 fce0 	bl	8004dd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a2d      	ldr	r2, [pc, #180]	; (80044d4 <HAL_TIM_PWM_Start+0x174>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d004      	beq.n	800442c <HAL_TIM_PWM_Start+0xcc>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a2c      	ldr	r2, [pc, #176]	; (80044d8 <HAL_TIM_PWM_Start+0x178>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d101      	bne.n	8004430 <HAL_TIM_PWM_Start+0xd0>
 800442c:	2301      	movs	r3, #1
 800442e:	e000      	b.n	8004432 <HAL_TIM_PWM_Start+0xd2>
 8004430:	2300      	movs	r3, #0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d007      	beq.n	8004446 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004444:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a22      	ldr	r2, [pc, #136]	; (80044d4 <HAL_TIM_PWM_Start+0x174>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d022      	beq.n	8004496 <HAL_TIM_PWM_Start+0x136>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004458:	d01d      	beq.n	8004496 <HAL_TIM_PWM_Start+0x136>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a1f      	ldr	r2, [pc, #124]	; (80044dc <HAL_TIM_PWM_Start+0x17c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d018      	beq.n	8004496 <HAL_TIM_PWM_Start+0x136>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a1d      	ldr	r2, [pc, #116]	; (80044e0 <HAL_TIM_PWM_Start+0x180>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d013      	beq.n	8004496 <HAL_TIM_PWM_Start+0x136>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a1c      	ldr	r2, [pc, #112]	; (80044e4 <HAL_TIM_PWM_Start+0x184>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d00e      	beq.n	8004496 <HAL_TIM_PWM_Start+0x136>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a16      	ldr	r2, [pc, #88]	; (80044d8 <HAL_TIM_PWM_Start+0x178>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d009      	beq.n	8004496 <HAL_TIM_PWM_Start+0x136>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a18      	ldr	r2, [pc, #96]	; (80044e8 <HAL_TIM_PWM_Start+0x188>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d004      	beq.n	8004496 <HAL_TIM_PWM_Start+0x136>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a16      	ldr	r2, [pc, #88]	; (80044ec <HAL_TIM_PWM_Start+0x18c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d111      	bne.n	80044ba <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b06      	cmp	r3, #6
 80044a6:	d010      	beq.n	80044ca <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0201 	orr.w	r2, r2, #1
 80044b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b8:	e007      	b.n	80044ca <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0201 	orr.w	r2, r2, #1
 80044c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40010000 	.word	0x40010000
 80044d8:	40010400 	.word	0x40010400
 80044dc:	40000400 	.word	0x40000400
 80044e0:	40000800 	.word	0x40000800
 80044e4:	40000c00 	.word	0x40000c00
 80044e8:	40014000 	.word	0x40014000
 80044ec:	40001800 	.word	0x40001800

080044f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044fc:	2300      	movs	r3, #0
 80044fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004506:	2b01      	cmp	r3, #1
 8004508:	d101      	bne.n	800450e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800450a:	2302      	movs	r3, #2
 800450c:	e0ae      	b.n	800466c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2b0c      	cmp	r3, #12
 800451a:	f200 809f 	bhi.w	800465c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800451e:	a201      	add	r2, pc, #4	; (adr r2, 8004524 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004524:	08004559 	.word	0x08004559
 8004528:	0800465d 	.word	0x0800465d
 800452c:	0800465d 	.word	0x0800465d
 8004530:	0800465d 	.word	0x0800465d
 8004534:	08004599 	.word	0x08004599
 8004538:	0800465d 	.word	0x0800465d
 800453c:	0800465d 	.word	0x0800465d
 8004540:	0800465d 	.word	0x0800465d
 8004544:	080045db 	.word	0x080045db
 8004548:	0800465d 	.word	0x0800465d
 800454c:	0800465d 	.word	0x0800465d
 8004550:	0800465d 	.word	0x0800465d
 8004554:	0800461b 	.word	0x0800461b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68b9      	ldr	r1, [r7, #8]
 800455e:	4618      	mov	r0, r3
 8004560:	f000 f9f0 	bl	8004944 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699a      	ldr	r2, [r3, #24]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0208 	orr.w	r2, r2, #8
 8004572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	699a      	ldr	r2, [r3, #24]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 0204 	bic.w	r2, r2, #4
 8004582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6999      	ldr	r1, [r3, #24]
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	691a      	ldr	r2, [r3, #16]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	619a      	str	r2, [r3, #24]
      break;
 8004596:	e064      	b.n	8004662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68b9      	ldr	r1, [r7, #8]
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 fa40 	bl	8004a24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699a      	ldr	r2, [r3, #24]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699a      	ldr	r2, [r3, #24]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6999      	ldr	r1, [r3, #24]
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	021a      	lsls	r2, r3, #8
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	619a      	str	r2, [r3, #24]
      break;
 80045d8:	e043      	b.n	8004662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68b9      	ldr	r1, [r7, #8]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 fa95 	bl	8004b10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	69da      	ldr	r2, [r3, #28]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0208 	orr.w	r2, r2, #8
 80045f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	69da      	ldr	r2, [r3, #28]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 0204 	bic.w	r2, r2, #4
 8004604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	69d9      	ldr	r1, [r3, #28]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	691a      	ldr	r2, [r3, #16]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	61da      	str	r2, [r3, #28]
      break;
 8004618:	e023      	b.n	8004662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68b9      	ldr	r1, [r7, #8]
 8004620:	4618      	mov	r0, r3
 8004622:	f000 fae9 	bl	8004bf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	69da      	ldr	r2, [r3, #28]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	69da      	ldr	r2, [r3, #28]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	69d9      	ldr	r1, [r3, #28]
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	021a      	lsls	r2, r3, #8
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	430a      	orrs	r2, r1
 8004658:	61da      	str	r2, [r3, #28]
      break;
 800465a:	e002      	b.n	8004662 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	75fb      	strb	r3, [r7, #23]
      break;
 8004660:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800466a:	7dfb      	ldrb	r3, [r7, #23]
}
 800466c:	4618      	mov	r0, r3
 800466e:	3718      	adds	r7, #24
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800467e:	2300      	movs	r3, #0
 8004680:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_TIM_ConfigClockSource+0x1c>
 800468c:	2302      	movs	r3, #2
 800468e:	e0b4      	b.n	80047fa <HAL_TIM_ConfigClockSource+0x186>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2202      	movs	r2, #2
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046c8:	d03e      	beq.n	8004748 <HAL_TIM_ConfigClockSource+0xd4>
 80046ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046ce:	f200 8087 	bhi.w	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 80046d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d6:	f000 8086 	beq.w	80047e6 <HAL_TIM_ConfigClockSource+0x172>
 80046da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046de:	d87f      	bhi.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 80046e0:	2b70      	cmp	r3, #112	; 0x70
 80046e2:	d01a      	beq.n	800471a <HAL_TIM_ConfigClockSource+0xa6>
 80046e4:	2b70      	cmp	r3, #112	; 0x70
 80046e6:	d87b      	bhi.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 80046e8:	2b60      	cmp	r3, #96	; 0x60
 80046ea:	d050      	beq.n	800478e <HAL_TIM_ConfigClockSource+0x11a>
 80046ec:	2b60      	cmp	r3, #96	; 0x60
 80046ee:	d877      	bhi.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 80046f0:	2b50      	cmp	r3, #80	; 0x50
 80046f2:	d03c      	beq.n	800476e <HAL_TIM_ConfigClockSource+0xfa>
 80046f4:	2b50      	cmp	r3, #80	; 0x50
 80046f6:	d873      	bhi.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 80046f8:	2b40      	cmp	r3, #64	; 0x40
 80046fa:	d058      	beq.n	80047ae <HAL_TIM_ConfigClockSource+0x13a>
 80046fc:	2b40      	cmp	r3, #64	; 0x40
 80046fe:	d86f      	bhi.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004700:	2b30      	cmp	r3, #48	; 0x30
 8004702:	d064      	beq.n	80047ce <HAL_TIM_ConfigClockSource+0x15a>
 8004704:	2b30      	cmp	r3, #48	; 0x30
 8004706:	d86b      	bhi.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004708:	2b20      	cmp	r3, #32
 800470a:	d060      	beq.n	80047ce <HAL_TIM_ConfigClockSource+0x15a>
 800470c:	2b20      	cmp	r3, #32
 800470e:	d867      	bhi.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b00      	cmp	r3, #0
 8004712:	d05c      	beq.n	80047ce <HAL_TIM_ConfigClockSource+0x15a>
 8004714:	2b10      	cmp	r3, #16
 8004716:	d05a      	beq.n	80047ce <HAL_TIM_ConfigClockSource+0x15a>
 8004718:	e062      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6818      	ldr	r0, [r3, #0]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	6899      	ldr	r1, [r3, #8]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	f000 fb35 	bl	8004d98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800473c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	609a      	str	r2, [r3, #8]
      break;
 8004746:	e04f      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6818      	ldr	r0, [r3, #0]
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	6899      	ldr	r1, [r3, #8]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f000 fb1e 	bl	8004d98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800476a:	609a      	str	r2, [r3, #8]
      break;
 800476c:	e03c      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6818      	ldr	r0, [r3, #0]
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	6859      	ldr	r1, [r3, #4]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	461a      	mov	r2, r3
 800477c:	f000 fa92 	bl	8004ca4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2150      	movs	r1, #80	; 0x50
 8004786:	4618      	mov	r0, r3
 8004788:	f000 faeb 	bl	8004d62 <TIM_ITRx_SetConfig>
      break;
 800478c:	e02c      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	6859      	ldr	r1, [r3, #4]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	461a      	mov	r2, r3
 800479c:	f000 fab1 	bl	8004d02 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2160      	movs	r1, #96	; 0x60
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fadb 	bl	8004d62 <TIM_ITRx_SetConfig>
      break;
 80047ac:	e01c      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6818      	ldr	r0, [r3, #0]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	6859      	ldr	r1, [r3, #4]
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	461a      	mov	r2, r3
 80047bc:	f000 fa72 	bl	8004ca4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2140      	movs	r1, #64	; 0x40
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 facb 	bl	8004d62 <TIM_ITRx_SetConfig>
      break;
 80047cc:	e00c      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4619      	mov	r1, r3
 80047d8:	4610      	mov	r0, r2
 80047da:	f000 fac2 	bl	8004d62 <TIM_ITRx_SetConfig>
      break;
 80047de:	e003      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	73fb      	strb	r3, [r7, #15]
      break;
 80047e4:	e000      	b.n	80047e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a40      	ldr	r2, [pc, #256]	; (8004918 <TIM_Base_SetConfig+0x114>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d013      	beq.n	8004844 <TIM_Base_SetConfig+0x40>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004822:	d00f      	beq.n	8004844 <TIM_Base_SetConfig+0x40>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a3d      	ldr	r2, [pc, #244]	; (800491c <TIM_Base_SetConfig+0x118>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00b      	beq.n	8004844 <TIM_Base_SetConfig+0x40>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a3c      	ldr	r2, [pc, #240]	; (8004920 <TIM_Base_SetConfig+0x11c>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d007      	beq.n	8004844 <TIM_Base_SetConfig+0x40>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a3b      	ldr	r2, [pc, #236]	; (8004924 <TIM_Base_SetConfig+0x120>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <TIM_Base_SetConfig+0x40>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a3a      	ldr	r2, [pc, #232]	; (8004928 <TIM_Base_SetConfig+0x124>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d108      	bne.n	8004856 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a2f      	ldr	r2, [pc, #188]	; (8004918 <TIM_Base_SetConfig+0x114>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d02b      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004864:	d027      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a2c      	ldr	r2, [pc, #176]	; (800491c <TIM_Base_SetConfig+0x118>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d023      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a2b      	ldr	r2, [pc, #172]	; (8004920 <TIM_Base_SetConfig+0x11c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d01f      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a2a      	ldr	r2, [pc, #168]	; (8004924 <TIM_Base_SetConfig+0x120>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d01b      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a29      	ldr	r2, [pc, #164]	; (8004928 <TIM_Base_SetConfig+0x124>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d017      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a28      	ldr	r2, [pc, #160]	; (800492c <TIM_Base_SetConfig+0x128>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d013      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a27      	ldr	r2, [pc, #156]	; (8004930 <TIM_Base_SetConfig+0x12c>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d00f      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a26      	ldr	r2, [pc, #152]	; (8004934 <TIM_Base_SetConfig+0x130>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00b      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a25      	ldr	r2, [pc, #148]	; (8004938 <TIM_Base_SetConfig+0x134>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d007      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a24      	ldr	r2, [pc, #144]	; (800493c <TIM_Base_SetConfig+0x138>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d003      	beq.n	80048b6 <TIM_Base_SetConfig+0xb2>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a23      	ldr	r2, [pc, #140]	; (8004940 <TIM_Base_SetConfig+0x13c>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d108      	bne.n	80048c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a0a      	ldr	r2, [pc, #40]	; (8004918 <TIM_Base_SetConfig+0x114>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d003      	beq.n	80048fc <TIM_Base_SetConfig+0xf8>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a0c      	ldr	r2, [pc, #48]	; (8004928 <TIM_Base_SetConfig+0x124>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d103      	bne.n	8004904 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	691a      	ldr	r2, [r3, #16]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	615a      	str	r2, [r3, #20]
}
 800490a:	bf00      	nop
 800490c:	3714      	adds	r7, #20
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40010000 	.word	0x40010000
 800491c:	40000400 	.word	0x40000400
 8004920:	40000800 	.word	0x40000800
 8004924:	40000c00 	.word	0x40000c00
 8004928:	40010400 	.word	0x40010400
 800492c:	40014000 	.word	0x40014000
 8004930:	40014400 	.word	0x40014400
 8004934:	40014800 	.word	0x40014800
 8004938:	40001800 	.word	0x40001800
 800493c:	40001c00 	.word	0x40001c00
 8004940:	40002000 	.word	0x40002000

08004944 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004944:	b480      	push	{r7}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	f023 0201 	bic.w	r2, r3, #1
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0303 	bic.w	r3, r3, #3
 800497a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f023 0302 	bic.w	r3, r3, #2
 800498c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	4313      	orrs	r3, r2
 8004996:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a20      	ldr	r2, [pc, #128]	; (8004a1c <TIM_OC1_SetConfig+0xd8>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d003      	beq.n	80049a8 <TIM_OC1_SetConfig+0x64>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a1f      	ldr	r2, [pc, #124]	; (8004a20 <TIM_OC1_SetConfig+0xdc>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d10c      	bne.n	80049c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f023 0308 	bic.w	r3, r3, #8
 80049ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f023 0304 	bic.w	r3, r3, #4
 80049c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a15      	ldr	r2, [pc, #84]	; (8004a1c <TIM_OC1_SetConfig+0xd8>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d003      	beq.n	80049d2 <TIM_OC1_SetConfig+0x8e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a14      	ldr	r2, [pc, #80]	; (8004a20 <TIM_OC1_SetConfig+0xdc>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d111      	bne.n	80049f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	685a      	ldr	r2, [r3, #4]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	621a      	str	r2, [r3, #32]
}
 8004a10:	bf00      	nop
 8004a12:	371c      	adds	r7, #28
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr
 8004a1c:	40010000 	.word	0x40010000
 8004a20:	40010400 	.word	0x40010400

08004a24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	f023 0210 	bic.w	r2, r3, #16
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	021b      	lsls	r3, r3, #8
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f023 0320 	bic.w	r3, r3, #32
 8004a6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a22      	ldr	r2, [pc, #136]	; (8004b08 <TIM_OC2_SetConfig+0xe4>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d003      	beq.n	8004a8c <TIM_OC2_SetConfig+0x68>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a21      	ldr	r2, [pc, #132]	; (8004b0c <TIM_OC2_SetConfig+0xe8>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d10d      	bne.n	8004aa8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aa6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a17      	ldr	r2, [pc, #92]	; (8004b08 <TIM_OC2_SetConfig+0xe4>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <TIM_OC2_SetConfig+0x94>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a16      	ldr	r2, [pc, #88]	; (8004b0c <TIM_OC2_SetConfig+0xe8>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d113      	bne.n	8004ae0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004abe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40010000 	.word	0x40010000
 8004b0c:	40010400 	.word	0x40010400

08004b10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	69db      	ldr	r3, [r3, #28]
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0303 	bic.w	r3, r3, #3
 8004b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	021b      	lsls	r3, r3, #8
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a21      	ldr	r2, [pc, #132]	; (8004bf0 <TIM_OC3_SetConfig+0xe0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d003      	beq.n	8004b76 <TIM_OC3_SetConfig+0x66>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a20      	ldr	r2, [pc, #128]	; (8004bf4 <TIM_OC3_SetConfig+0xe4>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d10d      	bne.n	8004b92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	021b      	lsls	r3, r3, #8
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a16      	ldr	r2, [pc, #88]	; (8004bf0 <TIM_OC3_SetConfig+0xe0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d003      	beq.n	8004ba2 <TIM_OC3_SetConfig+0x92>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a15      	ldr	r2, [pc, #84]	; (8004bf4 <TIM_OC3_SetConfig+0xe4>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d113      	bne.n	8004bca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	011b      	lsls	r3, r3, #4
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	621a      	str	r2, [r3, #32]
}
 8004be4:	bf00      	nop
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	40010000 	.word	0x40010000
 8004bf4:	40010400 	.word	0x40010400

08004bf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	021b      	lsls	r3, r3, #8
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	031b      	lsls	r3, r3, #12
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a12      	ldr	r2, [pc, #72]	; (8004c9c <TIM_OC4_SetConfig+0xa4>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d003      	beq.n	8004c60 <TIM_OC4_SetConfig+0x68>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a11      	ldr	r2, [pc, #68]	; (8004ca0 <TIM_OC4_SetConfig+0xa8>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d109      	bne.n	8004c74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	019b      	lsls	r3, r3, #6
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	621a      	str	r2, [r3, #32]
}
 8004c8e:	bf00      	nop
 8004c90:	371c      	adds	r7, #28
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	40010000 	.word	0x40010000
 8004ca0:	40010400 	.word	0x40010400

08004ca4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b087      	sub	sp, #28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
 8004cb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	f023 0201 	bic.w	r2, r3, #1
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f023 030a 	bic.w	r3, r3, #10
 8004ce0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	621a      	str	r2, [r3, #32]
}
 8004cf6:	bf00      	nop
 8004cf8:	371c      	adds	r7, #28
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr

08004d02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b087      	sub	sp, #28
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	60f8      	str	r0, [r7, #12]
 8004d0a:	60b9      	str	r1, [r7, #8]
 8004d0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	f023 0210 	bic.w	r2, r3, #16
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	031b      	lsls	r3, r3, #12
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d3e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	011b      	lsls	r3, r3, #4
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	621a      	str	r2, [r3, #32]
}
 8004d56:	bf00      	nop
 8004d58:	371c      	adds	r7, #28
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b085      	sub	sp, #20
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f043 0307 	orr.w	r3, r3, #7
 8004d84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	609a      	str	r2, [r3, #8]
}
 8004d8c:	bf00      	nop
 8004d8e:	3714      	adds	r7, #20
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004db2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	021a      	lsls	r2, r3, #8
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	609a      	str	r2, [r3, #8]
}
 8004dcc:	bf00      	nop
 8004dce:	371c      	adds	r7, #28
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f003 031f 	and.w	r3, r3, #31
 8004dea:	2201      	movs	r2, #1
 8004dec:	fa02 f303 	lsl.w	r3, r2, r3
 8004df0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6a1a      	ldr	r2, [r3, #32]
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	43db      	mvns	r3, r3
 8004dfa:	401a      	ands	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6a1a      	ldr	r2, [r3, #32]
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f003 031f 	and.w	r3, r3, #31
 8004e0a:	6879      	ldr	r1, [r7, #4]
 8004e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e10:	431a      	orrs	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	621a      	str	r2, [r3, #32]
}
 8004e16:	bf00      	nop
 8004e18:	371c      	adds	r7, #28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
	...

08004e24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d101      	bne.n	8004e3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e38:	2302      	movs	r3, #2
 8004e3a:	e05a      	b.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2202      	movs	r2, #2
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a21      	ldr	r2, [pc, #132]	; (8004f00 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d022      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e88:	d01d      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a1d      	ldr	r2, [pc, #116]	; (8004f04 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d018      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a1b      	ldr	r2, [pc, #108]	; (8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d013      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a1a      	ldr	r2, [pc, #104]	; (8004f0c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d00e      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a18      	ldr	r2, [pc, #96]	; (8004f10 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d009      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a17      	ldr	r2, [pc, #92]	; (8004f14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d004      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a15      	ldr	r2, [pc, #84]	; (8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d10c      	bne.n	8004ee0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ecc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40010000 	.word	0x40010000
 8004f04:	40000400 	.word	0x40000400
 8004f08:	40000800 	.word	0x40000800
 8004f0c:	40000c00 	.word	0x40000c00
 8004f10:	40010400 	.word	0x40010400
 8004f14:	40014000 	.word	0x40014000
 8004f18:	40001800 	.word	0x40001800

08004f1c <__errno>:
 8004f1c:	4b01      	ldr	r3, [pc, #4]	; (8004f24 <__errno+0x8>)
 8004f1e:	6818      	ldr	r0, [r3, #0]
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	2000000c 	.word	0x2000000c

08004f28 <__libc_init_array>:
 8004f28:	b570      	push	{r4, r5, r6, lr}
 8004f2a:	4d0d      	ldr	r5, [pc, #52]	; (8004f60 <__libc_init_array+0x38>)
 8004f2c:	4c0d      	ldr	r4, [pc, #52]	; (8004f64 <__libc_init_array+0x3c>)
 8004f2e:	1b64      	subs	r4, r4, r5
 8004f30:	10a4      	asrs	r4, r4, #2
 8004f32:	2600      	movs	r6, #0
 8004f34:	42a6      	cmp	r6, r4
 8004f36:	d109      	bne.n	8004f4c <__libc_init_array+0x24>
 8004f38:	4d0b      	ldr	r5, [pc, #44]	; (8004f68 <__libc_init_array+0x40>)
 8004f3a:	4c0c      	ldr	r4, [pc, #48]	; (8004f6c <__libc_init_array+0x44>)
 8004f3c:	f002 fcf2 	bl	8007924 <_init>
 8004f40:	1b64      	subs	r4, r4, r5
 8004f42:	10a4      	asrs	r4, r4, #2
 8004f44:	2600      	movs	r6, #0
 8004f46:	42a6      	cmp	r6, r4
 8004f48:	d105      	bne.n	8004f56 <__libc_init_array+0x2e>
 8004f4a:	bd70      	pop	{r4, r5, r6, pc}
 8004f4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f50:	4798      	blx	r3
 8004f52:	3601      	adds	r6, #1
 8004f54:	e7ee      	b.n	8004f34 <__libc_init_array+0xc>
 8004f56:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f5a:	4798      	blx	r3
 8004f5c:	3601      	adds	r6, #1
 8004f5e:	e7f2      	b.n	8004f46 <__libc_init_array+0x1e>
 8004f60:	08007d44 	.word	0x08007d44
 8004f64:	08007d44 	.word	0x08007d44
 8004f68:	08007d44 	.word	0x08007d44
 8004f6c:	08007d48 	.word	0x08007d48

08004f70 <memset>:
 8004f70:	4402      	add	r2, r0
 8004f72:	4603      	mov	r3, r0
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d100      	bne.n	8004f7a <memset+0xa>
 8004f78:	4770      	bx	lr
 8004f7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f7e:	e7f9      	b.n	8004f74 <memset+0x4>

08004f80 <__cvt>:
 8004f80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f84:	ec55 4b10 	vmov	r4, r5, d0
 8004f88:	2d00      	cmp	r5, #0
 8004f8a:	460e      	mov	r6, r1
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	462b      	mov	r3, r5
 8004f90:	bfbb      	ittet	lt
 8004f92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004f96:	461d      	movlt	r5, r3
 8004f98:	2300      	movge	r3, #0
 8004f9a:	232d      	movlt	r3, #45	; 0x2d
 8004f9c:	700b      	strb	r3, [r1, #0]
 8004f9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fa0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004fa4:	4691      	mov	r9, r2
 8004fa6:	f023 0820 	bic.w	r8, r3, #32
 8004faa:	bfbc      	itt	lt
 8004fac:	4622      	movlt	r2, r4
 8004fae:	4614      	movlt	r4, r2
 8004fb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004fb4:	d005      	beq.n	8004fc2 <__cvt+0x42>
 8004fb6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004fba:	d100      	bne.n	8004fbe <__cvt+0x3e>
 8004fbc:	3601      	adds	r6, #1
 8004fbe:	2102      	movs	r1, #2
 8004fc0:	e000      	b.n	8004fc4 <__cvt+0x44>
 8004fc2:	2103      	movs	r1, #3
 8004fc4:	ab03      	add	r3, sp, #12
 8004fc6:	9301      	str	r3, [sp, #4]
 8004fc8:	ab02      	add	r3, sp, #8
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	ec45 4b10 	vmov	d0, r4, r5
 8004fd0:	4653      	mov	r3, sl
 8004fd2:	4632      	mov	r2, r6
 8004fd4:	f000 fccc 	bl	8005970 <_dtoa_r>
 8004fd8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004fdc:	4607      	mov	r7, r0
 8004fde:	d102      	bne.n	8004fe6 <__cvt+0x66>
 8004fe0:	f019 0f01 	tst.w	r9, #1
 8004fe4:	d022      	beq.n	800502c <__cvt+0xac>
 8004fe6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004fea:	eb07 0906 	add.w	r9, r7, r6
 8004fee:	d110      	bne.n	8005012 <__cvt+0x92>
 8004ff0:	783b      	ldrb	r3, [r7, #0]
 8004ff2:	2b30      	cmp	r3, #48	; 0x30
 8004ff4:	d10a      	bne.n	800500c <__cvt+0x8c>
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	f7fb fd73 	bl	8000ae8 <__aeabi_dcmpeq>
 8005002:	b918      	cbnz	r0, 800500c <__cvt+0x8c>
 8005004:	f1c6 0601 	rsb	r6, r6, #1
 8005008:	f8ca 6000 	str.w	r6, [sl]
 800500c:	f8da 3000 	ldr.w	r3, [sl]
 8005010:	4499      	add	r9, r3
 8005012:	2200      	movs	r2, #0
 8005014:	2300      	movs	r3, #0
 8005016:	4620      	mov	r0, r4
 8005018:	4629      	mov	r1, r5
 800501a:	f7fb fd65 	bl	8000ae8 <__aeabi_dcmpeq>
 800501e:	b108      	cbz	r0, 8005024 <__cvt+0xa4>
 8005020:	f8cd 900c 	str.w	r9, [sp, #12]
 8005024:	2230      	movs	r2, #48	; 0x30
 8005026:	9b03      	ldr	r3, [sp, #12]
 8005028:	454b      	cmp	r3, r9
 800502a:	d307      	bcc.n	800503c <__cvt+0xbc>
 800502c:	9b03      	ldr	r3, [sp, #12]
 800502e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005030:	1bdb      	subs	r3, r3, r7
 8005032:	4638      	mov	r0, r7
 8005034:	6013      	str	r3, [r2, #0]
 8005036:	b004      	add	sp, #16
 8005038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800503c:	1c59      	adds	r1, r3, #1
 800503e:	9103      	str	r1, [sp, #12]
 8005040:	701a      	strb	r2, [r3, #0]
 8005042:	e7f0      	b.n	8005026 <__cvt+0xa6>

08005044 <__exponent>:
 8005044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005046:	4603      	mov	r3, r0
 8005048:	2900      	cmp	r1, #0
 800504a:	bfb8      	it	lt
 800504c:	4249      	neglt	r1, r1
 800504e:	f803 2b02 	strb.w	r2, [r3], #2
 8005052:	bfb4      	ite	lt
 8005054:	222d      	movlt	r2, #45	; 0x2d
 8005056:	222b      	movge	r2, #43	; 0x2b
 8005058:	2909      	cmp	r1, #9
 800505a:	7042      	strb	r2, [r0, #1]
 800505c:	dd2a      	ble.n	80050b4 <__exponent+0x70>
 800505e:	f10d 0407 	add.w	r4, sp, #7
 8005062:	46a4      	mov	ip, r4
 8005064:	270a      	movs	r7, #10
 8005066:	46a6      	mov	lr, r4
 8005068:	460a      	mov	r2, r1
 800506a:	fb91 f6f7 	sdiv	r6, r1, r7
 800506e:	fb07 1516 	mls	r5, r7, r6, r1
 8005072:	3530      	adds	r5, #48	; 0x30
 8005074:	2a63      	cmp	r2, #99	; 0x63
 8005076:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800507a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800507e:	4631      	mov	r1, r6
 8005080:	dcf1      	bgt.n	8005066 <__exponent+0x22>
 8005082:	3130      	adds	r1, #48	; 0x30
 8005084:	f1ae 0502 	sub.w	r5, lr, #2
 8005088:	f804 1c01 	strb.w	r1, [r4, #-1]
 800508c:	1c44      	adds	r4, r0, #1
 800508e:	4629      	mov	r1, r5
 8005090:	4561      	cmp	r1, ip
 8005092:	d30a      	bcc.n	80050aa <__exponent+0x66>
 8005094:	f10d 0209 	add.w	r2, sp, #9
 8005098:	eba2 020e 	sub.w	r2, r2, lr
 800509c:	4565      	cmp	r5, ip
 800509e:	bf88      	it	hi
 80050a0:	2200      	movhi	r2, #0
 80050a2:	4413      	add	r3, r2
 80050a4:	1a18      	subs	r0, r3, r0
 80050a6:	b003      	add	sp, #12
 80050a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 80050b2:	e7ed      	b.n	8005090 <__exponent+0x4c>
 80050b4:	2330      	movs	r3, #48	; 0x30
 80050b6:	3130      	adds	r1, #48	; 0x30
 80050b8:	7083      	strb	r3, [r0, #2]
 80050ba:	70c1      	strb	r1, [r0, #3]
 80050bc:	1d03      	adds	r3, r0, #4
 80050be:	e7f1      	b.n	80050a4 <__exponent+0x60>

080050c0 <_printf_float>:
 80050c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050c4:	ed2d 8b02 	vpush	{d8}
 80050c8:	b08d      	sub	sp, #52	; 0x34
 80050ca:	460c      	mov	r4, r1
 80050cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80050d0:	4616      	mov	r6, r2
 80050d2:	461f      	mov	r7, r3
 80050d4:	4605      	mov	r5, r0
 80050d6:	f001 fa37 	bl	8006548 <_localeconv_r>
 80050da:	f8d0 a000 	ldr.w	sl, [r0]
 80050de:	4650      	mov	r0, sl
 80050e0:	f7fb f886 	bl	80001f0 <strlen>
 80050e4:	2300      	movs	r3, #0
 80050e6:	930a      	str	r3, [sp, #40]	; 0x28
 80050e8:	6823      	ldr	r3, [r4, #0]
 80050ea:	9305      	str	r3, [sp, #20]
 80050ec:	f8d8 3000 	ldr.w	r3, [r8]
 80050f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80050f4:	3307      	adds	r3, #7
 80050f6:	f023 0307 	bic.w	r3, r3, #7
 80050fa:	f103 0208 	add.w	r2, r3, #8
 80050fe:	f8c8 2000 	str.w	r2, [r8]
 8005102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005106:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800510a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800510e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005112:	9307      	str	r3, [sp, #28]
 8005114:	f8cd 8018 	str.w	r8, [sp, #24]
 8005118:	ee08 0a10 	vmov	s16, r0
 800511c:	4b9f      	ldr	r3, [pc, #636]	; (800539c <_printf_float+0x2dc>)
 800511e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005122:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005126:	f7fb fd11 	bl	8000b4c <__aeabi_dcmpun>
 800512a:	bb88      	cbnz	r0, 8005190 <_printf_float+0xd0>
 800512c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005130:	4b9a      	ldr	r3, [pc, #616]	; (800539c <_printf_float+0x2dc>)
 8005132:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005136:	f7fb fceb 	bl	8000b10 <__aeabi_dcmple>
 800513a:	bb48      	cbnz	r0, 8005190 <_printf_float+0xd0>
 800513c:	2200      	movs	r2, #0
 800513e:	2300      	movs	r3, #0
 8005140:	4640      	mov	r0, r8
 8005142:	4649      	mov	r1, r9
 8005144:	f7fb fcda 	bl	8000afc <__aeabi_dcmplt>
 8005148:	b110      	cbz	r0, 8005150 <_printf_float+0x90>
 800514a:	232d      	movs	r3, #45	; 0x2d
 800514c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005150:	4b93      	ldr	r3, [pc, #588]	; (80053a0 <_printf_float+0x2e0>)
 8005152:	4894      	ldr	r0, [pc, #592]	; (80053a4 <_printf_float+0x2e4>)
 8005154:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005158:	bf94      	ite	ls
 800515a:	4698      	movls	r8, r3
 800515c:	4680      	movhi	r8, r0
 800515e:	2303      	movs	r3, #3
 8005160:	6123      	str	r3, [r4, #16]
 8005162:	9b05      	ldr	r3, [sp, #20]
 8005164:	f023 0204 	bic.w	r2, r3, #4
 8005168:	6022      	str	r2, [r4, #0]
 800516a:	f04f 0900 	mov.w	r9, #0
 800516e:	9700      	str	r7, [sp, #0]
 8005170:	4633      	mov	r3, r6
 8005172:	aa0b      	add	r2, sp, #44	; 0x2c
 8005174:	4621      	mov	r1, r4
 8005176:	4628      	mov	r0, r5
 8005178:	f000 f9d8 	bl	800552c <_printf_common>
 800517c:	3001      	adds	r0, #1
 800517e:	f040 8090 	bne.w	80052a2 <_printf_float+0x1e2>
 8005182:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005186:	b00d      	add	sp, #52	; 0x34
 8005188:	ecbd 8b02 	vpop	{d8}
 800518c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005190:	4642      	mov	r2, r8
 8005192:	464b      	mov	r3, r9
 8005194:	4640      	mov	r0, r8
 8005196:	4649      	mov	r1, r9
 8005198:	f7fb fcd8 	bl	8000b4c <__aeabi_dcmpun>
 800519c:	b140      	cbz	r0, 80051b0 <_printf_float+0xf0>
 800519e:	464b      	mov	r3, r9
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	bfbc      	itt	lt
 80051a4:	232d      	movlt	r3, #45	; 0x2d
 80051a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80051aa:	487f      	ldr	r0, [pc, #508]	; (80053a8 <_printf_float+0x2e8>)
 80051ac:	4b7f      	ldr	r3, [pc, #508]	; (80053ac <_printf_float+0x2ec>)
 80051ae:	e7d1      	b.n	8005154 <_printf_float+0x94>
 80051b0:	6863      	ldr	r3, [r4, #4]
 80051b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80051b6:	9206      	str	r2, [sp, #24]
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	d13f      	bne.n	800523c <_printf_float+0x17c>
 80051bc:	2306      	movs	r3, #6
 80051be:	6063      	str	r3, [r4, #4]
 80051c0:	9b05      	ldr	r3, [sp, #20]
 80051c2:	6861      	ldr	r1, [r4, #4]
 80051c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80051c8:	2300      	movs	r3, #0
 80051ca:	9303      	str	r3, [sp, #12]
 80051cc:	ab0a      	add	r3, sp, #40	; 0x28
 80051ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80051d2:	ab09      	add	r3, sp, #36	; 0x24
 80051d4:	ec49 8b10 	vmov	d0, r8, r9
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	6022      	str	r2, [r4, #0]
 80051dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80051e0:	4628      	mov	r0, r5
 80051e2:	f7ff fecd 	bl	8004f80 <__cvt>
 80051e6:	9b06      	ldr	r3, [sp, #24]
 80051e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051ea:	2b47      	cmp	r3, #71	; 0x47
 80051ec:	4680      	mov	r8, r0
 80051ee:	d108      	bne.n	8005202 <_printf_float+0x142>
 80051f0:	1cc8      	adds	r0, r1, #3
 80051f2:	db02      	blt.n	80051fa <_printf_float+0x13a>
 80051f4:	6863      	ldr	r3, [r4, #4]
 80051f6:	4299      	cmp	r1, r3
 80051f8:	dd41      	ble.n	800527e <_printf_float+0x1be>
 80051fa:	f1ab 0b02 	sub.w	fp, fp, #2
 80051fe:	fa5f fb8b 	uxtb.w	fp, fp
 8005202:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005206:	d820      	bhi.n	800524a <_printf_float+0x18a>
 8005208:	3901      	subs	r1, #1
 800520a:	465a      	mov	r2, fp
 800520c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005210:	9109      	str	r1, [sp, #36]	; 0x24
 8005212:	f7ff ff17 	bl	8005044 <__exponent>
 8005216:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005218:	1813      	adds	r3, r2, r0
 800521a:	2a01      	cmp	r2, #1
 800521c:	4681      	mov	r9, r0
 800521e:	6123      	str	r3, [r4, #16]
 8005220:	dc02      	bgt.n	8005228 <_printf_float+0x168>
 8005222:	6822      	ldr	r2, [r4, #0]
 8005224:	07d2      	lsls	r2, r2, #31
 8005226:	d501      	bpl.n	800522c <_printf_float+0x16c>
 8005228:	3301      	adds	r3, #1
 800522a:	6123      	str	r3, [r4, #16]
 800522c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005230:	2b00      	cmp	r3, #0
 8005232:	d09c      	beq.n	800516e <_printf_float+0xae>
 8005234:	232d      	movs	r3, #45	; 0x2d
 8005236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800523a:	e798      	b.n	800516e <_printf_float+0xae>
 800523c:	9a06      	ldr	r2, [sp, #24]
 800523e:	2a47      	cmp	r2, #71	; 0x47
 8005240:	d1be      	bne.n	80051c0 <_printf_float+0x100>
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1bc      	bne.n	80051c0 <_printf_float+0x100>
 8005246:	2301      	movs	r3, #1
 8005248:	e7b9      	b.n	80051be <_printf_float+0xfe>
 800524a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800524e:	d118      	bne.n	8005282 <_printf_float+0x1c2>
 8005250:	2900      	cmp	r1, #0
 8005252:	6863      	ldr	r3, [r4, #4]
 8005254:	dd0b      	ble.n	800526e <_printf_float+0x1ae>
 8005256:	6121      	str	r1, [r4, #16]
 8005258:	b913      	cbnz	r3, 8005260 <_printf_float+0x1a0>
 800525a:	6822      	ldr	r2, [r4, #0]
 800525c:	07d0      	lsls	r0, r2, #31
 800525e:	d502      	bpl.n	8005266 <_printf_float+0x1a6>
 8005260:	3301      	adds	r3, #1
 8005262:	440b      	add	r3, r1
 8005264:	6123      	str	r3, [r4, #16]
 8005266:	65a1      	str	r1, [r4, #88]	; 0x58
 8005268:	f04f 0900 	mov.w	r9, #0
 800526c:	e7de      	b.n	800522c <_printf_float+0x16c>
 800526e:	b913      	cbnz	r3, 8005276 <_printf_float+0x1b6>
 8005270:	6822      	ldr	r2, [r4, #0]
 8005272:	07d2      	lsls	r2, r2, #31
 8005274:	d501      	bpl.n	800527a <_printf_float+0x1ba>
 8005276:	3302      	adds	r3, #2
 8005278:	e7f4      	b.n	8005264 <_printf_float+0x1a4>
 800527a:	2301      	movs	r3, #1
 800527c:	e7f2      	b.n	8005264 <_printf_float+0x1a4>
 800527e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005284:	4299      	cmp	r1, r3
 8005286:	db05      	blt.n	8005294 <_printf_float+0x1d4>
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	6121      	str	r1, [r4, #16]
 800528c:	07d8      	lsls	r0, r3, #31
 800528e:	d5ea      	bpl.n	8005266 <_printf_float+0x1a6>
 8005290:	1c4b      	adds	r3, r1, #1
 8005292:	e7e7      	b.n	8005264 <_printf_float+0x1a4>
 8005294:	2900      	cmp	r1, #0
 8005296:	bfd4      	ite	le
 8005298:	f1c1 0202 	rsble	r2, r1, #2
 800529c:	2201      	movgt	r2, #1
 800529e:	4413      	add	r3, r2
 80052a0:	e7e0      	b.n	8005264 <_printf_float+0x1a4>
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	055a      	lsls	r2, r3, #21
 80052a6:	d407      	bmi.n	80052b8 <_printf_float+0x1f8>
 80052a8:	6923      	ldr	r3, [r4, #16]
 80052aa:	4642      	mov	r2, r8
 80052ac:	4631      	mov	r1, r6
 80052ae:	4628      	mov	r0, r5
 80052b0:	47b8      	blx	r7
 80052b2:	3001      	adds	r0, #1
 80052b4:	d12c      	bne.n	8005310 <_printf_float+0x250>
 80052b6:	e764      	b.n	8005182 <_printf_float+0xc2>
 80052b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80052bc:	f240 80e0 	bls.w	8005480 <_printf_float+0x3c0>
 80052c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80052c4:	2200      	movs	r2, #0
 80052c6:	2300      	movs	r3, #0
 80052c8:	f7fb fc0e 	bl	8000ae8 <__aeabi_dcmpeq>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	d034      	beq.n	800533a <_printf_float+0x27a>
 80052d0:	4a37      	ldr	r2, [pc, #220]	; (80053b0 <_printf_float+0x2f0>)
 80052d2:	2301      	movs	r3, #1
 80052d4:	4631      	mov	r1, r6
 80052d6:	4628      	mov	r0, r5
 80052d8:	47b8      	blx	r7
 80052da:	3001      	adds	r0, #1
 80052dc:	f43f af51 	beq.w	8005182 <_printf_float+0xc2>
 80052e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052e4:	429a      	cmp	r2, r3
 80052e6:	db02      	blt.n	80052ee <_printf_float+0x22e>
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	07d8      	lsls	r0, r3, #31
 80052ec:	d510      	bpl.n	8005310 <_printf_float+0x250>
 80052ee:	ee18 3a10 	vmov	r3, s16
 80052f2:	4652      	mov	r2, sl
 80052f4:	4631      	mov	r1, r6
 80052f6:	4628      	mov	r0, r5
 80052f8:	47b8      	blx	r7
 80052fa:	3001      	adds	r0, #1
 80052fc:	f43f af41 	beq.w	8005182 <_printf_float+0xc2>
 8005300:	f04f 0800 	mov.w	r8, #0
 8005304:	f104 091a 	add.w	r9, r4, #26
 8005308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800530a:	3b01      	subs	r3, #1
 800530c:	4543      	cmp	r3, r8
 800530e:	dc09      	bgt.n	8005324 <_printf_float+0x264>
 8005310:	6823      	ldr	r3, [r4, #0]
 8005312:	079b      	lsls	r3, r3, #30
 8005314:	f100 8105 	bmi.w	8005522 <_printf_float+0x462>
 8005318:	68e0      	ldr	r0, [r4, #12]
 800531a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800531c:	4298      	cmp	r0, r3
 800531e:	bfb8      	it	lt
 8005320:	4618      	movlt	r0, r3
 8005322:	e730      	b.n	8005186 <_printf_float+0xc6>
 8005324:	2301      	movs	r3, #1
 8005326:	464a      	mov	r2, r9
 8005328:	4631      	mov	r1, r6
 800532a:	4628      	mov	r0, r5
 800532c:	47b8      	blx	r7
 800532e:	3001      	adds	r0, #1
 8005330:	f43f af27 	beq.w	8005182 <_printf_float+0xc2>
 8005334:	f108 0801 	add.w	r8, r8, #1
 8005338:	e7e6      	b.n	8005308 <_printf_float+0x248>
 800533a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800533c:	2b00      	cmp	r3, #0
 800533e:	dc39      	bgt.n	80053b4 <_printf_float+0x2f4>
 8005340:	4a1b      	ldr	r2, [pc, #108]	; (80053b0 <_printf_float+0x2f0>)
 8005342:	2301      	movs	r3, #1
 8005344:	4631      	mov	r1, r6
 8005346:	4628      	mov	r0, r5
 8005348:	47b8      	blx	r7
 800534a:	3001      	adds	r0, #1
 800534c:	f43f af19 	beq.w	8005182 <_printf_float+0xc2>
 8005350:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005354:	4313      	orrs	r3, r2
 8005356:	d102      	bne.n	800535e <_printf_float+0x29e>
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	07d9      	lsls	r1, r3, #31
 800535c:	d5d8      	bpl.n	8005310 <_printf_float+0x250>
 800535e:	ee18 3a10 	vmov	r3, s16
 8005362:	4652      	mov	r2, sl
 8005364:	4631      	mov	r1, r6
 8005366:	4628      	mov	r0, r5
 8005368:	47b8      	blx	r7
 800536a:	3001      	adds	r0, #1
 800536c:	f43f af09 	beq.w	8005182 <_printf_float+0xc2>
 8005370:	f04f 0900 	mov.w	r9, #0
 8005374:	f104 0a1a 	add.w	sl, r4, #26
 8005378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800537a:	425b      	negs	r3, r3
 800537c:	454b      	cmp	r3, r9
 800537e:	dc01      	bgt.n	8005384 <_printf_float+0x2c4>
 8005380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005382:	e792      	b.n	80052aa <_printf_float+0x1ea>
 8005384:	2301      	movs	r3, #1
 8005386:	4652      	mov	r2, sl
 8005388:	4631      	mov	r1, r6
 800538a:	4628      	mov	r0, r5
 800538c:	47b8      	blx	r7
 800538e:	3001      	adds	r0, #1
 8005390:	f43f aef7 	beq.w	8005182 <_printf_float+0xc2>
 8005394:	f109 0901 	add.w	r9, r9, #1
 8005398:	e7ee      	b.n	8005378 <_printf_float+0x2b8>
 800539a:	bf00      	nop
 800539c:	7fefffff 	.word	0x7fefffff
 80053a0:	0800795c 	.word	0x0800795c
 80053a4:	08007960 	.word	0x08007960
 80053a8:	08007968 	.word	0x08007968
 80053ac:	08007964 	.word	0x08007964
 80053b0:	0800796c 	.word	0x0800796c
 80053b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80053b8:	429a      	cmp	r2, r3
 80053ba:	bfa8      	it	ge
 80053bc:	461a      	movge	r2, r3
 80053be:	2a00      	cmp	r2, #0
 80053c0:	4691      	mov	r9, r2
 80053c2:	dc37      	bgt.n	8005434 <_printf_float+0x374>
 80053c4:	f04f 0b00 	mov.w	fp, #0
 80053c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053cc:	f104 021a 	add.w	r2, r4, #26
 80053d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80053d2:	9305      	str	r3, [sp, #20]
 80053d4:	eba3 0309 	sub.w	r3, r3, r9
 80053d8:	455b      	cmp	r3, fp
 80053da:	dc33      	bgt.n	8005444 <_printf_float+0x384>
 80053dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053e0:	429a      	cmp	r2, r3
 80053e2:	db3b      	blt.n	800545c <_printf_float+0x39c>
 80053e4:	6823      	ldr	r3, [r4, #0]
 80053e6:	07da      	lsls	r2, r3, #31
 80053e8:	d438      	bmi.n	800545c <_printf_float+0x39c>
 80053ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053ec:	9b05      	ldr	r3, [sp, #20]
 80053ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	eba2 0901 	sub.w	r9, r2, r1
 80053f6:	4599      	cmp	r9, r3
 80053f8:	bfa8      	it	ge
 80053fa:	4699      	movge	r9, r3
 80053fc:	f1b9 0f00 	cmp.w	r9, #0
 8005400:	dc35      	bgt.n	800546e <_printf_float+0x3ae>
 8005402:	f04f 0800 	mov.w	r8, #0
 8005406:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800540a:	f104 0a1a 	add.w	sl, r4, #26
 800540e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005412:	1a9b      	subs	r3, r3, r2
 8005414:	eba3 0309 	sub.w	r3, r3, r9
 8005418:	4543      	cmp	r3, r8
 800541a:	f77f af79 	ble.w	8005310 <_printf_float+0x250>
 800541e:	2301      	movs	r3, #1
 8005420:	4652      	mov	r2, sl
 8005422:	4631      	mov	r1, r6
 8005424:	4628      	mov	r0, r5
 8005426:	47b8      	blx	r7
 8005428:	3001      	adds	r0, #1
 800542a:	f43f aeaa 	beq.w	8005182 <_printf_float+0xc2>
 800542e:	f108 0801 	add.w	r8, r8, #1
 8005432:	e7ec      	b.n	800540e <_printf_float+0x34e>
 8005434:	4613      	mov	r3, r2
 8005436:	4631      	mov	r1, r6
 8005438:	4642      	mov	r2, r8
 800543a:	4628      	mov	r0, r5
 800543c:	47b8      	blx	r7
 800543e:	3001      	adds	r0, #1
 8005440:	d1c0      	bne.n	80053c4 <_printf_float+0x304>
 8005442:	e69e      	b.n	8005182 <_printf_float+0xc2>
 8005444:	2301      	movs	r3, #1
 8005446:	4631      	mov	r1, r6
 8005448:	4628      	mov	r0, r5
 800544a:	9205      	str	r2, [sp, #20]
 800544c:	47b8      	blx	r7
 800544e:	3001      	adds	r0, #1
 8005450:	f43f ae97 	beq.w	8005182 <_printf_float+0xc2>
 8005454:	9a05      	ldr	r2, [sp, #20]
 8005456:	f10b 0b01 	add.w	fp, fp, #1
 800545a:	e7b9      	b.n	80053d0 <_printf_float+0x310>
 800545c:	ee18 3a10 	vmov	r3, s16
 8005460:	4652      	mov	r2, sl
 8005462:	4631      	mov	r1, r6
 8005464:	4628      	mov	r0, r5
 8005466:	47b8      	blx	r7
 8005468:	3001      	adds	r0, #1
 800546a:	d1be      	bne.n	80053ea <_printf_float+0x32a>
 800546c:	e689      	b.n	8005182 <_printf_float+0xc2>
 800546e:	9a05      	ldr	r2, [sp, #20]
 8005470:	464b      	mov	r3, r9
 8005472:	4442      	add	r2, r8
 8005474:	4631      	mov	r1, r6
 8005476:	4628      	mov	r0, r5
 8005478:	47b8      	blx	r7
 800547a:	3001      	adds	r0, #1
 800547c:	d1c1      	bne.n	8005402 <_printf_float+0x342>
 800547e:	e680      	b.n	8005182 <_printf_float+0xc2>
 8005480:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005482:	2a01      	cmp	r2, #1
 8005484:	dc01      	bgt.n	800548a <_printf_float+0x3ca>
 8005486:	07db      	lsls	r3, r3, #31
 8005488:	d538      	bpl.n	80054fc <_printf_float+0x43c>
 800548a:	2301      	movs	r3, #1
 800548c:	4642      	mov	r2, r8
 800548e:	4631      	mov	r1, r6
 8005490:	4628      	mov	r0, r5
 8005492:	47b8      	blx	r7
 8005494:	3001      	adds	r0, #1
 8005496:	f43f ae74 	beq.w	8005182 <_printf_float+0xc2>
 800549a:	ee18 3a10 	vmov	r3, s16
 800549e:	4652      	mov	r2, sl
 80054a0:	4631      	mov	r1, r6
 80054a2:	4628      	mov	r0, r5
 80054a4:	47b8      	blx	r7
 80054a6:	3001      	adds	r0, #1
 80054a8:	f43f ae6b 	beq.w	8005182 <_printf_float+0xc2>
 80054ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054b0:	2200      	movs	r2, #0
 80054b2:	2300      	movs	r3, #0
 80054b4:	f7fb fb18 	bl	8000ae8 <__aeabi_dcmpeq>
 80054b8:	b9d8      	cbnz	r0, 80054f2 <_printf_float+0x432>
 80054ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054bc:	f108 0201 	add.w	r2, r8, #1
 80054c0:	3b01      	subs	r3, #1
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	47b8      	blx	r7
 80054c8:	3001      	adds	r0, #1
 80054ca:	d10e      	bne.n	80054ea <_printf_float+0x42a>
 80054cc:	e659      	b.n	8005182 <_printf_float+0xc2>
 80054ce:	2301      	movs	r3, #1
 80054d0:	4652      	mov	r2, sl
 80054d2:	4631      	mov	r1, r6
 80054d4:	4628      	mov	r0, r5
 80054d6:	47b8      	blx	r7
 80054d8:	3001      	adds	r0, #1
 80054da:	f43f ae52 	beq.w	8005182 <_printf_float+0xc2>
 80054de:	f108 0801 	add.w	r8, r8, #1
 80054e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054e4:	3b01      	subs	r3, #1
 80054e6:	4543      	cmp	r3, r8
 80054e8:	dcf1      	bgt.n	80054ce <_printf_float+0x40e>
 80054ea:	464b      	mov	r3, r9
 80054ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80054f0:	e6dc      	b.n	80052ac <_printf_float+0x1ec>
 80054f2:	f04f 0800 	mov.w	r8, #0
 80054f6:	f104 0a1a 	add.w	sl, r4, #26
 80054fa:	e7f2      	b.n	80054e2 <_printf_float+0x422>
 80054fc:	2301      	movs	r3, #1
 80054fe:	4642      	mov	r2, r8
 8005500:	e7df      	b.n	80054c2 <_printf_float+0x402>
 8005502:	2301      	movs	r3, #1
 8005504:	464a      	mov	r2, r9
 8005506:	4631      	mov	r1, r6
 8005508:	4628      	mov	r0, r5
 800550a:	47b8      	blx	r7
 800550c:	3001      	adds	r0, #1
 800550e:	f43f ae38 	beq.w	8005182 <_printf_float+0xc2>
 8005512:	f108 0801 	add.w	r8, r8, #1
 8005516:	68e3      	ldr	r3, [r4, #12]
 8005518:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800551a:	1a5b      	subs	r3, r3, r1
 800551c:	4543      	cmp	r3, r8
 800551e:	dcf0      	bgt.n	8005502 <_printf_float+0x442>
 8005520:	e6fa      	b.n	8005318 <_printf_float+0x258>
 8005522:	f04f 0800 	mov.w	r8, #0
 8005526:	f104 0919 	add.w	r9, r4, #25
 800552a:	e7f4      	b.n	8005516 <_printf_float+0x456>

0800552c <_printf_common>:
 800552c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005530:	4616      	mov	r6, r2
 8005532:	4699      	mov	r9, r3
 8005534:	688a      	ldr	r2, [r1, #8]
 8005536:	690b      	ldr	r3, [r1, #16]
 8005538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800553c:	4293      	cmp	r3, r2
 800553e:	bfb8      	it	lt
 8005540:	4613      	movlt	r3, r2
 8005542:	6033      	str	r3, [r6, #0]
 8005544:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005548:	4607      	mov	r7, r0
 800554a:	460c      	mov	r4, r1
 800554c:	b10a      	cbz	r2, 8005552 <_printf_common+0x26>
 800554e:	3301      	adds	r3, #1
 8005550:	6033      	str	r3, [r6, #0]
 8005552:	6823      	ldr	r3, [r4, #0]
 8005554:	0699      	lsls	r1, r3, #26
 8005556:	bf42      	ittt	mi
 8005558:	6833      	ldrmi	r3, [r6, #0]
 800555a:	3302      	addmi	r3, #2
 800555c:	6033      	strmi	r3, [r6, #0]
 800555e:	6825      	ldr	r5, [r4, #0]
 8005560:	f015 0506 	ands.w	r5, r5, #6
 8005564:	d106      	bne.n	8005574 <_printf_common+0x48>
 8005566:	f104 0a19 	add.w	sl, r4, #25
 800556a:	68e3      	ldr	r3, [r4, #12]
 800556c:	6832      	ldr	r2, [r6, #0]
 800556e:	1a9b      	subs	r3, r3, r2
 8005570:	42ab      	cmp	r3, r5
 8005572:	dc26      	bgt.n	80055c2 <_printf_common+0x96>
 8005574:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005578:	1e13      	subs	r3, r2, #0
 800557a:	6822      	ldr	r2, [r4, #0]
 800557c:	bf18      	it	ne
 800557e:	2301      	movne	r3, #1
 8005580:	0692      	lsls	r2, r2, #26
 8005582:	d42b      	bmi.n	80055dc <_printf_common+0xb0>
 8005584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005588:	4649      	mov	r1, r9
 800558a:	4638      	mov	r0, r7
 800558c:	47c0      	blx	r8
 800558e:	3001      	adds	r0, #1
 8005590:	d01e      	beq.n	80055d0 <_printf_common+0xa4>
 8005592:	6823      	ldr	r3, [r4, #0]
 8005594:	68e5      	ldr	r5, [r4, #12]
 8005596:	6832      	ldr	r2, [r6, #0]
 8005598:	f003 0306 	and.w	r3, r3, #6
 800559c:	2b04      	cmp	r3, #4
 800559e:	bf08      	it	eq
 80055a0:	1aad      	subeq	r5, r5, r2
 80055a2:	68a3      	ldr	r3, [r4, #8]
 80055a4:	6922      	ldr	r2, [r4, #16]
 80055a6:	bf0c      	ite	eq
 80055a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055ac:	2500      	movne	r5, #0
 80055ae:	4293      	cmp	r3, r2
 80055b0:	bfc4      	itt	gt
 80055b2:	1a9b      	subgt	r3, r3, r2
 80055b4:	18ed      	addgt	r5, r5, r3
 80055b6:	2600      	movs	r6, #0
 80055b8:	341a      	adds	r4, #26
 80055ba:	42b5      	cmp	r5, r6
 80055bc:	d11a      	bne.n	80055f4 <_printf_common+0xc8>
 80055be:	2000      	movs	r0, #0
 80055c0:	e008      	b.n	80055d4 <_printf_common+0xa8>
 80055c2:	2301      	movs	r3, #1
 80055c4:	4652      	mov	r2, sl
 80055c6:	4649      	mov	r1, r9
 80055c8:	4638      	mov	r0, r7
 80055ca:	47c0      	blx	r8
 80055cc:	3001      	adds	r0, #1
 80055ce:	d103      	bne.n	80055d8 <_printf_common+0xac>
 80055d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055d8:	3501      	adds	r5, #1
 80055da:	e7c6      	b.n	800556a <_printf_common+0x3e>
 80055dc:	18e1      	adds	r1, r4, r3
 80055de:	1c5a      	adds	r2, r3, #1
 80055e0:	2030      	movs	r0, #48	; 0x30
 80055e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055e6:	4422      	add	r2, r4
 80055e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80055f0:	3302      	adds	r3, #2
 80055f2:	e7c7      	b.n	8005584 <_printf_common+0x58>
 80055f4:	2301      	movs	r3, #1
 80055f6:	4622      	mov	r2, r4
 80055f8:	4649      	mov	r1, r9
 80055fa:	4638      	mov	r0, r7
 80055fc:	47c0      	blx	r8
 80055fe:	3001      	adds	r0, #1
 8005600:	d0e6      	beq.n	80055d0 <_printf_common+0xa4>
 8005602:	3601      	adds	r6, #1
 8005604:	e7d9      	b.n	80055ba <_printf_common+0x8e>
	...

08005608 <_printf_i>:
 8005608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800560c:	460c      	mov	r4, r1
 800560e:	4691      	mov	r9, r2
 8005610:	7e27      	ldrb	r7, [r4, #24]
 8005612:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005614:	2f78      	cmp	r7, #120	; 0x78
 8005616:	4680      	mov	r8, r0
 8005618:	469a      	mov	sl, r3
 800561a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800561e:	d807      	bhi.n	8005630 <_printf_i+0x28>
 8005620:	2f62      	cmp	r7, #98	; 0x62
 8005622:	d80a      	bhi.n	800563a <_printf_i+0x32>
 8005624:	2f00      	cmp	r7, #0
 8005626:	f000 80d8 	beq.w	80057da <_printf_i+0x1d2>
 800562a:	2f58      	cmp	r7, #88	; 0x58
 800562c:	f000 80a3 	beq.w	8005776 <_printf_i+0x16e>
 8005630:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005638:	e03a      	b.n	80056b0 <_printf_i+0xa8>
 800563a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800563e:	2b15      	cmp	r3, #21
 8005640:	d8f6      	bhi.n	8005630 <_printf_i+0x28>
 8005642:	a001      	add	r0, pc, #4	; (adr r0, 8005648 <_printf_i+0x40>)
 8005644:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005648:	080056a1 	.word	0x080056a1
 800564c:	080056b5 	.word	0x080056b5
 8005650:	08005631 	.word	0x08005631
 8005654:	08005631 	.word	0x08005631
 8005658:	08005631 	.word	0x08005631
 800565c:	08005631 	.word	0x08005631
 8005660:	080056b5 	.word	0x080056b5
 8005664:	08005631 	.word	0x08005631
 8005668:	08005631 	.word	0x08005631
 800566c:	08005631 	.word	0x08005631
 8005670:	08005631 	.word	0x08005631
 8005674:	080057c1 	.word	0x080057c1
 8005678:	080056e5 	.word	0x080056e5
 800567c:	080057a3 	.word	0x080057a3
 8005680:	08005631 	.word	0x08005631
 8005684:	08005631 	.word	0x08005631
 8005688:	080057e3 	.word	0x080057e3
 800568c:	08005631 	.word	0x08005631
 8005690:	080056e5 	.word	0x080056e5
 8005694:	08005631 	.word	0x08005631
 8005698:	08005631 	.word	0x08005631
 800569c:	080057ab 	.word	0x080057ab
 80056a0:	680b      	ldr	r3, [r1, #0]
 80056a2:	1d1a      	adds	r2, r3, #4
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	600a      	str	r2, [r1, #0]
 80056a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80056ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056b0:	2301      	movs	r3, #1
 80056b2:	e0a3      	b.n	80057fc <_printf_i+0x1f4>
 80056b4:	6825      	ldr	r5, [r4, #0]
 80056b6:	6808      	ldr	r0, [r1, #0]
 80056b8:	062e      	lsls	r6, r5, #24
 80056ba:	f100 0304 	add.w	r3, r0, #4
 80056be:	d50a      	bpl.n	80056d6 <_printf_i+0xce>
 80056c0:	6805      	ldr	r5, [r0, #0]
 80056c2:	600b      	str	r3, [r1, #0]
 80056c4:	2d00      	cmp	r5, #0
 80056c6:	da03      	bge.n	80056d0 <_printf_i+0xc8>
 80056c8:	232d      	movs	r3, #45	; 0x2d
 80056ca:	426d      	negs	r5, r5
 80056cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056d0:	485e      	ldr	r0, [pc, #376]	; (800584c <_printf_i+0x244>)
 80056d2:	230a      	movs	r3, #10
 80056d4:	e019      	b.n	800570a <_printf_i+0x102>
 80056d6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80056da:	6805      	ldr	r5, [r0, #0]
 80056dc:	600b      	str	r3, [r1, #0]
 80056de:	bf18      	it	ne
 80056e0:	b22d      	sxthne	r5, r5
 80056e2:	e7ef      	b.n	80056c4 <_printf_i+0xbc>
 80056e4:	680b      	ldr	r3, [r1, #0]
 80056e6:	6825      	ldr	r5, [r4, #0]
 80056e8:	1d18      	adds	r0, r3, #4
 80056ea:	6008      	str	r0, [r1, #0]
 80056ec:	0628      	lsls	r0, r5, #24
 80056ee:	d501      	bpl.n	80056f4 <_printf_i+0xec>
 80056f0:	681d      	ldr	r5, [r3, #0]
 80056f2:	e002      	b.n	80056fa <_printf_i+0xf2>
 80056f4:	0669      	lsls	r1, r5, #25
 80056f6:	d5fb      	bpl.n	80056f0 <_printf_i+0xe8>
 80056f8:	881d      	ldrh	r5, [r3, #0]
 80056fa:	4854      	ldr	r0, [pc, #336]	; (800584c <_printf_i+0x244>)
 80056fc:	2f6f      	cmp	r7, #111	; 0x6f
 80056fe:	bf0c      	ite	eq
 8005700:	2308      	moveq	r3, #8
 8005702:	230a      	movne	r3, #10
 8005704:	2100      	movs	r1, #0
 8005706:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800570a:	6866      	ldr	r6, [r4, #4]
 800570c:	60a6      	str	r6, [r4, #8]
 800570e:	2e00      	cmp	r6, #0
 8005710:	bfa2      	ittt	ge
 8005712:	6821      	ldrge	r1, [r4, #0]
 8005714:	f021 0104 	bicge.w	r1, r1, #4
 8005718:	6021      	strge	r1, [r4, #0]
 800571a:	b90d      	cbnz	r5, 8005720 <_printf_i+0x118>
 800571c:	2e00      	cmp	r6, #0
 800571e:	d04d      	beq.n	80057bc <_printf_i+0x1b4>
 8005720:	4616      	mov	r6, r2
 8005722:	fbb5 f1f3 	udiv	r1, r5, r3
 8005726:	fb03 5711 	mls	r7, r3, r1, r5
 800572a:	5dc7      	ldrb	r7, [r0, r7]
 800572c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005730:	462f      	mov	r7, r5
 8005732:	42bb      	cmp	r3, r7
 8005734:	460d      	mov	r5, r1
 8005736:	d9f4      	bls.n	8005722 <_printf_i+0x11a>
 8005738:	2b08      	cmp	r3, #8
 800573a:	d10b      	bne.n	8005754 <_printf_i+0x14c>
 800573c:	6823      	ldr	r3, [r4, #0]
 800573e:	07df      	lsls	r7, r3, #31
 8005740:	d508      	bpl.n	8005754 <_printf_i+0x14c>
 8005742:	6923      	ldr	r3, [r4, #16]
 8005744:	6861      	ldr	r1, [r4, #4]
 8005746:	4299      	cmp	r1, r3
 8005748:	bfde      	ittt	le
 800574a:	2330      	movle	r3, #48	; 0x30
 800574c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005750:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005754:	1b92      	subs	r2, r2, r6
 8005756:	6122      	str	r2, [r4, #16]
 8005758:	f8cd a000 	str.w	sl, [sp]
 800575c:	464b      	mov	r3, r9
 800575e:	aa03      	add	r2, sp, #12
 8005760:	4621      	mov	r1, r4
 8005762:	4640      	mov	r0, r8
 8005764:	f7ff fee2 	bl	800552c <_printf_common>
 8005768:	3001      	adds	r0, #1
 800576a:	d14c      	bne.n	8005806 <_printf_i+0x1fe>
 800576c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005770:	b004      	add	sp, #16
 8005772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005776:	4835      	ldr	r0, [pc, #212]	; (800584c <_printf_i+0x244>)
 8005778:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	680e      	ldr	r6, [r1, #0]
 8005780:	061f      	lsls	r7, r3, #24
 8005782:	f856 5b04 	ldr.w	r5, [r6], #4
 8005786:	600e      	str	r6, [r1, #0]
 8005788:	d514      	bpl.n	80057b4 <_printf_i+0x1ac>
 800578a:	07d9      	lsls	r1, r3, #31
 800578c:	bf44      	itt	mi
 800578e:	f043 0320 	orrmi.w	r3, r3, #32
 8005792:	6023      	strmi	r3, [r4, #0]
 8005794:	b91d      	cbnz	r5, 800579e <_printf_i+0x196>
 8005796:	6823      	ldr	r3, [r4, #0]
 8005798:	f023 0320 	bic.w	r3, r3, #32
 800579c:	6023      	str	r3, [r4, #0]
 800579e:	2310      	movs	r3, #16
 80057a0:	e7b0      	b.n	8005704 <_printf_i+0xfc>
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	f043 0320 	orr.w	r3, r3, #32
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	2378      	movs	r3, #120	; 0x78
 80057ac:	4828      	ldr	r0, [pc, #160]	; (8005850 <_printf_i+0x248>)
 80057ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80057b2:	e7e3      	b.n	800577c <_printf_i+0x174>
 80057b4:	065e      	lsls	r6, r3, #25
 80057b6:	bf48      	it	mi
 80057b8:	b2ad      	uxthmi	r5, r5
 80057ba:	e7e6      	b.n	800578a <_printf_i+0x182>
 80057bc:	4616      	mov	r6, r2
 80057be:	e7bb      	b.n	8005738 <_printf_i+0x130>
 80057c0:	680b      	ldr	r3, [r1, #0]
 80057c2:	6826      	ldr	r6, [r4, #0]
 80057c4:	6960      	ldr	r0, [r4, #20]
 80057c6:	1d1d      	adds	r5, r3, #4
 80057c8:	600d      	str	r5, [r1, #0]
 80057ca:	0635      	lsls	r5, r6, #24
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	d501      	bpl.n	80057d4 <_printf_i+0x1cc>
 80057d0:	6018      	str	r0, [r3, #0]
 80057d2:	e002      	b.n	80057da <_printf_i+0x1d2>
 80057d4:	0671      	lsls	r1, r6, #25
 80057d6:	d5fb      	bpl.n	80057d0 <_printf_i+0x1c8>
 80057d8:	8018      	strh	r0, [r3, #0]
 80057da:	2300      	movs	r3, #0
 80057dc:	6123      	str	r3, [r4, #16]
 80057de:	4616      	mov	r6, r2
 80057e0:	e7ba      	b.n	8005758 <_printf_i+0x150>
 80057e2:	680b      	ldr	r3, [r1, #0]
 80057e4:	1d1a      	adds	r2, r3, #4
 80057e6:	600a      	str	r2, [r1, #0]
 80057e8:	681e      	ldr	r6, [r3, #0]
 80057ea:	6862      	ldr	r2, [r4, #4]
 80057ec:	2100      	movs	r1, #0
 80057ee:	4630      	mov	r0, r6
 80057f0:	f7fa fd06 	bl	8000200 <memchr>
 80057f4:	b108      	cbz	r0, 80057fa <_printf_i+0x1f2>
 80057f6:	1b80      	subs	r0, r0, r6
 80057f8:	6060      	str	r0, [r4, #4]
 80057fa:	6863      	ldr	r3, [r4, #4]
 80057fc:	6123      	str	r3, [r4, #16]
 80057fe:	2300      	movs	r3, #0
 8005800:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005804:	e7a8      	b.n	8005758 <_printf_i+0x150>
 8005806:	6923      	ldr	r3, [r4, #16]
 8005808:	4632      	mov	r2, r6
 800580a:	4649      	mov	r1, r9
 800580c:	4640      	mov	r0, r8
 800580e:	47d0      	blx	sl
 8005810:	3001      	adds	r0, #1
 8005812:	d0ab      	beq.n	800576c <_printf_i+0x164>
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	079b      	lsls	r3, r3, #30
 8005818:	d413      	bmi.n	8005842 <_printf_i+0x23a>
 800581a:	68e0      	ldr	r0, [r4, #12]
 800581c:	9b03      	ldr	r3, [sp, #12]
 800581e:	4298      	cmp	r0, r3
 8005820:	bfb8      	it	lt
 8005822:	4618      	movlt	r0, r3
 8005824:	e7a4      	b.n	8005770 <_printf_i+0x168>
 8005826:	2301      	movs	r3, #1
 8005828:	4632      	mov	r2, r6
 800582a:	4649      	mov	r1, r9
 800582c:	4640      	mov	r0, r8
 800582e:	47d0      	blx	sl
 8005830:	3001      	adds	r0, #1
 8005832:	d09b      	beq.n	800576c <_printf_i+0x164>
 8005834:	3501      	adds	r5, #1
 8005836:	68e3      	ldr	r3, [r4, #12]
 8005838:	9903      	ldr	r1, [sp, #12]
 800583a:	1a5b      	subs	r3, r3, r1
 800583c:	42ab      	cmp	r3, r5
 800583e:	dcf2      	bgt.n	8005826 <_printf_i+0x21e>
 8005840:	e7eb      	b.n	800581a <_printf_i+0x212>
 8005842:	2500      	movs	r5, #0
 8005844:	f104 0619 	add.w	r6, r4, #25
 8005848:	e7f5      	b.n	8005836 <_printf_i+0x22e>
 800584a:	bf00      	nop
 800584c:	0800796e 	.word	0x0800796e
 8005850:	0800797f 	.word	0x0800797f

08005854 <quorem>:
 8005854:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005858:	6903      	ldr	r3, [r0, #16]
 800585a:	690c      	ldr	r4, [r1, #16]
 800585c:	42a3      	cmp	r3, r4
 800585e:	4607      	mov	r7, r0
 8005860:	f2c0 8081 	blt.w	8005966 <quorem+0x112>
 8005864:	3c01      	subs	r4, #1
 8005866:	f101 0814 	add.w	r8, r1, #20
 800586a:	f100 0514 	add.w	r5, r0, #20
 800586e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005872:	9301      	str	r3, [sp, #4]
 8005874:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005878:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800587c:	3301      	adds	r3, #1
 800587e:	429a      	cmp	r2, r3
 8005880:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005884:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005888:	fbb2 f6f3 	udiv	r6, r2, r3
 800588c:	d331      	bcc.n	80058f2 <quorem+0x9e>
 800588e:	f04f 0e00 	mov.w	lr, #0
 8005892:	4640      	mov	r0, r8
 8005894:	46ac      	mov	ip, r5
 8005896:	46f2      	mov	sl, lr
 8005898:	f850 2b04 	ldr.w	r2, [r0], #4
 800589c:	b293      	uxth	r3, r2
 800589e:	fb06 e303 	mla	r3, r6, r3, lr
 80058a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	ebaa 0303 	sub.w	r3, sl, r3
 80058ac:	0c12      	lsrs	r2, r2, #16
 80058ae:	f8dc a000 	ldr.w	sl, [ip]
 80058b2:	fb06 e202 	mla	r2, r6, r2, lr
 80058b6:	fa13 f38a 	uxtah	r3, r3, sl
 80058ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058be:	fa1f fa82 	uxth.w	sl, r2
 80058c2:	f8dc 2000 	ldr.w	r2, [ip]
 80058c6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80058ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058d4:	4581      	cmp	r9, r0
 80058d6:	f84c 3b04 	str.w	r3, [ip], #4
 80058da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80058de:	d2db      	bcs.n	8005898 <quorem+0x44>
 80058e0:	f855 300b 	ldr.w	r3, [r5, fp]
 80058e4:	b92b      	cbnz	r3, 80058f2 <quorem+0x9e>
 80058e6:	9b01      	ldr	r3, [sp, #4]
 80058e8:	3b04      	subs	r3, #4
 80058ea:	429d      	cmp	r5, r3
 80058ec:	461a      	mov	r2, r3
 80058ee:	d32e      	bcc.n	800594e <quorem+0xfa>
 80058f0:	613c      	str	r4, [r7, #16]
 80058f2:	4638      	mov	r0, r7
 80058f4:	f001 f8c0 	bl	8006a78 <__mcmp>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	db24      	blt.n	8005946 <quorem+0xf2>
 80058fc:	3601      	adds	r6, #1
 80058fe:	4628      	mov	r0, r5
 8005900:	f04f 0c00 	mov.w	ip, #0
 8005904:	f858 2b04 	ldr.w	r2, [r8], #4
 8005908:	f8d0 e000 	ldr.w	lr, [r0]
 800590c:	b293      	uxth	r3, r2
 800590e:	ebac 0303 	sub.w	r3, ip, r3
 8005912:	0c12      	lsrs	r2, r2, #16
 8005914:	fa13 f38e 	uxtah	r3, r3, lr
 8005918:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800591c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005920:	b29b      	uxth	r3, r3
 8005922:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005926:	45c1      	cmp	r9, r8
 8005928:	f840 3b04 	str.w	r3, [r0], #4
 800592c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005930:	d2e8      	bcs.n	8005904 <quorem+0xb0>
 8005932:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005936:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800593a:	b922      	cbnz	r2, 8005946 <quorem+0xf2>
 800593c:	3b04      	subs	r3, #4
 800593e:	429d      	cmp	r5, r3
 8005940:	461a      	mov	r2, r3
 8005942:	d30a      	bcc.n	800595a <quorem+0x106>
 8005944:	613c      	str	r4, [r7, #16]
 8005946:	4630      	mov	r0, r6
 8005948:	b003      	add	sp, #12
 800594a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800594e:	6812      	ldr	r2, [r2, #0]
 8005950:	3b04      	subs	r3, #4
 8005952:	2a00      	cmp	r2, #0
 8005954:	d1cc      	bne.n	80058f0 <quorem+0x9c>
 8005956:	3c01      	subs	r4, #1
 8005958:	e7c7      	b.n	80058ea <quorem+0x96>
 800595a:	6812      	ldr	r2, [r2, #0]
 800595c:	3b04      	subs	r3, #4
 800595e:	2a00      	cmp	r2, #0
 8005960:	d1f0      	bne.n	8005944 <quorem+0xf0>
 8005962:	3c01      	subs	r4, #1
 8005964:	e7eb      	b.n	800593e <quorem+0xea>
 8005966:	2000      	movs	r0, #0
 8005968:	e7ee      	b.n	8005948 <quorem+0xf4>
 800596a:	0000      	movs	r0, r0
 800596c:	0000      	movs	r0, r0
	...

08005970 <_dtoa_r>:
 8005970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005974:	ed2d 8b02 	vpush	{d8}
 8005978:	ec57 6b10 	vmov	r6, r7, d0
 800597c:	b095      	sub	sp, #84	; 0x54
 800597e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005980:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005984:	9105      	str	r1, [sp, #20]
 8005986:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800598a:	4604      	mov	r4, r0
 800598c:	9209      	str	r2, [sp, #36]	; 0x24
 800598e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005990:	b975      	cbnz	r5, 80059b0 <_dtoa_r+0x40>
 8005992:	2010      	movs	r0, #16
 8005994:	f000 fddc 	bl	8006550 <malloc>
 8005998:	4602      	mov	r2, r0
 800599a:	6260      	str	r0, [r4, #36]	; 0x24
 800599c:	b920      	cbnz	r0, 80059a8 <_dtoa_r+0x38>
 800599e:	4bb2      	ldr	r3, [pc, #712]	; (8005c68 <_dtoa_r+0x2f8>)
 80059a0:	21ea      	movs	r1, #234	; 0xea
 80059a2:	48b2      	ldr	r0, [pc, #712]	; (8005c6c <_dtoa_r+0x2fc>)
 80059a4:	f001 fa32 	bl	8006e0c <__assert_func>
 80059a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80059ac:	6005      	str	r5, [r0, #0]
 80059ae:	60c5      	str	r5, [r0, #12]
 80059b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059b2:	6819      	ldr	r1, [r3, #0]
 80059b4:	b151      	cbz	r1, 80059cc <_dtoa_r+0x5c>
 80059b6:	685a      	ldr	r2, [r3, #4]
 80059b8:	604a      	str	r2, [r1, #4]
 80059ba:	2301      	movs	r3, #1
 80059bc:	4093      	lsls	r3, r2
 80059be:	608b      	str	r3, [r1, #8]
 80059c0:	4620      	mov	r0, r4
 80059c2:	f000 fe1b 	bl	80065fc <_Bfree>
 80059c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059c8:	2200      	movs	r2, #0
 80059ca:	601a      	str	r2, [r3, #0]
 80059cc:	1e3b      	subs	r3, r7, #0
 80059ce:	bfb9      	ittee	lt
 80059d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80059d4:	9303      	strlt	r3, [sp, #12]
 80059d6:	2300      	movge	r3, #0
 80059d8:	f8c8 3000 	strge.w	r3, [r8]
 80059dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80059e0:	4ba3      	ldr	r3, [pc, #652]	; (8005c70 <_dtoa_r+0x300>)
 80059e2:	bfbc      	itt	lt
 80059e4:	2201      	movlt	r2, #1
 80059e6:	f8c8 2000 	strlt.w	r2, [r8]
 80059ea:	ea33 0309 	bics.w	r3, r3, r9
 80059ee:	d11b      	bne.n	8005a28 <_dtoa_r+0xb8>
 80059f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80059f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80059f6:	6013      	str	r3, [r2, #0]
 80059f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059fc:	4333      	orrs	r3, r6
 80059fe:	f000 857a 	beq.w	80064f6 <_dtoa_r+0xb86>
 8005a02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a04:	b963      	cbnz	r3, 8005a20 <_dtoa_r+0xb0>
 8005a06:	4b9b      	ldr	r3, [pc, #620]	; (8005c74 <_dtoa_r+0x304>)
 8005a08:	e024      	b.n	8005a54 <_dtoa_r+0xe4>
 8005a0a:	4b9b      	ldr	r3, [pc, #620]	; (8005c78 <_dtoa_r+0x308>)
 8005a0c:	9300      	str	r3, [sp, #0]
 8005a0e:	3308      	adds	r3, #8
 8005a10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a12:	6013      	str	r3, [r2, #0]
 8005a14:	9800      	ldr	r0, [sp, #0]
 8005a16:	b015      	add	sp, #84	; 0x54
 8005a18:	ecbd 8b02 	vpop	{d8}
 8005a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a20:	4b94      	ldr	r3, [pc, #592]	; (8005c74 <_dtoa_r+0x304>)
 8005a22:	9300      	str	r3, [sp, #0]
 8005a24:	3303      	adds	r3, #3
 8005a26:	e7f3      	b.n	8005a10 <_dtoa_r+0xa0>
 8005a28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	ec51 0b17 	vmov	r0, r1, d7
 8005a32:	2300      	movs	r3, #0
 8005a34:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005a38:	f7fb f856 	bl	8000ae8 <__aeabi_dcmpeq>
 8005a3c:	4680      	mov	r8, r0
 8005a3e:	b158      	cbz	r0, 8005a58 <_dtoa_r+0xe8>
 8005a40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a42:	2301      	movs	r3, #1
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 8551 	beq.w	80064f0 <_dtoa_r+0xb80>
 8005a4e:	488b      	ldr	r0, [pc, #556]	; (8005c7c <_dtoa_r+0x30c>)
 8005a50:	6018      	str	r0, [r3, #0]
 8005a52:	1e43      	subs	r3, r0, #1
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	e7dd      	b.n	8005a14 <_dtoa_r+0xa4>
 8005a58:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005a5c:	aa12      	add	r2, sp, #72	; 0x48
 8005a5e:	a913      	add	r1, sp, #76	; 0x4c
 8005a60:	4620      	mov	r0, r4
 8005a62:	f001 f8ad 	bl	8006bc0 <__d2b>
 8005a66:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005a6a:	4683      	mov	fp, r0
 8005a6c:	2d00      	cmp	r5, #0
 8005a6e:	d07c      	beq.n	8005b6a <_dtoa_r+0x1fa>
 8005a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a72:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005a76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a7a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005a7e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005a82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005a86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005a8a:	4b7d      	ldr	r3, [pc, #500]	; (8005c80 <_dtoa_r+0x310>)
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	4630      	mov	r0, r6
 8005a90:	4639      	mov	r1, r7
 8005a92:	f7fa fc09 	bl	80002a8 <__aeabi_dsub>
 8005a96:	a36e      	add	r3, pc, #440	; (adr r3, 8005c50 <_dtoa_r+0x2e0>)
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f7fa fdbc 	bl	8000618 <__aeabi_dmul>
 8005aa0:	a36d      	add	r3, pc, #436	; (adr r3, 8005c58 <_dtoa_r+0x2e8>)
 8005aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa6:	f7fa fc01 	bl	80002ac <__adddf3>
 8005aaa:	4606      	mov	r6, r0
 8005aac:	4628      	mov	r0, r5
 8005aae:	460f      	mov	r7, r1
 8005ab0:	f7fa fd48 	bl	8000544 <__aeabi_i2d>
 8005ab4:	a36a      	add	r3, pc, #424	; (adr r3, 8005c60 <_dtoa_r+0x2f0>)
 8005ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aba:	f7fa fdad 	bl	8000618 <__aeabi_dmul>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	4639      	mov	r1, r7
 8005ac6:	f7fa fbf1 	bl	80002ac <__adddf3>
 8005aca:	4606      	mov	r6, r0
 8005acc:	460f      	mov	r7, r1
 8005ace:	f7fb f853 	bl	8000b78 <__aeabi_d2iz>
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	4682      	mov	sl, r0
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	4630      	mov	r0, r6
 8005ada:	4639      	mov	r1, r7
 8005adc:	f7fb f80e 	bl	8000afc <__aeabi_dcmplt>
 8005ae0:	b148      	cbz	r0, 8005af6 <_dtoa_r+0x186>
 8005ae2:	4650      	mov	r0, sl
 8005ae4:	f7fa fd2e 	bl	8000544 <__aeabi_i2d>
 8005ae8:	4632      	mov	r2, r6
 8005aea:	463b      	mov	r3, r7
 8005aec:	f7fa fffc 	bl	8000ae8 <__aeabi_dcmpeq>
 8005af0:	b908      	cbnz	r0, 8005af6 <_dtoa_r+0x186>
 8005af2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005af6:	f1ba 0f16 	cmp.w	sl, #22
 8005afa:	d854      	bhi.n	8005ba6 <_dtoa_r+0x236>
 8005afc:	4b61      	ldr	r3, [pc, #388]	; (8005c84 <_dtoa_r+0x314>)
 8005afe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b0a:	f7fa fff7 	bl	8000afc <__aeabi_dcmplt>
 8005b0e:	2800      	cmp	r0, #0
 8005b10:	d04b      	beq.n	8005baa <_dtoa_r+0x23a>
 8005b12:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005b16:	2300      	movs	r3, #0
 8005b18:	930e      	str	r3, [sp, #56]	; 0x38
 8005b1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b1c:	1b5d      	subs	r5, r3, r5
 8005b1e:	1e6b      	subs	r3, r5, #1
 8005b20:	9304      	str	r3, [sp, #16]
 8005b22:	bf43      	ittte	mi
 8005b24:	2300      	movmi	r3, #0
 8005b26:	f1c5 0801 	rsbmi	r8, r5, #1
 8005b2a:	9304      	strmi	r3, [sp, #16]
 8005b2c:	f04f 0800 	movpl.w	r8, #0
 8005b30:	f1ba 0f00 	cmp.w	sl, #0
 8005b34:	db3b      	blt.n	8005bae <_dtoa_r+0x23e>
 8005b36:	9b04      	ldr	r3, [sp, #16]
 8005b38:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005b3c:	4453      	add	r3, sl
 8005b3e:	9304      	str	r3, [sp, #16]
 8005b40:	2300      	movs	r3, #0
 8005b42:	9306      	str	r3, [sp, #24]
 8005b44:	9b05      	ldr	r3, [sp, #20]
 8005b46:	2b09      	cmp	r3, #9
 8005b48:	d869      	bhi.n	8005c1e <_dtoa_r+0x2ae>
 8005b4a:	2b05      	cmp	r3, #5
 8005b4c:	bfc4      	itt	gt
 8005b4e:	3b04      	subgt	r3, #4
 8005b50:	9305      	strgt	r3, [sp, #20]
 8005b52:	9b05      	ldr	r3, [sp, #20]
 8005b54:	f1a3 0302 	sub.w	r3, r3, #2
 8005b58:	bfcc      	ite	gt
 8005b5a:	2500      	movgt	r5, #0
 8005b5c:	2501      	movle	r5, #1
 8005b5e:	2b03      	cmp	r3, #3
 8005b60:	d869      	bhi.n	8005c36 <_dtoa_r+0x2c6>
 8005b62:	e8df f003 	tbb	[pc, r3]
 8005b66:	4e2c      	.short	0x4e2c
 8005b68:	5a4c      	.short	0x5a4c
 8005b6a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005b6e:	441d      	add	r5, r3
 8005b70:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005b74:	2b20      	cmp	r3, #32
 8005b76:	bfc1      	itttt	gt
 8005b78:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005b7c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005b80:	fa09 f303 	lslgt.w	r3, r9, r3
 8005b84:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005b88:	bfda      	itte	le
 8005b8a:	f1c3 0320 	rsble	r3, r3, #32
 8005b8e:	fa06 f003 	lslle.w	r0, r6, r3
 8005b92:	4318      	orrgt	r0, r3
 8005b94:	f7fa fcc6 	bl	8000524 <__aeabi_ui2d>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	4606      	mov	r6, r0
 8005b9c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005ba0:	3d01      	subs	r5, #1
 8005ba2:	9310      	str	r3, [sp, #64]	; 0x40
 8005ba4:	e771      	b.n	8005a8a <_dtoa_r+0x11a>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e7b6      	b.n	8005b18 <_dtoa_r+0x1a8>
 8005baa:	900e      	str	r0, [sp, #56]	; 0x38
 8005bac:	e7b5      	b.n	8005b1a <_dtoa_r+0x1aa>
 8005bae:	f1ca 0300 	rsb	r3, sl, #0
 8005bb2:	9306      	str	r3, [sp, #24]
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	eba8 080a 	sub.w	r8, r8, sl
 8005bba:	930d      	str	r3, [sp, #52]	; 0x34
 8005bbc:	e7c2      	b.n	8005b44 <_dtoa_r+0x1d4>
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	9308      	str	r3, [sp, #32]
 8005bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	dc39      	bgt.n	8005c3c <_dtoa_r+0x2cc>
 8005bc8:	f04f 0901 	mov.w	r9, #1
 8005bcc:	f8cd 9004 	str.w	r9, [sp, #4]
 8005bd0:	464b      	mov	r3, r9
 8005bd2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005bd6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005bd8:	2200      	movs	r2, #0
 8005bda:	6042      	str	r2, [r0, #4]
 8005bdc:	2204      	movs	r2, #4
 8005bde:	f102 0614 	add.w	r6, r2, #20
 8005be2:	429e      	cmp	r6, r3
 8005be4:	6841      	ldr	r1, [r0, #4]
 8005be6:	d92f      	bls.n	8005c48 <_dtoa_r+0x2d8>
 8005be8:	4620      	mov	r0, r4
 8005bea:	f000 fcc7 	bl	800657c <_Balloc>
 8005bee:	9000      	str	r0, [sp, #0]
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d14b      	bne.n	8005c8c <_dtoa_r+0x31c>
 8005bf4:	4b24      	ldr	r3, [pc, #144]	; (8005c88 <_dtoa_r+0x318>)
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005bfc:	e6d1      	b.n	80059a2 <_dtoa_r+0x32>
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e7de      	b.n	8005bc0 <_dtoa_r+0x250>
 8005c02:	2300      	movs	r3, #0
 8005c04:	9308      	str	r3, [sp, #32]
 8005c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c08:	eb0a 0903 	add.w	r9, sl, r3
 8005c0c:	f109 0301 	add.w	r3, r9, #1
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	9301      	str	r3, [sp, #4]
 8005c14:	bfb8      	it	lt
 8005c16:	2301      	movlt	r3, #1
 8005c18:	e7dd      	b.n	8005bd6 <_dtoa_r+0x266>
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e7f2      	b.n	8005c04 <_dtoa_r+0x294>
 8005c1e:	2501      	movs	r5, #1
 8005c20:	2300      	movs	r3, #0
 8005c22:	9305      	str	r3, [sp, #20]
 8005c24:	9508      	str	r5, [sp, #32]
 8005c26:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c30:	2312      	movs	r3, #18
 8005c32:	9209      	str	r2, [sp, #36]	; 0x24
 8005c34:	e7cf      	b.n	8005bd6 <_dtoa_r+0x266>
 8005c36:	2301      	movs	r3, #1
 8005c38:	9308      	str	r3, [sp, #32]
 8005c3a:	e7f4      	b.n	8005c26 <_dtoa_r+0x2b6>
 8005c3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005c40:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c44:	464b      	mov	r3, r9
 8005c46:	e7c6      	b.n	8005bd6 <_dtoa_r+0x266>
 8005c48:	3101      	adds	r1, #1
 8005c4a:	6041      	str	r1, [r0, #4]
 8005c4c:	0052      	lsls	r2, r2, #1
 8005c4e:	e7c6      	b.n	8005bde <_dtoa_r+0x26e>
 8005c50:	636f4361 	.word	0x636f4361
 8005c54:	3fd287a7 	.word	0x3fd287a7
 8005c58:	8b60c8b3 	.word	0x8b60c8b3
 8005c5c:	3fc68a28 	.word	0x3fc68a28
 8005c60:	509f79fb 	.word	0x509f79fb
 8005c64:	3fd34413 	.word	0x3fd34413
 8005c68:	0800799d 	.word	0x0800799d
 8005c6c:	080079b4 	.word	0x080079b4
 8005c70:	7ff00000 	.word	0x7ff00000
 8005c74:	08007999 	.word	0x08007999
 8005c78:	08007990 	.word	0x08007990
 8005c7c:	0800796d 	.word	0x0800796d
 8005c80:	3ff80000 	.word	0x3ff80000
 8005c84:	08007ab0 	.word	0x08007ab0
 8005c88:	08007a13 	.word	0x08007a13
 8005c8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c8e:	9a00      	ldr	r2, [sp, #0]
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	9b01      	ldr	r3, [sp, #4]
 8005c94:	2b0e      	cmp	r3, #14
 8005c96:	f200 80ad 	bhi.w	8005df4 <_dtoa_r+0x484>
 8005c9a:	2d00      	cmp	r5, #0
 8005c9c:	f000 80aa 	beq.w	8005df4 <_dtoa_r+0x484>
 8005ca0:	f1ba 0f00 	cmp.w	sl, #0
 8005ca4:	dd36      	ble.n	8005d14 <_dtoa_r+0x3a4>
 8005ca6:	4ac3      	ldr	r2, [pc, #780]	; (8005fb4 <_dtoa_r+0x644>)
 8005ca8:	f00a 030f 	and.w	r3, sl, #15
 8005cac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005cb0:	ed93 7b00 	vldr	d7, [r3]
 8005cb4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005cb8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005cbc:	eeb0 8a47 	vmov.f32	s16, s14
 8005cc0:	eef0 8a67 	vmov.f32	s17, s15
 8005cc4:	d016      	beq.n	8005cf4 <_dtoa_r+0x384>
 8005cc6:	4bbc      	ldr	r3, [pc, #752]	; (8005fb8 <_dtoa_r+0x648>)
 8005cc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ccc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005cd0:	f7fa fdcc 	bl	800086c <__aeabi_ddiv>
 8005cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cd8:	f007 070f 	and.w	r7, r7, #15
 8005cdc:	2503      	movs	r5, #3
 8005cde:	4eb6      	ldr	r6, [pc, #728]	; (8005fb8 <_dtoa_r+0x648>)
 8005ce0:	b957      	cbnz	r7, 8005cf8 <_dtoa_r+0x388>
 8005ce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ce6:	ec53 2b18 	vmov	r2, r3, d8
 8005cea:	f7fa fdbf 	bl	800086c <__aeabi_ddiv>
 8005cee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cf2:	e029      	b.n	8005d48 <_dtoa_r+0x3d8>
 8005cf4:	2502      	movs	r5, #2
 8005cf6:	e7f2      	b.n	8005cde <_dtoa_r+0x36e>
 8005cf8:	07f9      	lsls	r1, r7, #31
 8005cfa:	d508      	bpl.n	8005d0e <_dtoa_r+0x39e>
 8005cfc:	ec51 0b18 	vmov	r0, r1, d8
 8005d00:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d04:	f7fa fc88 	bl	8000618 <__aeabi_dmul>
 8005d08:	ec41 0b18 	vmov	d8, r0, r1
 8005d0c:	3501      	adds	r5, #1
 8005d0e:	107f      	asrs	r7, r7, #1
 8005d10:	3608      	adds	r6, #8
 8005d12:	e7e5      	b.n	8005ce0 <_dtoa_r+0x370>
 8005d14:	f000 80a6 	beq.w	8005e64 <_dtoa_r+0x4f4>
 8005d18:	f1ca 0600 	rsb	r6, sl, #0
 8005d1c:	4ba5      	ldr	r3, [pc, #660]	; (8005fb4 <_dtoa_r+0x644>)
 8005d1e:	4fa6      	ldr	r7, [pc, #664]	; (8005fb8 <_dtoa_r+0x648>)
 8005d20:	f006 020f 	and.w	r2, r6, #15
 8005d24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d30:	f7fa fc72 	bl	8000618 <__aeabi_dmul>
 8005d34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d38:	1136      	asrs	r6, r6, #4
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	2502      	movs	r5, #2
 8005d3e:	2e00      	cmp	r6, #0
 8005d40:	f040 8085 	bne.w	8005e4e <_dtoa_r+0x4de>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d1d2      	bne.n	8005cee <_dtoa_r+0x37e>
 8005d48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	f000 808c 	beq.w	8005e68 <_dtoa_r+0x4f8>
 8005d50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005d54:	4b99      	ldr	r3, [pc, #612]	; (8005fbc <_dtoa_r+0x64c>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	4630      	mov	r0, r6
 8005d5a:	4639      	mov	r1, r7
 8005d5c:	f7fa fece 	bl	8000afc <__aeabi_dcmplt>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	f000 8081 	beq.w	8005e68 <_dtoa_r+0x4f8>
 8005d66:	9b01      	ldr	r3, [sp, #4]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d07d      	beq.n	8005e68 <_dtoa_r+0x4f8>
 8005d6c:	f1b9 0f00 	cmp.w	r9, #0
 8005d70:	dd3c      	ble.n	8005dec <_dtoa_r+0x47c>
 8005d72:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005d76:	9307      	str	r3, [sp, #28]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	4b91      	ldr	r3, [pc, #580]	; (8005fc0 <_dtoa_r+0x650>)
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	4639      	mov	r1, r7
 8005d80:	f7fa fc4a 	bl	8000618 <__aeabi_dmul>
 8005d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d88:	3501      	adds	r5, #1
 8005d8a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005d8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005d92:	4628      	mov	r0, r5
 8005d94:	f7fa fbd6 	bl	8000544 <__aeabi_i2d>
 8005d98:	4632      	mov	r2, r6
 8005d9a:	463b      	mov	r3, r7
 8005d9c:	f7fa fc3c 	bl	8000618 <__aeabi_dmul>
 8005da0:	4b88      	ldr	r3, [pc, #544]	; (8005fc4 <_dtoa_r+0x654>)
 8005da2:	2200      	movs	r2, #0
 8005da4:	f7fa fa82 	bl	80002ac <__adddf3>
 8005da8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005dac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005db0:	9303      	str	r3, [sp, #12]
 8005db2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d15c      	bne.n	8005e72 <_dtoa_r+0x502>
 8005db8:	4b83      	ldr	r3, [pc, #524]	; (8005fc8 <_dtoa_r+0x658>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	4639      	mov	r1, r7
 8005dc0:	f7fa fa72 	bl	80002a8 <__aeabi_dsub>
 8005dc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dc8:	4606      	mov	r6, r0
 8005dca:	460f      	mov	r7, r1
 8005dcc:	f7fa feb4 	bl	8000b38 <__aeabi_dcmpgt>
 8005dd0:	2800      	cmp	r0, #0
 8005dd2:	f040 8296 	bne.w	8006302 <_dtoa_r+0x992>
 8005dd6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005dda:	4630      	mov	r0, r6
 8005ddc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005de0:	4639      	mov	r1, r7
 8005de2:	f7fa fe8b 	bl	8000afc <__aeabi_dcmplt>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	f040 8288 	bne.w	80062fc <_dtoa_r+0x98c>
 8005dec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005df0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005df4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f2c0 8158 	blt.w	80060ac <_dtoa_r+0x73c>
 8005dfc:	f1ba 0f0e 	cmp.w	sl, #14
 8005e00:	f300 8154 	bgt.w	80060ac <_dtoa_r+0x73c>
 8005e04:	4b6b      	ldr	r3, [pc, #428]	; (8005fb4 <_dtoa_r+0x644>)
 8005e06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005e0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f280 80e3 	bge.w	8005fdc <_dtoa_r+0x66c>
 8005e16:	9b01      	ldr	r3, [sp, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f300 80df 	bgt.w	8005fdc <_dtoa_r+0x66c>
 8005e1e:	f040 826d 	bne.w	80062fc <_dtoa_r+0x98c>
 8005e22:	4b69      	ldr	r3, [pc, #420]	; (8005fc8 <_dtoa_r+0x658>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	4640      	mov	r0, r8
 8005e28:	4649      	mov	r1, r9
 8005e2a:	f7fa fbf5 	bl	8000618 <__aeabi_dmul>
 8005e2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e32:	f7fa fe77 	bl	8000b24 <__aeabi_dcmpge>
 8005e36:	9e01      	ldr	r6, [sp, #4]
 8005e38:	4637      	mov	r7, r6
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	f040 8243 	bne.w	80062c6 <_dtoa_r+0x956>
 8005e40:	9d00      	ldr	r5, [sp, #0]
 8005e42:	2331      	movs	r3, #49	; 0x31
 8005e44:	f805 3b01 	strb.w	r3, [r5], #1
 8005e48:	f10a 0a01 	add.w	sl, sl, #1
 8005e4c:	e23f      	b.n	80062ce <_dtoa_r+0x95e>
 8005e4e:	07f2      	lsls	r2, r6, #31
 8005e50:	d505      	bpl.n	8005e5e <_dtoa_r+0x4ee>
 8005e52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e56:	f7fa fbdf 	bl	8000618 <__aeabi_dmul>
 8005e5a:	3501      	adds	r5, #1
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	1076      	asrs	r6, r6, #1
 8005e60:	3708      	adds	r7, #8
 8005e62:	e76c      	b.n	8005d3e <_dtoa_r+0x3ce>
 8005e64:	2502      	movs	r5, #2
 8005e66:	e76f      	b.n	8005d48 <_dtoa_r+0x3d8>
 8005e68:	9b01      	ldr	r3, [sp, #4]
 8005e6a:	f8cd a01c 	str.w	sl, [sp, #28]
 8005e6e:	930c      	str	r3, [sp, #48]	; 0x30
 8005e70:	e78d      	b.n	8005d8e <_dtoa_r+0x41e>
 8005e72:	9900      	ldr	r1, [sp, #0]
 8005e74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005e76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e78:	4b4e      	ldr	r3, [pc, #312]	; (8005fb4 <_dtoa_r+0x644>)
 8005e7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e7e:	4401      	add	r1, r0
 8005e80:	9102      	str	r1, [sp, #8]
 8005e82:	9908      	ldr	r1, [sp, #32]
 8005e84:	eeb0 8a47 	vmov.f32	s16, s14
 8005e88:	eef0 8a67 	vmov.f32	s17, s15
 8005e8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e94:	2900      	cmp	r1, #0
 8005e96:	d045      	beq.n	8005f24 <_dtoa_r+0x5b4>
 8005e98:	494c      	ldr	r1, [pc, #304]	; (8005fcc <_dtoa_r+0x65c>)
 8005e9a:	2000      	movs	r0, #0
 8005e9c:	f7fa fce6 	bl	800086c <__aeabi_ddiv>
 8005ea0:	ec53 2b18 	vmov	r2, r3, d8
 8005ea4:	f7fa fa00 	bl	80002a8 <__aeabi_dsub>
 8005ea8:	9d00      	ldr	r5, [sp, #0]
 8005eaa:	ec41 0b18 	vmov	d8, r0, r1
 8005eae:	4639      	mov	r1, r7
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	f7fa fe61 	bl	8000b78 <__aeabi_d2iz>
 8005eb6:	900c      	str	r0, [sp, #48]	; 0x30
 8005eb8:	f7fa fb44 	bl	8000544 <__aeabi_i2d>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	4639      	mov	r1, r7
 8005ec4:	f7fa f9f0 	bl	80002a8 <__aeabi_dsub>
 8005ec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005eca:	3330      	adds	r3, #48	; 0x30
 8005ecc:	f805 3b01 	strb.w	r3, [r5], #1
 8005ed0:	ec53 2b18 	vmov	r2, r3, d8
 8005ed4:	4606      	mov	r6, r0
 8005ed6:	460f      	mov	r7, r1
 8005ed8:	f7fa fe10 	bl	8000afc <__aeabi_dcmplt>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d165      	bne.n	8005fac <_dtoa_r+0x63c>
 8005ee0:	4632      	mov	r2, r6
 8005ee2:	463b      	mov	r3, r7
 8005ee4:	4935      	ldr	r1, [pc, #212]	; (8005fbc <_dtoa_r+0x64c>)
 8005ee6:	2000      	movs	r0, #0
 8005ee8:	f7fa f9de 	bl	80002a8 <__aeabi_dsub>
 8005eec:	ec53 2b18 	vmov	r2, r3, d8
 8005ef0:	f7fa fe04 	bl	8000afc <__aeabi_dcmplt>
 8005ef4:	2800      	cmp	r0, #0
 8005ef6:	f040 80b9 	bne.w	800606c <_dtoa_r+0x6fc>
 8005efa:	9b02      	ldr	r3, [sp, #8]
 8005efc:	429d      	cmp	r5, r3
 8005efe:	f43f af75 	beq.w	8005dec <_dtoa_r+0x47c>
 8005f02:	4b2f      	ldr	r3, [pc, #188]	; (8005fc0 <_dtoa_r+0x650>)
 8005f04:	ec51 0b18 	vmov	r0, r1, d8
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f7fa fb85 	bl	8000618 <__aeabi_dmul>
 8005f0e:	4b2c      	ldr	r3, [pc, #176]	; (8005fc0 <_dtoa_r+0x650>)
 8005f10:	ec41 0b18 	vmov	d8, r0, r1
 8005f14:	2200      	movs	r2, #0
 8005f16:	4630      	mov	r0, r6
 8005f18:	4639      	mov	r1, r7
 8005f1a:	f7fa fb7d 	bl	8000618 <__aeabi_dmul>
 8005f1e:	4606      	mov	r6, r0
 8005f20:	460f      	mov	r7, r1
 8005f22:	e7c4      	b.n	8005eae <_dtoa_r+0x53e>
 8005f24:	ec51 0b17 	vmov	r0, r1, d7
 8005f28:	f7fa fb76 	bl	8000618 <__aeabi_dmul>
 8005f2c:	9b02      	ldr	r3, [sp, #8]
 8005f2e:	9d00      	ldr	r5, [sp, #0]
 8005f30:	930c      	str	r3, [sp, #48]	; 0x30
 8005f32:	ec41 0b18 	vmov	d8, r0, r1
 8005f36:	4639      	mov	r1, r7
 8005f38:	4630      	mov	r0, r6
 8005f3a:	f7fa fe1d 	bl	8000b78 <__aeabi_d2iz>
 8005f3e:	9011      	str	r0, [sp, #68]	; 0x44
 8005f40:	f7fa fb00 	bl	8000544 <__aeabi_i2d>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4630      	mov	r0, r6
 8005f4a:	4639      	mov	r1, r7
 8005f4c:	f7fa f9ac 	bl	80002a8 <__aeabi_dsub>
 8005f50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f52:	3330      	adds	r3, #48	; 0x30
 8005f54:	f805 3b01 	strb.w	r3, [r5], #1
 8005f58:	9b02      	ldr	r3, [sp, #8]
 8005f5a:	429d      	cmp	r5, r3
 8005f5c:	4606      	mov	r6, r0
 8005f5e:	460f      	mov	r7, r1
 8005f60:	f04f 0200 	mov.w	r2, #0
 8005f64:	d134      	bne.n	8005fd0 <_dtoa_r+0x660>
 8005f66:	4b19      	ldr	r3, [pc, #100]	; (8005fcc <_dtoa_r+0x65c>)
 8005f68:	ec51 0b18 	vmov	r0, r1, d8
 8005f6c:	f7fa f99e 	bl	80002ac <__adddf3>
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	4630      	mov	r0, r6
 8005f76:	4639      	mov	r1, r7
 8005f78:	f7fa fdde 	bl	8000b38 <__aeabi_dcmpgt>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d175      	bne.n	800606c <_dtoa_r+0x6fc>
 8005f80:	ec53 2b18 	vmov	r2, r3, d8
 8005f84:	4911      	ldr	r1, [pc, #68]	; (8005fcc <_dtoa_r+0x65c>)
 8005f86:	2000      	movs	r0, #0
 8005f88:	f7fa f98e 	bl	80002a8 <__aeabi_dsub>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4630      	mov	r0, r6
 8005f92:	4639      	mov	r1, r7
 8005f94:	f7fa fdb2 	bl	8000afc <__aeabi_dcmplt>
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	f43f af27 	beq.w	8005dec <_dtoa_r+0x47c>
 8005f9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005fa0:	1e6b      	subs	r3, r5, #1
 8005fa2:	930c      	str	r3, [sp, #48]	; 0x30
 8005fa4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005fa8:	2b30      	cmp	r3, #48	; 0x30
 8005faa:	d0f8      	beq.n	8005f9e <_dtoa_r+0x62e>
 8005fac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005fb0:	e04a      	b.n	8006048 <_dtoa_r+0x6d8>
 8005fb2:	bf00      	nop
 8005fb4:	08007ab0 	.word	0x08007ab0
 8005fb8:	08007a88 	.word	0x08007a88
 8005fbc:	3ff00000 	.word	0x3ff00000
 8005fc0:	40240000 	.word	0x40240000
 8005fc4:	401c0000 	.word	0x401c0000
 8005fc8:	40140000 	.word	0x40140000
 8005fcc:	3fe00000 	.word	0x3fe00000
 8005fd0:	4baf      	ldr	r3, [pc, #700]	; (8006290 <_dtoa_r+0x920>)
 8005fd2:	f7fa fb21 	bl	8000618 <__aeabi_dmul>
 8005fd6:	4606      	mov	r6, r0
 8005fd8:	460f      	mov	r7, r1
 8005fda:	e7ac      	b.n	8005f36 <_dtoa_r+0x5c6>
 8005fdc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005fe0:	9d00      	ldr	r5, [sp, #0]
 8005fe2:	4642      	mov	r2, r8
 8005fe4:	464b      	mov	r3, r9
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	4639      	mov	r1, r7
 8005fea:	f7fa fc3f 	bl	800086c <__aeabi_ddiv>
 8005fee:	f7fa fdc3 	bl	8000b78 <__aeabi_d2iz>
 8005ff2:	9002      	str	r0, [sp, #8]
 8005ff4:	f7fa faa6 	bl	8000544 <__aeabi_i2d>
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	f7fa fb0c 	bl	8000618 <__aeabi_dmul>
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	4630      	mov	r0, r6
 8006006:	4639      	mov	r1, r7
 8006008:	f7fa f94e 	bl	80002a8 <__aeabi_dsub>
 800600c:	9e02      	ldr	r6, [sp, #8]
 800600e:	9f01      	ldr	r7, [sp, #4]
 8006010:	3630      	adds	r6, #48	; 0x30
 8006012:	f805 6b01 	strb.w	r6, [r5], #1
 8006016:	9e00      	ldr	r6, [sp, #0]
 8006018:	1bae      	subs	r6, r5, r6
 800601a:	42b7      	cmp	r7, r6
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	d137      	bne.n	8006092 <_dtoa_r+0x722>
 8006022:	f7fa f943 	bl	80002ac <__adddf3>
 8006026:	4642      	mov	r2, r8
 8006028:	464b      	mov	r3, r9
 800602a:	4606      	mov	r6, r0
 800602c:	460f      	mov	r7, r1
 800602e:	f7fa fd83 	bl	8000b38 <__aeabi_dcmpgt>
 8006032:	b9c8      	cbnz	r0, 8006068 <_dtoa_r+0x6f8>
 8006034:	4642      	mov	r2, r8
 8006036:	464b      	mov	r3, r9
 8006038:	4630      	mov	r0, r6
 800603a:	4639      	mov	r1, r7
 800603c:	f7fa fd54 	bl	8000ae8 <__aeabi_dcmpeq>
 8006040:	b110      	cbz	r0, 8006048 <_dtoa_r+0x6d8>
 8006042:	9b02      	ldr	r3, [sp, #8]
 8006044:	07d9      	lsls	r1, r3, #31
 8006046:	d40f      	bmi.n	8006068 <_dtoa_r+0x6f8>
 8006048:	4620      	mov	r0, r4
 800604a:	4659      	mov	r1, fp
 800604c:	f000 fad6 	bl	80065fc <_Bfree>
 8006050:	2300      	movs	r3, #0
 8006052:	702b      	strb	r3, [r5, #0]
 8006054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006056:	f10a 0001 	add.w	r0, sl, #1
 800605a:	6018      	str	r0, [r3, #0]
 800605c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800605e:	2b00      	cmp	r3, #0
 8006060:	f43f acd8 	beq.w	8005a14 <_dtoa_r+0xa4>
 8006064:	601d      	str	r5, [r3, #0]
 8006066:	e4d5      	b.n	8005a14 <_dtoa_r+0xa4>
 8006068:	f8cd a01c 	str.w	sl, [sp, #28]
 800606c:	462b      	mov	r3, r5
 800606e:	461d      	mov	r5, r3
 8006070:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006074:	2a39      	cmp	r2, #57	; 0x39
 8006076:	d108      	bne.n	800608a <_dtoa_r+0x71a>
 8006078:	9a00      	ldr	r2, [sp, #0]
 800607a:	429a      	cmp	r2, r3
 800607c:	d1f7      	bne.n	800606e <_dtoa_r+0x6fe>
 800607e:	9a07      	ldr	r2, [sp, #28]
 8006080:	9900      	ldr	r1, [sp, #0]
 8006082:	3201      	adds	r2, #1
 8006084:	9207      	str	r2, [sp, #28]
 8006086:	2230      	movs	r2, #48	; 0x30
 8006088:	700a      	strb	r2, [r1, #0]
 800608a:	781a      	ldrb	r2, [r3, #0]
 800608c:	3201      	adds	r2, #1
 800608e:	701a      	strb	r2, [r3, #0]
 8006090:	e78c      	b.n	8005fac <_dtoa_r+0x63c>
 8006092:	4b7f      	ldr	r3, [pc, #508]	; (8006290 <_dtoa_r+0x920>)
 8006094:	2200      	movs	r2, #0
 8006096:	f7fa fabf 	bl	8000618 <__aeabi_dmul>
 800609a:	2200      	movs	r2, #0
 800609c:	2300      	movs	r3, #0
 800609e:	4606      	mov	r6, r0
 80060a0:	460f      	mov	r7, r1
 80060a2:	f7fa fd21 	bl	8000ae8 <__aeabi_dcmpeq>
 80060a6:	2800      	cmp	r0, #0
 80060a8:	d09b      	beq.n	8005fe2 <_dtoa_r+0x672>
 80060aa:	e7cd      	b.n	8006048 <_dtoa_r+0x6d8>
 80060ac:	9a08      	ldr	r2, [sp, #32]
 80060ae:	2a00      	cmp	r2, #0
 80060b0:	f000 80c4 	beq.w	800623c <_dtoa_r+0x8cc>
 80060b4:	9a05      	ldr	r2, [sp, #20]
 80060b6:	2a01      	cmp	r2, #1
 80060b8:	f300 80a8 	bgt.w	800620c <_dtoa_r+0x89c>
 80060bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80060be:	2a00      	cmp	r2, #0
 80060c0:	f000 80a0 	beq.w	8006204 <_dtoa_r+0x894>
 80060c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80060c8:	9e06      	ldr	r6, [sp, #24]
 80060ca:	4645      	mov	r5, r8
 80060cc:	9a04      	ldr	r2, [sp, #16]
 80060ce:	2101      	movs	r1, #1
 80060d0:	441a      	add	r2, r3
 80060d2:	4620      	mov	r0, r4
 80060d4:	4498      	add	r8, r3
 80060d6:	9204      	str	r2, [sp, #16]
 80060d8:	f000 fb4c 	bl	8006774 <__i2b>
 80060dc:	4607      	mov	r7, r0
 80060de:	2d00      	cmp	r5, #0
 80060e0:	dd0b      	ble.n	80060fa <_dtoa_r+0x78a>
 80060e2:	9b04      	ldr	r3, [sp, #16]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dd08      	ble.n	80060fa <_dtoa_r+0x78a>
 80060e8:	42ab      	cmp	r3, r5
 80060ea:	9a04      	ldr	r2, [sp, #16]
 80060ec:	bfa8      	it	ge
 80060ee:	462b      	movge	r3, r5
 80060f0:	eba8 0803 	sub.w	r8, r8, r3
 80060f4:	1aed      	subs	r5, r5, r3
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	9304      	str	r3, [sp, #16]
 80060fa:	9b06      	ldr	r3, [sp, #24]
 80060fc:	b1fb      	cbz	r3, 800613e <_dtoa_r+0x7ce>
 80060fe:	9b08      	ldr	r3, [sp, #32]
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 809f 	beq.w	8006244 <_dtoa_r+0x8d4>
 8006106:	2e00      	cmp	r6, #0
 8006108:	dd11      	ble.n	800612e <_dtoa_r+0x7be>
 800610a:	4639      	mov	r1, r7
 800610c:	4632      	mov	r2, r6
 800610e:	4620      	mov	r0, r4
 8006110:	f000 fbec 	bl	80068ec <__pow5mult>
 8006114:	465a      	mov	r2, fp
 8006116:	4601      	mov	r1, r0
 8006118:	4607      	mov	r7, r0
 800611a:	4620      	mov	r0, r4
 800611c:	f000 fb40 	bl	80067a0 <__multiply>
 8006120:	4659      	mov	r1, fp
 8006122:	9007      	str	r0, [sp, #28]
 8006124:	4620      	mov	r0, r4
 8006126:	f000 fa69 	bl	80065fc <_Bfree>
 800612a:	9b07      	ldr	r3, [sp, #28]
 800612c:	469b      	mov	fp, r3
 800612e:	9b06      	ldr	r3, [sp, #24]
 8006130:	1b9a      	subs	r2, r3, r6
 8006132:	d004      	beq.n	800613e <_dtoa_r+0x7ce>
 8006134:	4659      	mov	r1, fp
 8006136:	4620      	mov	r0, r4
 8006138:	f000 fbd8 	bl	80068ec <__pow5mult>
 800613c:	4683      	mov	fp, r0
 800613e:	2101      	movs	r1, #1
 8006140:	4620      	mov	r0, r4
 8006142:	f000 fb17 	bl	8006774 <__i2b>
 8006146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006148:	2b00      	cmp	r3, #0
 800614a:	4606      	mov	r6, r0
 800614c:	dd7c      	ble.n	8006248 <_dtoa_r+0x8d8>
 800614e:	461a      	mov	r2, r3
 8006150:	4601      	mov	r1, r0
 8006152:	4620      	mov	r0, r4
 8006154:	f000 fbca 	bl	80068ec <__pow5mult>
 8006158:	9b05      	ldr	r3, [sp, #20]
 800615a:	2b01      	cmp	r3, #1
 800615c:	4606      	mov	r6, r0
 800615e:	dd76      	ble.n	800624e <_dtoa_r+0x8de>
 8006160:	2300      	movs	r3, #0
 8006162:	9306      	str	r3, [sp, #24]
 8006164:	6933      	ldr	r3, [r6, #16]
 8006166:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800616a:	6918      	ldr	r0, [r3, #16]
 800616c:	f000 fab2 	bl	80066d4 <__hi0bits>
 8006170:	f1c0 0020 	rsb	r0, r0, #32
 8006174:	9b04      	ldr	r3, [sp, #16]
 8006176:	4418      	add	r0, r3
 8006178:	f010 001f 	ands.w	r0, r0, #31
 800617c:	f000 8086 	beq.w	800628c <_dtoa_r+0x91c>
 8006180:	f1c0 0320 	rsb	r3, r0, #32
 8006184:	2b04      	cmp	r3, #4
 8006186:	dd7f      	ble.n	8006288 <_dtoa_r+0x918>
 8006188:	f1c0 001c 	rsb	r0, r0, #28
 800618c:	9b04      	ldr	r3, [sp, #16]
 800618e:	4403      	add	r3, r0
 8006190:	4480      	add	r8, r0
 8006192:	4405      	add	r5, r0
 8006194:	9304      	str	r3, [sp, #16]
 8006196:	f1b8 0f00 	cmp.w	r8, #0
 800619a:	dd05      	ble.n	80061a8 <_dtoa_r+0x838>
 800619c:	4659      	mov	r1, fp
 800619e:	4642      	mov	r2, r8
 80061a0:	4620      	mov	r0, r4
 80061a2:	f000 fbfd 	bl	80069a0 <__lshift>
 80061a6:	4683      	mov	fp, r0
 80061a8:	9b04      	ldr	r3, [sp, #16]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	dd05      	ble.n	80061ba <_dtoa_r+0x84a>
 80061ae:	4631      	mov	r1, r6
 80061b0:	461a      	mov	r2, r3
 80061b2:	4620      	mov	r0, r4
 80061b4:	f000 fbf4 	bl	80069a0 <__lshift>
 80061b8:	4606      	mov	r6, r0
 80061ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d069      	beq.n	8006294 <_dtoa_r+0x924>
 80061c0:	4631      	mov	r1, r6
 80061c2:	4658      	mov	r0, fp
 80061c4:	f000 fc58 	bl	8006a78 <__mcmp>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	da63      	bge.n	8006294 <_dtoa_r+0x924>
 80061cc:	2300      	movs	r3, #0
 80061ce:	4659      	mov	r1, fp
 80061d0:	220a      	movs	r2, #10
 80061d2:	4620      	mov	r0, r4
 80061d4:	f000 fa34 	bl	8006640 <__multadd>
 80061d8:	9b08      	ldr	r3, [sp, #32]
 80061da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80061de:	4683      	mov	fp, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 818f 	beq.w	8006504 <_dtoa_r+0xb94>
 80061e6:	4639      	mov	r1, r7
 80061e8:	2300      	movs	r3, #0
 80061ea:	220a      	movs	r2, #10
 80061ec:	4620      	mov	r0, r4
 80061ee:	f000 fa27 	bl	8006640 <__multadd>
 80061f2:	f1b9 0f00 	cmp.w	r9, #0
 80061f6:	4607      	mov	r7, r0
 80061f8:	f300 808e 	bgt.w	8006318 <_dtoa_r+0x9a8>
 80061fc:	9b05      	ldr	r3, [sp, #20]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	dc50      	bgt.n	80062a4 <_dtoa_r+0x934>
 8006202:	e089      	b.n	8006318 <_dtoa_r+0x9a8>
 8006204:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006206:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800620a:	e75d      	b.n	80060c8 <_dtoa_r+0x758>
 800620c:	9b01      	ldr	r3, [sp, #4]
 800620e:	1e5e      	subs	r6, r3, #1
 8006210:	9b06      	ldr	r3, [sp, #24]
 8006212:	42b3      	cmp	r3, r6
 8006214:	bfbf      	itttt	lt
 8006216:	9b06      	ldrlt	r3, [sp, #24]
 8006218:	9606      	strlt	r6, [sp, #24]
 800621a:	1af2      	sublt	r2, r6, r3
 800621c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800621e:	bfb6      	itet	lt
 8006220:	189b      	addlt	r3, r3, r2
 8006222:	1b9e      	subge	r6, r3, r6
 8006224:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006226:	9b01      	ldr	r3, [sp, #4]
 8006228:	bfb8      	it	lt
 800622a:	2600      	movlt	r6, #0
 800622c:	2b00      	cmp	r3, #0
 800622e:	bfb5      	itete	lt
 8006230:	eba8 0503 	sublt.w	r5, r8, r3
 8006234:	9b01      	ldrge	r3, [sp, #4]
 8006236:	2300      	movlt	r3, #0
 8006238:	4645      	movge	r5, r8
 800623a:	e747      	b.n	80060cc <_dtoa_r+0x75c>
 800623c:	9e06      	ldr	r6, [sp, #24]
 800623e:	9f08      	ldr	r7, [sp, #32]
 8006240:	4645      	mov	r5, r8
 8006242:	e74c      	b.n	80060de <_dtoa_r+0x76e>
 8006244:	9a06      	ldr	r2, [sp, #24]
 8006246:	e775      	b.n	8006134 <_dtoa_r+0x7c4>
 8006248:	9b05      	ldr	r3, [sp, #20]
 800624a:	2b01      	cmp	r3, #1
 800624c:	dc18      	bgt.n	8006280 <_dtoa_r+0x910>
 800624e:	9b02      	ldr	r3, [sp, #8]
 8006250:	b9b3      	cbnz	r3, 8006280 <_dtoa_r+0x910>
 8006252:	9b03      	ldr	r3, [sp, #12]
 8006254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006258:	b9a3      	cbnz	r3, 8006284 <_dtoa_r+0x914>
 800625a:	9b03      	ldr	r3, [sp, #12]
 800625c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006260:	0d1b      	lsrs	r3, r3, #20
 8006262:	051b      	lsls	r3, r3, #20
 8006264:	b12b      	cbz	r3, 8006272 <_dtoa_r+0x902>
 8006266:	9b04      	ldr	r3, [sp, #16]
 8006268:	3301      	adds	r3, #1
 800626a:	9304      	str	r3, [sp, #16]
 800626c:	f108 0801 	add.w	r8, r8, #1
 8006270:	2301      	movs	r3, #1
 8006272:	9306      	str	r3, [sp, #24]
 8006274:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006276:	2b00      	cmp	r3, #0
 8006278:	f47f af74 	bne.w	8006164 <_dtoa_r+0x7f4>
 800627c:	2001      	movs	r0, #1
 800627e:	e779      	b.n	8006174 <_dtoa_r+0x804>
 8006280:	2300      	movs	r3, #0
 8006282:	e7f6      	b.n	8006272 <_dtoa_r+0x902>
 8006284:	9b02      	ldr	r3, [sp, #8]
 8006286:	e7f4      	b.n	8006272 <_dtoa_r+0x902>
 8006288:	d085      	beq.n	8006196 <_dtoa_r+0x826>
 800628a:	4618      	mov	r0, r3
 800628c:	301c      	adds	r0, #28
 800628e:	e77d      	b.n	800618c <_dtoa_r+0x81c>
 8006290:	40240000 	.word	0x40240000
 8006294:	9b01      	ldr	r3, [sp, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	dc38      	bgt.n	800630c <_dtoa_r+0x99c>
 800629a:	9b05      	ldr	r3, [sp, #20]
 800629c:	2b02      	cmp	r3, #2
 800629e:	dd35      	ble.n	800630c <_dtoa_r+0x99c>
 80062a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80062a4:	f1b9 0f00 	cmp.w	r9, #0
 80062a8:	d10d      	bne.n	80062c6 <_dtoa_r+0x956>
 80062aa:	4631      	mov	r1, r6
 80062ac:	464b      	mov	r3, r9
 80062ae:	2205      	movs	r2, #5
 80062b0:	4620      	mov	r0, r4
 80062b2:	f000 f9c5 	bl	8006640 <__multadd>
 80062b6:	4601      	mov	r1, r0
 80062b8:	4606      	mov	r6, r0
 80062ba:	4658      	mov	r0, fp
 80062bc:	f000 fbdc 	bl	8006a78 <__mcmp>
 80062c0:	2800      	cmp	r0, #0
 80062c2:	f73f adbd 	bgt.w	8005e40 <_dtoa_r+0x4d0>
 80062c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c8:	9d00      	ldr	r5, [sp, #0]
 80062ca:	ea6f 0a03 	mvn.w	sl, r3
 80062ce:	f04f 0800 	mov.w	r8, #0
 80062d2:	4631      	mov	r1, r6
 80062d4:	4620      	mov	r0, r4
 80062d6:	f000 f991 	bl	80065fc <_Bfree>
 80062da:	2f00      	cmp	r7, #0
 80062dc:	f43f aeb4 	beq.w	8006048 <_dtoa_r+0x6d8>
 80062e0:	f1b8 0f00 	cmp.w	r8, #0
 80062e4:	d005      	beq.n	80062f2 <_dtoa_r+0x982>
 80062e6:	45b8      	cmp	r8, r7
 80062e8:	d003      	beq.n	80062f2 <_dtoa_r+0x982>
 80062ea:	4641      	mov	r1, r8
 80062ec:	4620      	mov	r0, r4
 80062ee:	f000 f985 	bl	80065fc <_Bfree>
 80062f2:	4639      	mov	r1, r7
 80062f4:	4620      	mov	r0, r4
 80062f6:	f000 f981 	bl	80065fc <_Bfree>
 80062fa:	e6a5      	b.n	8006048 <_dtoa_r+0x6d8>
 80062fc:	2600      	movs	r6, #0
 80062fe:	4637      	mov	r7, r6
 8006300:	e7e1      	b.n	80062c6 <_dtoa_r+0x956>
 8006302:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006304:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006308:	4637      	mov	r7, r6
 800630a:	e599      	b.n	8005e40 <_dtoa_r+0x4d0>
 800630c:	9b08      	ldr	r3, [sp, #32]
 800630e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	f000 80fd 	beq.w	8006512 <_dtoa_r+0xba2>
 8006318:	2d00      	cmp	r5, #0
 800631a:	dd05      	ble.n	8006328 <_dtoa_r+0x9b8>
 800631c:	4639      	mov	r1, r7
 800631e:	462a      	mov	r2, r5
 8006320:	4620      	mov	r0, r4
 8006322:	f000 fb3d 	bl	80069a0 <__lshift>
 8006326:	4607      	mov	r7, r0
 8006328:	9b06      	ldr	r3, [sp, #24]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d05c      	beq.n	80063e8 <_dtoa_r+0xa78>
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	4620      	mov	r0, r4
 8006332:	f000 f923 	bl	800657c <_Balloc>
 8006336:	4605      	mov	r5, r0
 8006338:	b928      	cbnz	r0, 8006346 <_dtoa_r+0x9d6>
 800633a:	4b80      	ldr	r3, [pc, #512]	; (800653c <_dtoa_r+0xbcc>)
 800633c:	4602      	mov	r2, r0
 800633e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006342:	f7ff bb2e 	b.w	80059a2 <_dtoa_r+0x32>
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	3202      	adds	r2, #2
 800634a:	0092      	lsls	r2, r2, #2
 800634c:	f107 010c 	add.w	r1, r7, #12
 8006350:	300c      	adds	r0, #12
 8006352:	f000 f905 	bl	8006560 <memcpy>
 8006356:	2201      	movs	r2, #1
 8006358:	4629      	mov	r1, r5
 800635a:	4620      	mov	r0, r4
 800635c:	f000 fb20 	bl	80069a0 <__lshift>
 8006360:	9b00      	ldr	r3, [sp, #0]
 8006362:	3301      	adds	r3, #1
 8006364:	9301      	str	r3, [sp, #4]
 8006366:	9b00      	ldr	r3, [sp, #0]
 8006368:	444b      	add	r3, r9
 800636a:	9307      	str	r3, [sp, #28]
 800636c:	9b02      	ldr	r3, [sp, #8]
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	46b8      	mov	r8, r7
 8006374:	9306      	str	r3, [sp, #24]
 8006376:	4607      	mov	r7, r0
 8006378:	9b01      	ldr	r3, [sp, #4]
 800637a:	4631      	mov	r1, r6
 800637c:	3b01      	subs	r3, #1
 800637e:	4658      	mov	r0, fp
 8006380:	9302      	str	r3, [sp, #8]
 8006382:	f7ff fa67 	bl	8005854 <quorem>
 8006386:	4603      	mov	r3, r0
 8006388:	3330      	adds	r3, #48	; 0x30
 800638a:	9004      	str	r0, [sp, #16]
 800638c:	4641      	mov	r1, r8
 800638e:	4658      	mov	r0, fp
 8006390:	9308      	str	r3, [sp, #32]
 8006392:	f000 fb71 	bl	8006a78 <__mcmp>
 8006396:	463a      	mov	r2, r7
 8006398:	4681      	mov	r9, r0
 800639a:	4631      	mov	r1, r6
 800639c:	4620      	mov	r0, r4
 800639e:	f000 fb87 	bl	8006ab0 <__mdiff>
 80063a2:	68c2      	ldr	r2, [r0, #12]
 80063a4:	9b08      	ldr	r3, [sp, #32]
 80063a6:	4605      	mov	r5, r0
 80063a8:	bb02      	cbnz	r2, 80063ec <_dtoa_r+0xa7c>
 80063aa:	4601      	mov	r1, r0
 80063ac:	4658      	mov	r0, fp
 80063ae:	f000 fb63 	bl	8006a78 <__mcmp>
 80063b2:	9b08      	ldr	r3, [sp, #32]
 80063b4:	4602      	mov	r2, r0
 80063b6:	4629      	mov	r1, r5
 80063b8:	4620      	mov	r0, r4
 80063ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80063be:	f000 f91d 	bl	80065fc <_Bfree>
 80063c2:	9b05      	ldr	r3, [sp, #20]
 80063c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063c6:	9d01      	ldr	r5, [sp, #4]
 80063c8:	ea43 0102 	orr.w	r1, r3, r2
 80063cc:	9b06      	ldr	r3, [sp, #24]
 80063ce:	430b      	orrs	r3, r1
 80063d0:	9b08      	ldr	r3, [sp, #32]
 80063d2:	d10d      	bne.n	80063f0 <_dtoa_r+0xa80>
 80063d4:	2b39      	cmp	r3, #57	; 0x39
 80063d6:	d029      	beq.n	800642c <_dtoa_r+0xabc>
 80063d8:	f1b9 0f00 	cmp.w	r9, #0
 80063dc:	dd01      	ble.n	80063e2 <_dtoa_r+0xa72>
 80063de:	9b04      	ldr	r3, [sp, #16]
 80063e0:	3331      	adds	r3, #49	; 0x31
 80063e2:	9a02      	ldr	r2, [sp, #8]
 80063e4:	7013      	strb	r3, [r2, #0]
 80063e6:	e774      	b.n	80062d2 <_dtoa_r+0x962>
 80063e8:	4638      	mov	r0, r7
 80063ea:	e7b9      	b.n	8006360 <_dtoa_r+0x9f0>
 80063ec:	2201      	movs	r2, #1
 80063ee:	e7e2      	b.n	80063b6 <_dtoa_r+0xa46>
 80063f0:	f1b9 0f00 	cmp.w	r9, #0
 80063f4:	db06      	blt.n	8006404 <_dtoa_r+0xa94>
 80063f6:	9905      	ldr	r1, [sp, #20]
 80063f8:	ea41 0909 	orr.w	r9, r1, r9
 80063fc:	9906      	ldr	r1, [sp, #24]
 80063fe:	ea59 0101 	orrs.w	r1, r9, r1
 8006402:	d120      	bne.n	8006446 <_dtoa_r+0xad6>
 8006404:	2a00      	cmp	r2, #0
 8006406:	ddec      	ble.n	80063e2 <_dtoa_r+0xa72>
 8006408:	4659      	mov	r1, fp
 800640a:	2201      	movs	r2, #1
 800640c:	4620      	mov	r0, r4
 800640e:	9301      	str	r3, [sp, #4]
 8006410:	f000 fac6 	bl	80069a0 <__lshift>
 8006414:	4631      	mov	r1, r6
 8006416:	4683      	mov	fp, r0
 8006418:	f000 fb2e 	bl	8006a78 <__mcmp>
 800641c:	2800      	cmp	r0, #0
 800641e:	9b01      	ldr	r3, [sp, #4]
 8006420:	dc02      	bgt.n	8006428 <_dtoa_r+0xab8>
 8006422:	d1de      	bne.n	80063e2 <_dtoa_r+0xa72>
 8006424:	07da      	lsls	r2, r3, #31
 8006426:	d5dc      	bpl.n	80063e2 <_dtoa_r+0xa72>
 8006428:	2b39      	cmp	r3, #57	; 0x39
 800642a:	d1d8      	bne.n	80063de <_dtoa_r+0xa6e>
 800642c:	9a02      	ldr	r2, [sp, #8]
 800642e:	2339      	movs	r3, #57	; 0x39
 8006430:	7013      	strb	r3, [r2, #0]
 8006432:	462b      	mov	r3, r5
 8006434:	461d      	mov	r5, r3
 8006436:	3b01      	subs	r3, #1
 8006438:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800643c:	2a39      	cmp	r2, #57	; 0x39
 800643e:	d050      	beq.n	80064e2 <_dtoa_r+0xb72>
 8006440:	3201      	adds	r2, #1
 8006442:	701a      	strb	r2, [r3, #0]
 8006444:	e745      	b.n	80062d2 <_dtoa_r+0x962>
 8006446:	2a00      	cmp	r2, #0
 8006448:	dd03      	ble.n	8006452 <_dtoa_r+0xae2>
 800644a:	2b39      	cmp	r3, #57	; 0x39
 800644c:	d0ee      	beq.n	800642c <_dtoa_r+0xabc>
 800644e:	3301      	adds	r3, #1
 8006450:	e7c7      	b.n	80063e2 <_dtoa_r+0xa72>
 8006452:	9a01      	ldr	r2, [sp, #4]
 8006454:	9907      	ldr	r1, [sp, #28]
 8006456:	f802 3c01 	strb.w	r3, [r2, #-1]
 800645a:	428a      	cmp	r2, r1
 800645c:	d02a      	beq.n	80064b4 <_dtoa_r+0xb44>
 800645e:	4659      	mov	r1, fp
 8006460:	2300      	movs	r3, #0
 8006462:	220a      	movs	r2, #10
 8006464:	4620      	mov	r0, r4
 8006466:	f000 f8eb 	bl	8006640 <__multadd>
 800646a:	45b8      	cmp	r8, r7
 800646c:	4683      	mov	fp, r0
 800646e:	f04f 0300 	mov.w	r3, #0
 8006472:	f04f 020a 	mov.w	r2, #10
 8006476:	4641      	mov	r1, r8
 8006478:	4620      	mov	r0, r4
 800647a:	d107      	bne.n	800648c <_dtoa_r+0xb1c>
 800647c:	f000 f8e0 	bl	8006640 <__multadd>
 8006480:	4680      	mov	r8, r0
 8006482:	4607      	mov	r7, r0
 8006484:	9b01      	ldr	r3, [sp, #4]
 8006486:	3301      	adds	r3, #1
 8006488:	9301      	str	r3, [sp, #4]
 800648a:	e775      	b.n	8006378 <_dtoa_r+0xa08>
 800648c:	f000 f8d8 	bl	8006640 <__multadd>
 8006490:	4639      	mov	r1, r7
 8006492:	4680      	mov	r8, r0
 8006494:	2300      	movs	r3, #0
 8006496:	220a      	movs	r2, #10
 8006498:	4620      	mov	r0, r4
 800649a:	f000 f8d1 	bl	8006640 <__multadd>
 800649e:	4607      	mov	r7, r0
 80064a0:	e7f0      	b.n	8006484 <_dtoa_r+0xb14>
 80064a2:	f1b9 0f00 	cmp.w	r9, #0
 80064a6:	9a00      	ldr	r2, [sp, #0]
 80064a8:	bfcc      	ite	gt
 80064aa:	464d      	movgt	r5, r9
 80064ac:	2501      	movle	r5, #1
 80064ae:	4415      	add	r5, r2
 80064b0:	f04f 0800 	mov.w	r8, #0
 80064b4:	4659      	mov	r1, fp
 80064b6:	2201      	movs	r2, #1
 80064b8:	4620      	mov	r0, r4
 80064ba:	9301      	str	r3, [sp, #4]
 80064bc:	f000 fa70 	bl	80069a0 <__lshift>
 80064c0:	4631      	mov	r1, r6
 80064c2:	4683      	mov	fp, r0
 80064c4:	f000 fad8 	bl	8006a78 <__mcmp>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	dcb2      	bgt.n	8006432 <_dtoa_r+0xac2>
 80064cc:	d102      	bne.n	80064d4 <_dtoa_r+0xb64>
 80064ce:	9b01      	ldr	r3, [sp, #4]
 80064d0:	07db      	lsls	r3, r3, #31
 80064d2:	d4ae      	bmi.n	8006432 <_dtoa_r+0xac2>
 80064d4:	462b      	mov	r3, r5
 80064d6:	461d      	mov	r5, r3
 80064d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064dc:	2a30      	cmp	r2, #48	; 0x30
 80064de:	d0fa      	beq.n	80064d6 <_dtoa_r+0xb66>
 80064e0:	e6f7      	b.n	80062d2 <_dtoa_r+0x962>
 80064e2:	9a00      	ldr	r2, [sp, #0]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d1a5      	bne.n	8006434 <_dtoa_r+0xac4>
 80064e8:	f10a 0a01 	add.w	sl, sl, #1
 80064ec:	2331      	movs	r3, #49	; 0x31
 80064ee:	e779      	b.n	80063e4 <_dtoa_r+0xa74>
 80064f0:	4b13      	ldr	r3, [pc, #76]	; (8006540 <_dtoa_r+0xbd0>)
 80064f2:	f7ff baaf 	b.w	8005a54 <_dtoa_r+0xe4>
 80064f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f47f aa86 	bne.w	8005a0a <_dtoa_r+0x9a>
 80064fe:	4b11      	ldr	r3, [pc, #68]	; (8006544 <_dtoa_r+0xbd4>)
 8006500:	f7ff baa8 	b.w	8005a54 <_dtoa_r+0xe4>
 8006504:	f1b9 0f00 	cmp.w	r9, #0
 8006508:	dc03      	bgt.n	8006512 <_dtoa_r+0xba2>
 800650a:	9b05      	ldr	r3, [sp, #20]
 800650c:	2b02      	cmp	r3, #2
 800650e:	f73f aec9 	bgt.w	80062a4 <_dtoa_r+0x934>
 8006512:	9d00      	ldr	r5, [sp, #0]
 8006514:	4631      	mov	r1, r6
 8006516:	4658      	mov	r0, fp
 8006518:	f7ff f99c 	bl	8005854 <quorem>
 800651c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006520:	f805 3b01 	strb.w	r3, [r5], #1
 8006524:	9a00      	ldr	r2, [sp, #0]
 8006526:	1aaa      	subs	r2, r5, r2
 8006528:	4591      	cmp	r9, r2
 800652a:	ddba      	ble.n	80064a2 <_dtoa_r+0xb32>
 800652c:	4659      	mov	r1, fp
 800652e:	2300      	movs	r3, #0
 8006530:	220a      	movs	r2, #10
 8006532:	4620      	mov	r0, r4
 8006534:	f000 f884 	bl	8006640 <__multadd>
 8006538:	4683      	mov	fp, r0
 800653a:	e7eb      	b.n	8006514 <_dtoa_r+0xba4>
 800653c:	08007a13 	.word	0x08007a13
 8006540:	0800796c 	.word	0x0800796c
 8006544:	08007990 	.word	0x08007990

08006548 <_localeconv_r>:
 8006548:	4800      	ldr	r0, [pc, #0]	; (800654c <_localeconv_r+0x4>)
 800654a:	4770      	bx	lr
 800654c:	20000160 	.word	0x20000160

08006550 <malloc>:
 8006550:	4b02      	ldr	r3, [pc, #8]	; (800655c <malloc+0xc>)
 8006552:	4601      	mov	r1, r0
 8006554:	6818      	ldr	r0, [r3, #0]
 8006556:	f000 bbef 	b.w	8006d38 <_malloc_r>
 800655a:	bf00      	nop
 800655c:	2000000c 	.word	0x2000000c

08006560 <memcpy>:
 8006560:	440a      	add	r2, r1
 8006562:	4291      	cmp	r1, r2
 8006564:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006568:	d100      	bne.n	800656c <memcpy+0xc>
 800656a:	4770      	bx	lr
 800656c:	b510      	push	{r4, lr}
 800656e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006576:	4291      	cmp	r1, r2
 8006578:	d1f9      	bne.n	800656e <memcpy+0xe>
 800657a:	bd10      	pop	{r4, pc}

0800657c <_Balloc>:
 800657c:	b570      	push	{r4, r5, r6, lr}
 800657e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006580:	4604      	mov	r4, r0
 8006582:	460d      	mov	r5, r1
 8006584:	b976      	cbnz	r6, 80065a4 <_Balloc+0x28>
 8006586:	2010      	movs	r0, #16
 8006588:	f7ff ffe2 	bl	8006550 <malloc>
 800658c:	4602      	mov	r2, r0
 800658e:	6260      	str	r0, [r4, #36]	; 0x24
 8006590:	b920      	cbnz	r0, 800659c <_Balloc+0x20>
 8006592:	4b18      	ldr	r3, [pc, #96]	; (80065f4 <_Balloc+0x78>)
 8006594:	4818      	ldr	r0, [pc, #96]	; (80065f8 <_Balloc+0x7c>)
 8006596:	2166      	movs	r1, #102	; 0x66
 8006598:	f000 fc38 	bl	8006e0c <__assert_func>
 800659c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065a0:	6006      	str	r6, [r0, #0]
 80065a2:	60c6      	str	r6, [r0, #12]
 80065a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80065a6:	68f3      	ldr	r3, [r6, #12]
 80065a8:	b183      	cbz	r3, 80065cc <_Balloc+0x50>
 80065aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065b2:	b9b8      	cbnz	r0, 80065e4 <_Balloc+0x68>
 80065b4:	2101      	movs	r1, #1
 80065b6:	fa01 f605 	lsl.w	r6, r1, r5
 80065ba:	1d72      	adds	r2, r6, #5
 80065bc:	0092      	lsls	r2, r2, #2
 80065be:	4620      	mov	r0, r4
 80065c0:	f000 fb5a 	bl	8006c78 <_calloc_r>
 80065c4:	b160      	cbz	r0, 80065e0 <_Balloc+0x64>
 80065c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80065ca:	e00e      	b.n	80065ea <_Balloc+0x6e>
 80065cc:	2221      	movs	r2, #33	; 0x21
 80065ce:	2104      	movs	r1, #4
 80065d0:	4620      	mov	r0, r4
 80065d2:	f000 fb51 	bl	8006c78 <_calloc_r>
 80065d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065d8:	60f0      	str	r0, [r6, #12]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1e4      	bne.n	80065aa <_Balloc+0x2e>
 80065e0:	2000      	movs	r0, #0
 80065e2:	bd70      	pop	{r4, r5, r6, pc}
 80065e4:	6802      	ldr	r2, [r0, #0]
 80065e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80065ea:	2300      	movs	r3, #0
 80065ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065f0:	e7f7      	b.n	80065e2 <_Balloc+0x66>
 80065f2:	bf00      	nop
 80065f4:	0800799d 	.word	0x0800799d
 80065f8:	08007a24 	.word	0x08007a24

080065fc <_Bfree>:
 80065fc:	b570      	push	{r4, r5, r6, lr}
 80065fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006600:	4605      	mov	r5, r0
 8006602:	460c      	mov	r4, r1
 8006604:	b976      	cbnz	r6, 8006624 <_Bfree+0x28>
 8006606:	2010      	movs	r0, #16
 8006608:	f7ff ffa2 	bl	8006550 <malloc>
 800660c:	4602      	mov	r2, r0
 800660e:	6268      	str	r0, [r5, #36]	; 0x24
 8006610:	b920      	cbnz	r0, 800661c <_Bfree+0x20>
 8006612:	4b09      	ldr	r3, [pc, #36]	; (8006638 <_Bfree+0x3c>)
 8006614:	4809      	ldr	r0, [pc, #36]	; (800663c <_Bfree+0x40>)
 8006616:	218a      	movs	r1, #138	; 0x8a
 8006618:	f000 fbf8 	bl	8006e0c <__assert_func>
 800661c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006620:	6006      	str	r6, [r0, #0]
 8006622:	60c6      	str	r6, [r0, #12]
 8006624:	b13c      	cbz	r4, 8006636 <_Bfree+0x3a>
 8006626:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006628:	6862      	ldr	r2, [r4, #4]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006630:	6021      	str	r1, [r4, #0]
 8006632:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006636:	bd70      	pop	{r4, r5, r6, pc}
 8006638:	0800799d 	.word	0x0800799d
 800663c:	08007a24 	.word	0x08007a24

08006640 <__multadd>:
 8006640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006644:	690e      	ldr	r6, [r1, #16]
 8006646:	4607      	mov	r7, r0
 8006648:	4698      	mov	r8, r3
 800664a:	460c      	mov	r4, r1
 800664c:	f101 0014 	add.w	r0, r1, #20
 8006650:	2300      	movs	r3, #0
 8006652:	6805      	ldr	r5, [r0, #0]
 8006654:	b2a9      	uxth	r1, r5
 8006656:	fb02 8101 	mla	r1, r2, r1, r8
 800665a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800665e:	0c2d      	lsrs	r5, r5, #16
 8006660:	fb02 c505 	mla	r5, r2, r5, ip
 8006664:	b289      	uxth	r1, r1
 8006666:	3301      	adds	r3, #1
 8006668:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800666c:	429e      	cmp	r6, r3
 800666e:	f840 1b04 	str.w	r1, [r0], #4
 8006672:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006676:	dcec      	bgt.n	8006652 <__multadd+0x12>
 8006678:	f1b8 0f00 	cmp.w	r8, #0
 800667c:	d022      	beq.n	80066c4 <__multadd+0x84>
 800667e:	68a3      	ldr	r3, [r4, #8]
 8006680:	42b3      	cmp	r3, r6
 8006682:	dc19      	bgt.n	80066b8 <__multadd+0x78>
 8006684:	6861      	ldr	r1, [r4, #4]
 8006686:	4638      	mov	r0, r7
 8006688:	3101      	adds	r1, #1
 800668a:	f7ff ff77 	bl	800657c <_Balloc>
 800668e:	4605      	mov	r5, r0
 8006690:	b928      	cbnz	r0, 800669e <__multadd+0x5e>
 8006692:	4602      	mov	r2, r0
 8006694:	4b0d      	ldr	r3, [pc, #52]	; (80066cc <__multadd+0x8c>)
 8006696:	480e      	ldr	r0, [pc, #56]	; (80066d0 <__multadd+0x90>)
 8006698:	21b5      	movs	r1, #181	; 0xb5
 800669a:	f000 fbb7 	bl	8006e0c <__assert_func>
 800669e:	6922      	ldr	r2, [r4, #16]
 80066a0:	3202      	adds	r2, #2
 80066a2:	f104 010c 	add.w	r1, r4, #12
 80066a6:	0092      	lsls	r2, r2, #2
 80066a8:	300c      	adds	r0, #12
 80066aa:	f7ff ff59 	bl	8006560 <memcpy>
 80066ae:	4621      	mov	r1, r4
 80066b0:	4638      	mov	r0, r7
 80066b2:	f7ff ffa3 	bl	80065fc <_Bfree>
 80066b6:	462c      	mov	r4, r5
 80066b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80066bc:	3601      	adds	r6, #1
 80066be:	f8c3 8014 	str.w	r8, [r3, #20]
 80066c2:	6126      	str	r6, [r4, #16]
 80066c4:	4620      	mov	r0, r4
 80066c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066ca:	bf00      	nop
 80066cc:	08007a13 	.word	0x08007a13
 80066d0:	08007a24 	.word	0x08007a24

080066d4 <__hi0bits>:
 80066d4:	0c03      	lsrs	r3, r0, #16
 80066d6:	041b      	lsls	r3, r3, #16
 80066d8:	b9d3      	cbnz	r3, 8006710 <__hi0bits+0x3c>
 80066da:	0400      	lsls	r0, r0, #16
 80066dc:	2310      	movs	r3, #16
 80066de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80066e2:	bf04      	itt	eq
 80066e4:	0200      	lsleq	r0, r0, #8
 80066e6:	3308      	addeq	r3, #8
 80066e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80066ec:	bf04      	itt	eq
 80066ee:	0100      	lsleq	r0, r0, #4
 80066f0:	3304      	addeq	r3, #4
 80066f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80066f6:	bf04      	itt	eq
 80066f8:	0080      	lsleq	r0, r0, #2
 80066fa:	3302      	addeq	r3, #2
 80066fc:	2800      	cmp	r0, #0
 80066fe:	db05      	blt.n	800670c <__hi0bits+0x38>
 8006700:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006704:	f103 0301 	add.w	r3, r3, #1
 8006708:	bf08      	it	eq
 800670a:	2320      	moveq	r3, #32
 800670c:	4618      	mov	r0, r3
 800670e:	4770      	bx	lr
 8006710:	2300      	movs	r3, #0
 8006712:	e7e4      	b.n	80066de <__hi0bits+0xa>

08006714 <__lo0bits>:
 8006714:	6803      	ldr	r3, [r0, #0]
 8006716:	f013 0207 	ands.w	r2, r3, #7
 800671a:	4601      	mov	r1, r0
 800671c:	d00b      	beq.n	8006736 <__lo0bits+0x22>
 800671e:	07da      	lsls	r2, r3, #31
 8006720:	d424      	bmi.n	800676c <__lo0bits+0x58>
 8006722:	0798      	lsls	r0, r3, #30
 8006724:	bf49      	itett	mi
 8006726:	085b      	lsrmi	r3, r3, #1
 8006728:	089b      	lsrpl	r3, r3, #2
 800672a:	2001      	movmi	r0, #1
 800672c:	600b      	strmi	r3, [r1, #0]
 800672e:	bf5c      	itt	pl
 8006730:	600b      	strpl	r3, [r1, #0]
 8006732:	2002      	movpl	r0, #2
 8006734:	4770      	bx	lr
 8006736:	b298      	uxth	r0, r3
 8006738:	b9b0      	cbnz	r0, 8006768 <__lo0bits+0x54>
 800673a:	0c1b      	lsrs	r3, r3, #16
 800673c:	2010      	movs	r0, #16
 800673e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006742:	bf04      	itt	eq
 8006744:	0a1b      	lsreq	r3, r3, #8
 8006746:	3008      	addeq	r0, #8
 8006748:	071a      	lsls	r2, r3, #28
 800674a:	bf04      	itt	eq
 800674c:	091b      	lsreq	r3, r3, #4
 800674e:	3004      	addeq	r0, #4
 8006750:	079a      	lsls	r2, r3, #30
 8006752:	bf04      	itt	eq
 8006754:	089b      	lsreq	r3, r3, #2
 8006756:	3002      	addeq	r0, #2
 8006758:	07da      	lsls	r2, r3, #31
 800675a:	d403      	bmi.n	8006764 <__lo0bits+0x50>
 800675c:	085b      	lsrs	r3, r3, #1
 800675e:	f100 0001 	add.w	r0, r0, #1
 8006762:	d005      	beq.n	8006770 <__lo0bits+0x5c>
 8006764:	600b      	str	r3, [r1, #0]
 8006766:	4770      	bx	lr
 8006768:	4610      	mov	r0, r2
 800676a:	e7e8      	b.n	800673e <__lo0bits+0x2a>
 800676c:	2000      	movs	r0, #0
 800676e:	4770      	bx	lr
 8006770:	2020      	movs	r0, #32
 8006772:	4770      	bx	lr

08006774 <__i2b>:
 8006774:	b510      	push	{r4, lr}
 8006776:	460c      	mov	r4, r1
 8006778:	2101      	movs	r1, #1
 800677a:	f7ff feff 	bl	800657c <_Balloc>
 800677e:	4602      	mov	r2, r0
 8006780:	b928      	cbnz	r0, 800678e <__i2b+0x1a>
 8006782:	4b05      	ldr	r3, [pc, #20]	; (8006798 <__i2b+0x24>)
 8006784:	4805      	ldr	r0, [pc, #20]	; (800679c <__i2b+0x28>)
 8006786:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800678a:	f000 fb3f 	bl	8006e0c <__assert_func>
 800678e:	2301      	movs	r3, #1
 8006790:	6144      	str	r4, [r0, #20]
 8006792:	6103      	str	r3, [r0, #16]
 8006794:	bd10      	pop	{r4, pc}
 8006796:	bf00      	nop
 8006798:	08007a13 	.word	0x08007a13
 800679c:	08007a24 	.word	0x08007a24

080067a0 <__multiply>:
 80067a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067a4:	4614      	mov	r4, r2
 80067a6:	690a      	ldr	r2, [r1, #16]
 80067a8:	6923      	ldr	r3, [r4, #16]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	bfb8      	it	lt
 80067ae:	460b      	movlt	r3, r1
 80067b0:	460d      	mov	r5, r1
 80067b2:	bfbc      	itt	lt
 80067b4:	4625      	movlt	r5, r4
 80067b6:	461c      	movlt	r4, r3
 80067b8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80067bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80067c0:	68ab      	ldr	r3, [r5, #8]
 80067c2:	6869      	ldr	r1, [r5, #4]
 80067c4:	eb0a 0709 	add.w	r7, sl, r9
 80067c8:	42bb      	cmp	r3, r7
 80067ca:	b085      	sub	sp, #20
 80067cc:	bfb8      	it	lt
 80067ce:	3101      	addlt	r1, #1
 80067d0:	f7ff fed4 	bl	800657c <_Balloc>
 80067d4:	b930      	cbnz	r0, 80067e4 <__multiply+0x44>
 80067d6:	4602      	mov	r2, r0
 80067d8:	4b42      	ldr	r3, [pc, #264]	; (80068e4 <__multiply+0x144>)
 80067da:	4843      	ldr	r0, [pc, #268]	; (80068e8 <__multiply+0x148>)
 80067dc:	f240 115d 	movw	r1, #349	; 0x15d
 80067e0:	f000 fb14 	bl	8006e0c <__assert_func>
 80067e4:	f100 0614 	add.w	r6, r0, #20
 80067e8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80067ec:	4633      	mov	r3, r6
 80067ee:	2200      	movs	r2, #0
 80067f0:	4543      	cmp	r3, r8
 80067f2:	d31e      	bcc.n	8006832 <__multiply+0x92>
 80067f4:	f105 0c14 	add.w	ip, r5, #20
 80067f8:	f104 0314 	add.w	r3, r4, #20
 80067fc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006800:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006804:	9202      	str	r2, [sp, #8]
 8006806:	ebac 0205 	sub.w	r2, ip, r5
 800680a:	3a15      	subs	r2, #21
 800680c:	f022 0203 	bic.w	r2, r2, #3
 8006810:	3204      	adds	r2, #4
 8006812:	f105 0115 	add.w	r1, r5, #21
 8006816:	458c      	cmp	ip, r1
 8006818:	bf38      	it	cc
 800681a:	2204      	movcc	r2, #4
 800681c:	9201      	str	r2, [sp, #4]
 800681e:	9a02      	ldr	r2, [sp, #8]
 8006820:	9303      	str	r3, [sp, #12]
 8006822:	429a      	cmp	r2, r3
 8006824:	d808      	bhi.n	8006838 <__multiply+0x98>
 8006826:	2f00      	cmp	r7, #0
 8006828:	dc55      	bgt.n	80068d6 <__multiply+0x136>
 800682a:	6107      	str	r7, [r0, #16]
 800682c:	b005      	add	sp, #20
 800682e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006832:	f843 2b04 	str.w	r2, [r3], #4
 8006836:	e7db      	b.n	80067f0 <__multiply+0x50>
 8006838:	f8b3 a000 	ldrh.w	sl, [r3]
 800683c:	f1ba 0f00 	cmp.w	sl, #0
 8006840:	d020      	beq.n	8006884 <__multiply+0xe4>
 8006842:	f105 0e14 	add.w	lr, r5, #20
 8006846:	46b1      	mov	r9, r6
 8006848:	2200      	movs	r2, #0
 800684a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800684e:	f8d9 b000 	ldr.w	fp, [r9]
 8006852:	b2a1      	uxth	r1, r4
 8006854:	fa1f fb8b 	uxth.w	fp, fp
 8006858:	fb0a b101 	mla	r1, sl, r1, fp
 800685c:	4411      	add	r1, r2
 800685e:	f8d9 2000 	ldr.w	r2, [r9]
 8006862:	0c24      	lsrs	r4, r4, #16
 8006864:	0c12      	lsrs	r2, r2, #16
 8006866:	fb0a 2404 	mla	r4, sl, r4, r2
 800686a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800686e:	b289      	uxth	r1, r1
 8006870:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006874:	45f4      	cmp	ip, lr
 8006876:	f849 1b04 	str.w	r1, [r9], #4
 800687a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800687e:	d8e4      	bhi.n	800684a <__multiply+0xaa>
 8006880:	9901      	ldr	r1, [sp, #4]
 8006882:	5072      	str	r2, [r6, r1]
 8006884:	9a03      	ldr	r2, [sp, #12]
 8006886:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800688a:	3304      	adds	r3, #4
 800688c:	f1b9 0f00 	cmp.w	r9, #0
 8006890:	d01f      	beq.n	80068d2 <__multiply+0x132>
 8006892:	6834      	ldr	r4, [r6, #0]
 8006894:	f105 0114 	add.w	r1, r5, #20
 8006898:	46b6      	mov	lr, r6
 800689a:	f04f 0a00 	mov.w	sl, #0
 800689e:	880a      	ldrh	r2, [r1, #0]
 80068a0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80068a4:	fb09 b202 	mla	r2, r9, r2, fp
 80068a8:	4492      	add	sl, r2
 80068aa:	b2a4      	uxth	r4, r4
 80068ac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80068b0:	f84e 4b04 	str.w	r4, [lr], #4
 80068b4:	f851 4b04 	ldr.w	r4, [r1], #4
 80068b8:	f8be 2000 	ldrh.w	r2, [lr]
 80068bc:	0c24      	lsrs	r4, r4, #16
 80068be:	fb09 2404 	mla	r4, r9, r4, r2
 80068c2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80068c6:	458c      	cmp	ip, r1
 80068c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80068cc:	d8e7      	bhi.n	800689e <__multiply+0xfe>
 80068ce:	9a01      	ldr	r2, [sp, #4]
 80068d0:	50b4      	str	r4, [r6, r2]
 80068d2:	3604      	adds	r6, #4
 80068d4:	e7a3      	b.n	800681e <__multiply+0x7e>
 80068d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1a5      	bne.n	800682a <__multiply+0x8a>
 80068de:	3f01      	subs	r7, #1
 80068e0:	e7a1      	b.n	8006826 <__multiply+0x86>
 80068e2:	bf00      	nop
 80068e4:	08007a13 	.word	0x08007a13
 80068e8:	08007a24 	.word	0x08007a24

080068ec <__pow5mult>:
 80068ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068f0:	4615      	mov	r5, r2
 80068f2:	f012 0203 	ands.w	r2, r2, #3
 80068f6:	4606      	mov	r6, r0
 80068f8:	460f      	mov	r7, r1
 80068fa:	d007      	beq.n	800690c <__pow5mult+0x20>
 80068fc:	4c25      	ldr	r4, [pc, #148]	; (8006994 <__pow5mult+0xa8>)
 80068fe:	3a01      	subs	r2, #1
 8006900:	2300      	movs	r3, #0
 8006902:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006906:	f7ff fe9b 	bl	8006640 <__multadd>
 800690a:	4607      	mov	r7, r0
 800690c:	10ad      	asrs	r5, r5, #2
 800690e:	d03d      	beq.n	800698c <__pow5mult+0xa0>
 8006910:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006912:	b97c      	cbnz	r4, 8006934 <__pow5mult+0x48>
 8006914:	2010      	movs	r0, #16
 8006916:	f7ff fe1b 	bl	8006550 <malloc>
 800691a:	4602      	mov	r2, r0
 800691c:	6270      	str	r0, [r6, #36]	; 0x24
 800691e:	b928      	cbnz	r0, 800692c <__pow5mult+0x40>
 8006920:	4b1d      	ldr	r3, [pc, #116]	; (8006998 <__pow5mult+0xac>)
 8006922:	481e      	ldr	r0, [pc, #120]	; (800699c <__pow5mult+0xb0>)
 8006924:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006928:	f000 fa70 	bl	8006e0c <__assert_func>
 800692c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006930:	6004      	str	r4, [r0, #0]
 8006932:	60c4      	str	r4, [r0, #12]
 8006934:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006938:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800693c:	b94c      	cbnz	r4, 8006952 <__pow5mult+0x66>
 800693e:	f240 2171 	movw	r1, #625	; 0x271
 8006942:	4630      	mov	r0, r6
 8006944:	f7ff ff16 	bl	8006774 <__i2b>
 8006948:	2300      	movs	r3, #0
 800694a:	f8c8 0008 	str.w	r0, [r8, #8]
 800694e:	4604      	mov	r4, r0
 8006950:	6003      	str	r3, [r0, #0]
 8006952:	f04f 0900 	mov.w	r9, #0
 8006956:	07eb      	lsls	r3, r5, #31
 8006958:	d50a      	bpl.n	8006970 <__pow5mult+0x84>
 800695a:	4639      	mov	r1, r7
 800695c:	4622      	mov	r2, r4
 800695e:	4630      	mov	r0, r6
 8006960:	f7ff ff1e 	bl	80067a0 <__multiply>
 8006964:	4639      	mov	r1, r7
 8006966:	4680      	mov	r8, r0
 8006968:	4630      	mov	r0, r6
 800696a:	f7ff fe47 	bl	80065fc <_Bfree>
 800696e:	4647      	mov	r7, r8
 8006970:	106d      	asrs	r5, r5, #1
 8006972:	d00b      	beq.n	800698c <__pow5mult+0xa0>
 8006974:	6820      	ldr	r0, [r4, #0]
 8006976:	b938      	cbnz	r0, 8006988 <__pow5mult+0x9c>
 8006978:	4622      	mov	r2, r4
 800697a:	4621      	mov	r1, r4
 800697c:	4630      	mov	r0, r6
 800697e:	f7ff ff0f 	bl	80067a0 <__multiply>
 8006982:	6020      	str	r0, [r4, #0]
 8006984:	f8c0 9000 	str.w	r9, [r0]
 8006988:	4604      	mov	r4, r0
 800698a:	e7e4      	b.n	8006956 <__pow5mult+0x6a>
 800698c:	4638      	mov	r0, r7
 800698e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006992:	bf00      	nop
 8006994:	08007b78 	.word	0x08007b78
 8006998:	0800799d 	.word	0x0800799d
 800699c:	08007a24 	.word	0x08007a24

080069a0 <__lshift>:
 80069a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069a4:	460c      	mov	r4, r1
 80069a6:	6849      	ldr	r1, [r1, #4]
 80069a8:	6923      	ldr	r3, [r4, #16]
 80069aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069ae:	68a3      	ldr	r3, [r4, #8]
 80069b0:	4607      	mov	r7, r0
 80069b2:	4691      	mov	r9, r2
 80069b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069b8:	f108 0601 	add.w	r6, r8, #1
 80069bc:	42b3      	cmp	r3, r6
 80069be:	db0b      	blt.n	80069d8 <__lshift+0x38>
 80069c0:	4638      	mov	r0, r7
 80069c2:	f7ff fddb 	bl	800657c <_Balloc>
 80069c6:	4605      	mov	r5, r0
 80069c8:	b948      	cbnz	r0, 80069de <__lshift+0x3e>
 80069ca:	4602      	mov	r2, r0
 80069cc:	4b28      	ldr	r3, [pc, #160]	; (8006a70 <__lshift+0xd0>)
 80069ce:	4829      	ldr	r0, [pc, #164]	; (8006a74 <__lshift+0xd4>)
 80069d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80069d4:	f000 fa1a 	bl	8006e0c <__assert_func>
 80069d8:	3101      	adds	r1, #1
 80069da:	005b      	lsls	r3, r3, #1
 80069dc:	e7ee      	b.n	80069bc <__lshift+0x1c>
 80069de:	2300      	movs	r3, #0
 80069e0:	f100 0114 	add.w	r1, r0, #20
 80069e4:	f100 0210 	add.w	r2, r0, #16
 80069e8:	4618      	mov	r0, r3
 80069ea:	4553      	cmp	r3, sl
 80069ec:	db33      	blt.n	8006a56 <__lshift+0xb6>
 80069ee:	6920      	ldr	r0, [r4, #16]
 80069f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069f4:	f104 0314 	add.w	r3, r4, #20
 80069f8:	f019 091f 	ands.w	r9, r9, #31
 80069fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a04:	d02b      	beq.n	8006a5e <__lshift+0xbe>
 8006a06:	f1c9 0e20 	rsb	lr, r9, #32
 8006a0a:	468a      	mov	sl, r1
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	fa00 f009 	lsl.w	r0, r0, r9
 8006a14:	4302      	orrs	r2, r0
 8006a16:	f84a 2b04 	str.w	r2, [sl], #4
 8006a1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a1e:	459c      	cmp	ip, r3
 8006a20:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a24:	d8f3      	bhi.n	8006a0e <__lshift+0x6e>
 8006a26:	ebac 0304 	sub.w	r3, ip, r4
 8006a2a:	3b15      	subs	r3, #21
 8006a2c:	f023 0303 	bic.w	r3, r3, #3
 8006a30:	3304      	adds	r3, #4
 8006a32:	f104 0015 	add.w	r0, r4, #21
 8006a36:	4584      	cmp	ip, r0
 8006a38:	bf38      	it	cc
 8006a3a:	2304      	movcc	r3, #4
 8006a3c:	50ca      	str	r2, [r1, r3]
 8006a3e:	b10a      	cbz	r2, 8006a44 <__lshift+0xa4>
 8006a40:	f108 0602 	add.w	r6, r8, #2
 8006a44:	3e01      	subs	r6, #1
 8006a46:	4638      	mov	r0, r7
 8006a48:	612e      	str	r6, [r5, #16]
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	f7ff fdd6 	bl	80065fc <_Bfree>
 8006a50:	4628      	mov	r0, r5
 8006a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a56:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	e7c5      	b.n	80069ea <__lshift+0x4a>
 8006a5e:	3904      	subs	r1, #4
 8006a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a64:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a68:	459c      	cmp	ip, r3
 8006a6a:	d8f9      	bhi.n	8006a60 <__lshift+0xc0>
 8006a6c:	e7ea      	b.n	8006a44 <__lshift+0xa4>
 8006a6e:	bf00      	nop
 8006a70:	08007a13 	.word	0x08007a13
 8006a74:	08007a24 	.word	0x08007a24

08006a78 <__mcmp>:
 8006a78:	b530      	push	{r4, r5, lr}
 8006a7a:	6902      	ldr	r2, [r0, #16]
 8006a7c:	690c      	ldr	r4, [r1, #16]
 8006a7e:	1b12      	subs	r2, r2, r4
 8006a80:	d10e      	bne.n	8006aa0 <__mcmp+0x28>
 8006a82:	f100 0314 	add.w	r3, r0, #20
 8006a86:	3114      	adds	r1, #20
 8006a88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006a8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006a90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006a94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006a98:	42a5      	cmp	r5, r4
 8006a9a:	d003      	beq.n	8006aa4 <__mcmp+0x2c>
 8006a9c:	d305      	bcc.n	8006aaa <__mcmp+0x32>
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	4610      	mov	r0, r2
 8006aa2:	bd30      	pop	{r4, r5, pc}
 8006aa4:	4283      	cmp	r3, r0
 8006aa6:	d3f3      	bcc.n	8006a90 <__mcmp+0x18>
 8006aa8:	e7fa      	b.n	8006aa0 <__mcmp+0x28>
 8006aaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006aae:	e7f7      	b.n	8006aa0 <__mcmp+0x28>

08006ab0 <__mdiff>:
 8006ab0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	4606      	mov	r6, r0
 8006ab8:	4611      	mov	r1, r2
 8006aba:	4620      	mov	r0, r4
 8006abc:	4617      	mov	r7, r2
 8006abe:	f7ff ffdb 	bl	8006a78 <__mcmp>
 8006ac2:	1e05      	subs	r5, r0, #0
 8006ac4:	d110      	bne.n	8006ae8 <__mdiff+0x38>
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	4630      	mov	r0, r6
 8006aca:	f7ff fd57 	bl	800657c <_Balloc>
 8006ace:	b930      	cbnz	r0, 8006ade <__mdiff+0x2e>
 8006ad0:	4b39      	ldr	r3, [pc, #228]	; (8006bb8 <__mdiff+0x108>)
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	f240 2132 	movw	r1, #562	; 0x232
 8006ad8:	4838      	ldr	r0, [pc, #224]	; (8006bbc <__mdiff+0x10c>)
 8006ada:	f000 f997 	bl	8006e0c <__assert_func>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ae4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae8:	bfa4      	itt	ge
 8006aea:	463b      	movge	r3, r7
 8006aec:	4627      	movge	r7, r4
 8006aee:	4630      	mov	r0, r6
 8006af0:	6879      	ldr	r1, [r7, #4]
 8006af2:	bfa6      	itte	ge
 8006af4:	461c      	movge	r4, r3
 8006af6:	2500      	movge	r5, #0
 8006af8:	2501      	movlt	r5, #1
 8006afa:	f7ff fd3f 	bl	800657c <_Balloc>
 8006afe:	b920      	cbnz	r0, 8006b0a <__mdiff+0x5a>
 8006b00:	4b2d      	ldr	r3, [pc, #180]	; (8006bb8 <__mdiff+0x108>)
 8006b02:	4602      	mov	r2, r0
 8006b04:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006b08:	e7e6      	b.n	8006ad8 <__mdiff+0x28>
 8006b0a:	693e      	ldr	r6, [r7, #16]
 8006b0c:	60c5      	str	r5, [r0, #12]
 8006b0e:	6925      	ldr	r5, [r4, #16]
 8006b10:	f107 0114 	add.w	r1, r7, #20
 8006b14:	f104 0914 	add.w	r9, r4, #20
 8006b18:	f100 0e14 	add.w	lr, r0, #20
 8006b1c:	f107 0210 	add.w	r2, r7, #16
 8006b20:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006b24:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006b28:	46f2      	mov	sl, lr
 8006b2a:	2700      	movs	r7, #0
 8006b2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006b34:	fa1f f883 	uxth.w	r8, r3
 8006b38:	fa17 f78b 	uxtah	r7, r7, fp
 8006b3c:	0c1b      	lsrs	r3, r3, #16
 8006b3e:	eba7 0808 	sub.w	r8, r7, r8
 8006b42:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b46:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006b4a:	fa1f f888 	uxth.w	r8, r8
 8006b4e:	141f      	asrs	r7, r3, #16
 8006b50:	454d      	cmp	r5, r9
 8006b52:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006b56:	f84a 3b04 	str.w	r3, [sl], #4
 8006b5a:	d8e7      	bhi.n	8006b2c <__mdiff+0x7c>
 8006b5c:	1b2b      	subs	r3, r5, r4
 8006b5e:	3b15      	subs	r3, #21
 8006b60:	f023 0303 	bic.w	r3, r3, #3
 8006b64:	3304      	adds	r3, #4
 8006b66:	3415      	adds	r4, #21
 8006b68:	42a5      	cmp	r5, r4
 8006b6a:	bf38      	it	cc
 8006b6c:	2304      	movcc	r3, #4
 8006b6e:	4419      	add	r1, r3
 8006b70:	4473      	add	r3, lr
 8006b72:	469e      	mov	lr, r3
 8006b74:	460d      	mov	r5, r1
 8006b76:	4565      	cmp	r5, ip
 8006b78:	d30e      	bcc.n	8006b98 <__mdiff+0xe8>
 8006b7a:	f10c 0203 	add.w	r2, ip, #3
 8006b7e:	1a52      	subs	r2, r2, r1
 8006b80:	f022 0203 	bic.w	r2, r2, #3
 8006b84:	3903      	subs	r1, #3
 8006b86:	458c      	cmp	ip, r1
 8006b88:	bf38      	it	cc
 8006b8a:	2200      	movcc	r2, #0
 8006b8c:	441a      	add	r2, r3
 8006b8e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006b92:	b17b      	cbz	r3, 8006bb4 <__mdiff+0x104>
 8006b94:	6106      	str	r6, [r0, #16]
 8006b96:	e7a5      	b.n	8006ae4 <__mdiff+0x34>
 8006b98:	f855 8b04 	ldr.w	r8, [r5], #4
 8006b9c:	fa17 f488 	uxtah	r4, r7, r8
 8006ba0:	1422      	asrs	r2, r4, #16
 8006ba2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006ba6:	b2a4      	uxth	r4, r4
 8006ba8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006bac:	f84e 4b04 	str.w	r4, [lr], #4
 8006bb0:	1417      	asrs	r7, r2, #16
 8006bb2:	e7e0      	b.n	8006b76 <__mdiff+0xc6>
 8006bb4:	3e01      	subs	r6, #1
 8006bb6:	e7ea      	b.n	8006b8e <__mdiff+0xde>
 8006bb8:	08007a13 	.word	0x08007a13
 8006bbc:	08007a24 	.word	0x08007a24

08006bc0 <__d2b>:
 8006bc0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006bc4:	4689      	mov	r9, r1
 8006bc6:	2101      	movs	r1, #1
 8006bc8:	ec57 6b10 	vmov	r6, r7, d0
 8006bcc:	4690      	mov	r8, r2
 8006bce:	f7ff fcd5 	bl	800657c <_Balloc>
 8006bd2:	4604      	mov	r4, r0
 8006bd4:	b930      	cbnz	r0, 8006be4 <__d2b+0x24>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	4b25      	ldr	r3, [pc, #148]	; (8006c70 <__d2b+0xb0>)
 8006bda:	4826      	ldr	r0, [pc, #152]	; (8006c74 <__d2b+0xb4>)
 8006bdc:	f240 310a 	movw	r1, #778	; 0x30a
 8006be0:	f000 f914 	bl	8006e0c <__assert_func>
 8006be4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006be8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006bec:	bb35      	cbnz	r5, 8006c3c <__d2b+0x7c>
 8006bee:	2e00      	cmp	r6, #0
 8006bf0:	9301      	str	r3, [sp, #4]
 8006bf2:	d028      	beq.n	8006c46 <__d2b+0x86>
 8006bf4:	4668      	mov	r0, sp
 8006bf6:	9600      	str	r6, [sp, #0]
 8006bf8:	f7ff fd8c 	bl	8006714 <__lo0bits>
 8006bfc:	9900      	ldr	r1, [sp, #0]
 8006bfe:	b300      	cbz	r0, 8006c42 <__d2b+0x82>
 8006c00:	9a01      	ldr	r2, [sp, #4]
 8006c02:	f1c0 0320 	rsb	r3, r0, #32
 8006c06:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0a:	430b      	orrs	r3, r1
 8006c0c:	40c2      	lsrs	r2, r0
 8006c0e:	6163      	str	r3, [r4, #20]
 8006c10:	9201      	str	r2, [sp, #4]
 8006c12:	9b01      	ldr	r3, [sp, #4]
 8006c14:	61a3      	str	r3, [r4, #24]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	bf14      	ite	ne
 8006c1a:	2202      	movne	r2, #2
 8006c1c:	2201      	moveq	r2, #1
 8006c1e:	6122      	str	r2, [r4, #16]
 8006c20:	b1d5      	cbz	r5, 8006c58 <__d2b+0x98>
 8006c22:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006c26:	4405      	add	r5, r0
 8006c28:	f8c9 5000 	str.w	r5, [r9]
 8006c2c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006c30:	f8c8 0000 	str.w	r0, [r8]
 8006c34:	4620      	mov	r0, r4
 8006c36:	b003      	add	sp, #12
 8006c38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c40:	e7d5      	b.n	8006bee <__d2b+0x2e>
 8006c42:	6161      	str	r1, [r4, #20]
 8006c44:	e7e5      	b.n	8006c12 <__d2b+0x52>
 8006c46:	a801      	add	r0, sp, #4
 8006c48:	f7ff fd64 	bl	8006714 <__lo0bits>
 8006c4c:	9b01      	ldr	r3, [sp, #4]
 8006c4e:	6163      	str	r3, [r4, #20]
 8006c50:	2201      	movs	r2, #1
 8006c52:	6122      	str	r2, [r4, #16]
 8006c54:	3020      	adds	r0, #32
 8006c56:	e7e3      	b.n	8006c20 <__d2b+0x60>
 8006c58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006c60:	f8c9 0000 	str.w	r0, [r9]
 8006c64:	6918      	ldr	r0, [r3, #16]
 8006c66:	f7ff fd35 	bl	80066d4 <__hi0bits>
 8006c6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006c6e:	e7df      	b.n	8006c30 <__d2b+0x70>
 8006c70:	08007a13 	.word	0x08007a13
 8006c74:	08007a24 	.word	0x08007a24

08006c78 <_calloc_r>:
 8006c78:	b513      	push	{r0, r1, r4, lr}
 8006c7a:	434a      	muls	r2, r1
 8006c7c:	4611      	mov	r1, r2
 8006c7e:	9201      	str	r2, [sp, #4]
 8006c80:	f000 f85a 	bl	8006d38 <_malloc_r>
 8006c84:	4604      	mov	r4, r0
 8006c86:	b118      	cbz	r0, 8006c90 <_calloc_r+0x18>
 8006c88:	9a01      	ldr	r2, [sp, #4]
 8006c8a:	2100      	movs	r1, #0
 8006c8c:	f7fe f970 	bl	8004f70 <memset>
 8006c90:	4620      	mov	r0, r4
 8006c92:	b002      	add	sp, #8
 8006c94:	bd10      	pop	{r4, pc}
	...

08006c98 <_free_r>:
 8006c98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c9a:	2900      	cmp	r1, #0
 8006c9c:	d048      	beq.n	8006d30 <_free_r+0x98>
 8006c9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ca2:	9001      	str	r0, [sp, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f1a1 0404 	sub.w	r4, r1, #4
 8006caa:	bfb8      	it	lt
 8006cac:	18e4      	addlt	r4, r4, r3
 8006cae:	f000 f8ef 	bl	8006e90 <__malloc_lock>
 8006cb2:	4a20      	ldr	r2, [pc, #128]	; (8006d34 <_free_r+0x9c>)
 8006cb4:	9801      	ldr	r0, [sp, #4]
 8006cb6:	6813      	ldr	r3, [r2, #0]
 8006cb8:	4615      	mov	r5, r2
 8006cba:	b933      	cbnz	r3, 8006cca <_free_r+0x32>
 8006cbc:	6063      	str	r3, [r4, #4]
 8006cbe:	6014      	str	r4, [r2, #0]
 8006cc0:	b003      	add	sp, #12
 8006cc2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cc6:	f000 b8e9 	b.w	8006e9c <__malloc_unlock>
 8006cca:	42a3      	cmp	r3, r4
 8006ccc:	d90b      	bls.n	8006ce6 <_free_r+0x4e>
 8006cce:	6821      	ldr	r1, [r4, #0]
 8006cd0:	1862      	adds	r2, r4, r1
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	bf04      	itt	eq
 8006cd6:	681a      	ldreq	r2, [r3, #0]
 8006cd8:	685b      	ldreq	r3, [r3, #4]
 8006cda:	6063      	str	r3, [r4, #4]
 8006cdc:	bf04      	itt	eq
 8006cde:	1852      	addeq	r2, r2, r1
 8006ce0:	6022      	streq	r2, [r4, #0]
 8006ce2:	602c      	str	r4, [r5, #0]
 8006ce4:	e7ec      	b.n	8006cc0 <_free_r+0x28>
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	b10b      	cbz	r3, 8006cf0 <_free_r+0x58>
 8006cec:	42a3      	cmp	r3, r4
 8006cee:	d9fa      	bls.n	8006ce6 <_free_r+0x4e>
 8006cf0:	6811      	ldr	r1, [r2, #0]
 8006cf2:	1855      	adds	r5, r2, r1
 8006cf4:	42a5      	cmp	r5, r4
 8006cf6:	d10b      	bne.n	8006d10 <_free_r+0x78>
 8006cf8:	6824      	ldr	r4, [r4, #0]
 8006cfa:	4421      	add	r1, r4
 8006cfc:	1854      	adds	r4, r2, r1
 8006cfe:	42a3      	cmp	r3, r4
 8006d00:	6011      	str	r1, [r2, #0]
 8006d02:	d1dd      	bne.n	8006cc0 <_free_r+0x28>
 8006d04:	681c      	ldr	r4, [r3, #0]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	6053      	str	r3, [r2, #4]
 8006d0a:	4421      	add	r1, r4
 8006d0c:	6011      	str	r1, [r2, #0]
 8006d0e:	e7d7      	b.n	8006cc0 <_free_r+0x28>
 8006d10:	d902      	bls.n	8006d18 <_free_r+0x80>
 8006d12:	230c      	movs	r3, #12
 8006d14:	6003      	str	r3, [r0, #0]
 8006d16:	e7d3      	b.n	8006cc0 <_free_r+0x28>
 8006d18:	6825      	ldr	r5, [r4, #0]
 8006d1a:	1961      	adds	r1, r4, r5
 8006d1c:	428b      	cmp	r3, r1
 8006d1e:	bf04      	itt	eq
 8006d20:	6819      	ldreq	r1, [r3, #0]
 8006d22:	685b      	ldreq	r3, [r3, #4]
 8006d24:	6063      	str	r3, [r4, #4]
 8006d26:	bf04      	itt	eq
 8006d28:	1949      	addeq	r1, r1, r5
 8006d2a:	6021      	streq	r1, [r4, #0]
 8006d2c:	6054      	str	r4, [r2, #4]
 8006d2e:	e7c7      	b.n	8006cc0 <_free_r+0x28>
 8006d30:	b003      	add	sp, #12
 8006d32:	bd30      	pop	{r4, r5, pc}
 8006d34:	200001fc 	.word	0x200001fc

08006d38 <_malloc_r>:
 8006d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3a:	1ccd      	adds	r5, r1, #3
 8006d3c:	f025 0503 	bic.w	r5, r5, #3
 8006d40:	3508      	adds	r5, #8
 8006d42:	2d0c      	cmp	r5, #12
 8006d44:	bf38      	it	cc
 8006d46:	250c      	movcc	r5, #12
 8006d48:	2d00      	cmp	r5, #0
 8006d4a:	4606      	mov	r6, r0
 8006d4c:	db01      	blt.n	8006d52 <_malloc_r+0x1a>
 8006d4e:	42a9      	cmp	r1, r5
 8006d50:	d903      	bls.n	8006d5a <_malloc_r+0x22>
 8006d52:	230c      	movs	r3, #12
 8006d54:	6033      	str	r3, [r6, #0]
 8006d56:	2000      	movs	r0, #0
 8006d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d5a:	f000 f899 	bl	8006e90 <__malloc_lock>
 8006d5e:	4921      	ldr	r1, [pc, #132]	; (8006de4 <_malloc_r+0xac>)
 8006d60:	680a      	ldr	r2, [r1, #0]
 8006d62:	4614      	mov	r4, r2
 8006d64:	b99c      	cbnz	r4, 8006d8e <_malloc_r+0x56>
 8006d66:	4f20      	ldr	r7, [pc, #128]	; (8006de8 <_malloc_r+0xb0>)
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	b923      	cbnz	r3, 8006d76 <_malloc_r+0x3e>
 8006d6c:	4621      	mov	r1, r4
 8006d6e:	4630      	mov	r0, r6
 8006d70:	f000 f83c 	bl	8006dec <_sbrk_r>
 8006d74:	6038      	str	r0, [r7, #0]
 8006d76:	4629      	mov	r1, r5
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f000 f837 	bl	8006dec <_sbrk_r>
 8006d7e:	1c43      	adds	r3, r0, #1
 8006d80:	d123      	bne.n	8006dca <_malloc_r+0x92>
 8006d82:	230c      	movs	r3, #12
 8006d84:	6033      	str	r3, [r6, #0]
 8006d86:	4630      	mov	r0, r6
 8006d88:	f000 f888 	bl	8006e9c <__malloc_unlock>
 8006d8c:	e7e3      	b.n	8006d56 <_malloc_r+0x1e>
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	1b5b      	subs	r3, r3, r5
 8006d92:	d417      	bmi.n	8006dc4 <_malloc_r+0x8c>
 8006d94:	2b0b      	cmp	r3, #11
 8006d96:	d903      	bls.n	8006da0 <_malloc_r+0x68>
 8006d98:	6023      	str	r3, [r4, #0]
 8006d9a:	441c      	add	r4, r3
 8006d9c:	6025      	str	r5, [r4, #0]
 8006d9e:	e004      	b.n	8006daa <_malloc_r+0x72>
 8006da0:	6863      	ldr	r3, [r4, #4]
 8006da2:	42a2      	cmp	r2, r4
 8006da4:	bf0c      	ite	eq
 8006da6:	600b      	streq	r3, [r1, #0]
 8006da8:	6053      	strne	r3, [r2, #4]
 8006daa:	4630      	mov	r0, r6
 8006dac:	f000 f876 	bl	8006e9c <__malloc_unlock>
 8006db0:	f104 000b 	add.w	r0, r4, #11
 8006db4:	1d23      	adds	r3, r4, #4
 8006db6:	f020 0007 	bic.w	r0, r0, #7
 8006dba:	1ac2      	subs	r2, r0, r3
 8006dbc:	d0cc      	beq.n	8006d58 <_malloc_r+0x20>
 8006dbe:	1a1b      	subs	r3, r3, r0
 8006dc0:	50a3      	str	r3, [r4, r2]
 8006dc2:	e7c9      	b.n	8006d58 <_malloc_r+0x20>
 8006dc4:	4622      	mov	r2, r4
 8006dc6:	6864      	ldr	r4, [r4, #4]
 8006dc8:	e7cc      	b.n	8006d64 <_malloc_r+0x2c>
 8006dca:	1cc4      	adds	r4, r0, #3
 8006dcc:	f024 0403 	bic.w	r4, r4, #3
 8006dd0:	42a0      	cmp	r0, r4
 8006dd2:	d0e3      	beq.n	8006d9c <_malloc_r+0x64>
 8006dd4:	1a21      	subs	r1, r4, r0
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f000 f808 	bl	8006dec <_sbrk_r>
 8006ddc:	3001      	adds	r0, #1
 8006dde:	d1dd      	bne.n	8006d9c <_malloc_r+0x64>
 8006de0:	e7cf      	b.n	8006d82 <_malloc_r+0x4a>
 8006de2:	bf00      	nop
 8006de4:	200001fc 	.word	0x200001fc
 8006de8:	20000200 	.word	0x20000200

08006dec <_sbrk_r>:
 8006dec:	b538      	push	{r3, r4, r5, lr}
 8006dee:	4d06      	ldr	r5, [pc, #24]	; (8006e08 <_sbrk_r+0x1c>)
 8006df0:	2300      	movs	r3, #0
 8006df2:	4604      	mov	r4, r0
 8006df4:	4608      	mov	r0, r1
 8006df6:	602b      	str	r3, [r5, #0]
 8006df8:	f7fa ff4a 	bl	8001c90 <_sbrk>
 8006dfc:	1c43      	adds	r3, r0, #1
 8006dfe:	d102      	bne.n	8006e06 <_sbrk_r+0x1a>
 8006e00:	682b      	ldr	r3, [r5, #0]
 8006e02:	b103      	cbz	r3, 8006e06 <_sbrk_r+0x1a>
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	20000394 	.word	0x20000394

08006e0c <__assert_func>:
 8006e0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e0e:	4614      	mov	r4, r2
 8006e10:	461a      	mov	r2, r3
 8006e12:	4b09      	ldr	r3, [pc, #36]	; (8006e38 <__assert_func+0x2c>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4605      	mov	r5, r0
 8006e18:	68d8      	ldr	r0, [r3, #12]
 8006e1a:	b14c      	cbz	r4, 8006e30 <__assert_func+0x24>
 8006e1c:	4b07      	ldr	r3, [pc, #28]	; (8006e3c <__assert_func+0x30>)
 8006e1e:	9100      	str	r1, [sp, #0]
 8006e20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006e24:	4906      	ldr	r1, [pc, #24]	; (8006e40 <__assert_func+0x34>)
 8006e26:	462b      	mov	r3, r5
 8006e28:	f000 f80e 	bl	8006e48 <fiprintf>
 8006e2c:	f000 fa64 	bl	80072f8 <abort>
 8006e30:	4b04      	ldr	r3, [pc, #16]	; (8006e44 <__assert_func+0x38>)
 8006e32:	461c      	mov	r4, r3
 8006e34:	e7f3      	b.n	8006e1e <__assert_func+0x12>
 8006e36:	bf00      	nop
 8006e38:	2000000c 	.word	0x2000000c
 8006e3c:	08007b84 	.word	0x08007b84
 8006e40:	08007b91 	.word	0x08007b91
 8006e44:	08007bbf 	.word	0x08007bbf

08006e48 <fiprintf>:
 8006e48:	b40e      	push	{r1, r2, r3}
 8006e4a:	b503      	push	{r0, r1, lr}
 8006e4c:	4601      	mov	r1, r0
 8006e4e:	ab03      	add	r3, sp, #12
 8006e50:	4805      	ldr	r0, [pc, #20]	; (8006e68 <fiprintf+0x20>)
 8006e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e56:	6800      	ldr	r0, [r0, #0]
 8006e58:	9301      	str	r3, [sp, #4]
 8006e5a:	f000 f84f 	bl	8006efc <_vfiprintf_r>
 8006e5e:	b002      	add	sp, #8
 8006e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e64:	b003      	add	sp, #12
 8006e66:	4770      	bx	lr
 8006e68:	2000000c 	.word	0x2000000c

08006e6c <__ascii_mbtowc>:
 8006e6c:	b082      	sub	sp, #8
 8006e6e:	b901      	cbnz	r1, 8006e72 <__ascii_mbtowc+0x6>
 8006e70:	a901      	add	r1, sp, #4
 8006e72:	b142      	cbz	r2, 8006e86 <__ascii_mbtowc+0x1a>
 8006e74:	b14b      	cbz	r3, 8006e8a <__ascii_mbtowc+0x1e>
 8006e76:	7813      	ldrb	r3, [r2, #0]
 8006e78:	600b      	str	r3, [r1, #0]
 8006e7a:	7812      	ldrb	r2, [r2, #0]
 8006e7c:	1e10      	subs	r0, r2, #0
 8006e7e:	bf18      	it	ne
 8006e80:	2001      	movne	r0, #1
 8006e82:	b002      	add	sp, #8
 8006e84:	4770      	bx	lr
 8006e86:	4610      	mov	r0, r2
 8006e88:	e7fb      	b.n	8006e82 <__ascii_mbtowc+0x16>
 8006e8a:	f06f 0001 	mvn.w	r0, #1
 8006e8e:	e7f8      	b.n	8006e82 <__ascii_mbtowc+0x16>

08006e90 <__malloc_lock>:
 8006e90:	4801      	ldr	r0, [pc, #4]	; (8006e98 <__malloc_lock+0x8>)
 8006e92:	f000 bbf1 	b.w	8007678 <__retarget_lock_acquire_recursive>
 8006e96:	bf00      	nop
 8006e98:	2000039c 	.word	0x2000039c

08006e9c <__malloc_unlock>:
 8006e9c:	4801      	ldr	r0, [pc, #4]	; (8006ea4 <__malloc_unlock+0x8>)
 8006e9e:	f000 bbec 	b.w	800767a <__retarget_lock_release_recursive>
 8006ea2:	bf00      	nop
 8006ea4:	2000039c 	.word	0x2000039c

08006ea8 <__sfputc_r>:
 8006ea8:	6893      	ldr	r3, [r2, #8]
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	b410      	push	{r4}
 8006eb0:	6093      	str	r3, [r2, #8]
 8006eb2:	da08      	bge.n	8006ec6 <__sfputc_r+0x1e>
 8006eb4:	6994      	ldr	r4, [r2, #24]
 8006eb6:	42a3      	cmp	r3, r4
 8006eb8:	db01      	blt.n	8006ebe <__sfputc_r+0x16>
 8006eba:	290a      	cmp	r1, #10
 8006ebc:	d103      	bne.n	8006ec6 <__sfputc_r+0x1e>
 8006ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ec2:	f000 b94b 	b.w	800715c <__swbuf_r>
 8006ec6:	6813      	ldr	r3, [r2, #0]
 8006ec8:	1c58      	adds	r0, r3, #1
 8006eca:	6010      	str	r0, [r2, #0]
 8006ecc:	7019      	strb	r1, [r3, #0]
 8006ece:	4608      	mov	r0, r1
 8006ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <__sfputs_r>:
 8006ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ed8:	4606      	mov	r6, r0
 8006eda:	460f      	mov	r7, r1
 8006edc:	4614      	mov	r4, r2
 8006ede:	18d5      	adds	r5, r2, r3
 8006ee0:	42ac      	cmp	r4, r5
 8006ee2:	d101      	bne.n	8006ee8 <__sfputs_r+0x12>
 8006ee4:	2000      	movs	r0, #0
 8006ee6:	e007      	b.n	8006ef8 <__sfputs_r+0x22>
 8006ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eec:	463a      	mov	r2, r7
 8006eee:	4630      	mov	r0, r6
 8006ef0:	f7ff ffda 	bl	8006ea8 <__sfputc_r>
 8006ef4:	1c43      	adds	r3, r0, #1
 8006ef6:	d1f3      	bne.n	8006ee0 <__sfputs_r+0xa>
 8006ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006efc <_vfiprintf_r>:
 8006efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f00:	460d      	mov	r5, r1
 8006f02:	b09d      	sub	sp, #116	; 0x74
 8006f04:	4614      	mov	r4, r2
 8006f06:	4698      	mov	r8, r3
 8006f08:	4606      	mov	r6, r0
 8006f0a:	b118      	cbz	r0, 8006f14 <_vfiprintf_r+0x18>
 8006f0c:	6983      	ldr	r3, [r0, #24]
 8006f0e:	b90b      	cbnz	r3, 8006f14 <_vfiprintf_r+0x18>
 8006f10:	f000 fb14 	bl	800753c <__sinit>
 8006f14:	4b89      	ldr	r3, [pc, #548]	; (800713c <_vfiprintf_r+0x240>)
 8006f16:	429d      	cmp	r5, r3
 8006f18:	d11b      	bne.n	8006f52 <_vfiprintf_r+0x56>
 8006f1a:	6875      	ldr	r5, [r6, #4]
 8006f1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f1e:	07d9      	lsls	r1, r3, #31
 8006f20:	d405      	bmi.n	8006f2e <_vfiprintf_r+0x32>
 8006f22:	89ab      	ldrh	r3, [r5, #12]
 8006f24:	059a      	lsls	r2, r3, #22
 8006f26:	d402      	bmi.n	8006f2e <_vfiprintf_r+0x32>
 8006f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f2a:	f000 fba5 	bl	8007678 <__retarget_lock_acquire_recursive>
 8006f2e:	89ab      	ldrh	r3, [r5, #12]
 8006f30:	071b      	lsls	r3, r3, #28
 8006f32:	d501      	bpl.n	8006f38 <_vfiprintf_r+0x3c>
 8006f34:	692b      	ldr	r3, [r5, #16]
 8006f36:	b9eb      	cbnz	r3, 8006f74 <_vfiprintf_r+0x78>
 8006f38:	4629      	mov	r1, r5
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	f000 f96e 	bl	800721c <__swsetup_r>
 8006f40:	b1c0      	cbz	r0, 8006f74 <_vfiprintf_r+0x78>
 8006f42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f44:	07dc      	lsls	r4, r3, #31
 8006f46:	d50e      	bpl.n	8006f66 <_vfiprintf_r+0x6a>
 8006f48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f4c:	b01d      	add	sp, #116	; 0x74
 8006f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f52:	4b7b      	ldr	r3, [pc, #492]	; (8007140 <_vfiprintf_r+0x244>)
 8006f54:	429d      	cmp	r5, r3
 8006f56:	d101      	bne.n	8006f5c <_vfiprintf_r+0x60>
 8006f58:	68b5      	ldr	r5, [r6, #8]
 8006f5a:	e7df      	b.n	8006f1c <_vfiprintf_r+0x20>
 8006f5c:	4b79      	ldr	r3, [pc, #484]	; (8007144 <_vfiprintf_r+0x248>)
 8006f5e:	429d      	cmp	r5, r3
 8006f60:	bf08      	it	eq
 8006f62:	68f5      	ldreq	r5, [r6, #12]
 8006f64:	e7da      	b.n	8006f1c <_vfiprintf_r+0x20>
 8006f66:	89ab      	ldrh	r3, [r5, #12]
 8006f68:	0598      	lsls	r0, r3, #22
 8006f6a:	d4ed      	bmi.n	8006f48 <_vfiprintf_r+0x4c>
 8006f6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f6e:	f000 fb84 	bl	800767a <__retarget_lock_release_recursive>
 8006f72:	e7e9      	b.n	8006f48 <_vfiprintf_r+0x4c>
 8006f74:	2300      	movs	r3, #0
 8006f76:	9309      	str	r3, [sp, #36]	; 0x24
 8006f78:	2320      	movs	r3, #32
 8006f7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f82:	2330      	movs	r3, #48	; 0x30
 8006f84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007148 <_vfiprintf_r+0x24c>
 8006f88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f8c:	f04f 0901 	mov.w	r9, #1
 8006f90:	4623      	mov	r3, r4
 8006f92:	469a      	mov	sl, r3
 8006f94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f98:	b10a      	cbz	r2, 8006f9e <_vfiprintf_r+0xa2>
 8006f9a:	2a25      	cmp	r2, #37	; 0x25
 8006f9c:	d1f9      	bne.n	8006f92 <_vfiprintf_r+0x96>
 8006f9e:	ebba 0b04 	subs.w	fp, sl, r4
 8006fa2:	d00b      	beq.n	8006fbc <_vfiprintf_r+0xc0>
 8006fa4:	465b      	mov	r3, fp
 8006fa6:	4622      	mov	r2, r4
 8006fa8:	4629      	mov	r1, r5
 8006faa:	4630      	mov	r0, r6
 8006fac:	f7ff ff93 	bl	8006ed6 <__sfputs_r>
 8006fb0:	3001      	adds	r0, #1
 8006fb2:	f000 80aa 	beq.w	800710a <_vfiprintf_r+0x20e>
 8006fb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fb8:	445a      	add	r2, fp
 8006fba:	9209      	str	r2, [sp, #36]	; 0x24
 8006fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f000 80a2 	beq.w	800710a <_vfiprintf_r+0x20e>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fd0:	f10a 0a01 	add.w	sl, sl, #1
 8006fd4:	9304      	str	r3, [sp, #16]
 8006fd6:	9307      	str	r3, [sp, #28]
 8006fd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006fdc:	931a      	str	r3, [sp, #104]	; 0x68
 8006fde:	4654      	mov	r4, sl
 8006fe0:	2205      	movs	r2, #5
 8006fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fe6:	4858      	ldr	r0, [pc, #352]	; (8007148 <_vfiprintf_r+0x24c>)
 8006fe8:	f7f9 f90a 	bl	8000200 <memchr>
 8006fec:	9a04      	ldr	r2, [sp, #16]
 8006fee:	b9d8      	cbnz	r0, 8007028 <_vfiprintf_r+0x12c>
 8006ff0:	06d1      	lsls	r1, r2, #27
 8006ff2:	bf44      	itt	mi
 8006ff4:	2320      	movmi	r3, #32
 8006ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ffa:	0713      	lsls	r3, r2, #28
 8006ffc:	bf44      	itt	mi
 8006ffe:	232b      	movmi	r3, #43	; 0x2b
 8007000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007004:	f89a 3000 	ldrb.w	r3, [sl]
 8007008:	2b2a      	cmp	r3, #42	; 0x2a
 800700a:	d015      	beq.n	8007038 <_vfiprintf_r+0x13c>
 800700c:	9a07      	ldr	r2, [sp, #28]
 800700e:	4654      	mov	r4, sl
 8007010:	2000      	movs	r0, #0
 8007012:	f04f 0c0a 	mov.w	ip, #10
 8007016:	4621      	mov	r1, r4
 8007018:	f811 3b01 	ldrb.w	r3, [r1], #1
 800701c:	3b30      	subs	r3, #48	; 0x30
 800701e:	2b09      	cmp	r3, #9
 8007020:	d94e      	bls.n	80070c0 <_vfiprintf_r+0x1c4>
 8007022:	b1b0      	cbz	r0, 8007052 <_vfiprintf_r+0x156>
 8007024:	9207      	str	r2, [sp, #28]
 8007026:	e014      	b.n	8007052 <_vfiprintf_r+0x156>
 8007028:	eba0 0308 	sub.w	r3, r0, r8
 800702c:	fa09 f303 	lsl.w	r3, r9, r3
 8007030:	4313      	orrs	r3, r2
 8007032:	9304      	str	r3, [sp, #16]
 8007034:	46a2      	mov	sl, r4
 8007036:	e7d2      	b.n	8006fde <_vfiprintf_r+0xe2>
 8007038:	9b03      	ldr	r3, [sp, #12]
 800703a:	1d19      	adds	r1, r3, #4
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	9103      	str	r1, [sp, #12]
 8007040:	2b00      	cmp	r3, #0
 8007042:	bfbb      	ittet	lt
 8007044:	425b      	neglt	r3, r3
 8007046:	f042 0202 	orrlt.w	r2, r2, #2
 800704a:	9307      	strge	r3, [sp, #28]
 800704c:	9307      	strlt	r3, [sp, #28]
 800704e:	bfb8      	it	lt
 8007050:	9204      	strlt	r2, [sp, #16]
 8007052:	7823      	ldrb	r3, [r4, #0]
 8007054:	2b2e      	cmp	r3, #46	; 0x2e
 8007056:	d10c      	bne.n	8007072 <_vfiprintf_r+0x176>
 8007058:	7863      	ldrb	r3, [r4, #1]
 800705a:	2b2a      	cmp	r3, #42	; 0x2a
 800705c:	d135      	bne.n	80070ca <_vfiprintf_r+0x1ce>
 800705e:	9b03      	ldr	r3, [sp, #12]
 8007060:	1d1a      	adds	r2, r3, #4
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	9203      	str	r2, [sp, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	bfb8      	it	lt
 800706a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800706e:	3402      	adds	r4, #2
 8007070:	9305      	str	r3, [sp, #20]
 8007072:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007158 <_vfiprintf_r+0x25c>
 8007076:	7821      	ldrb	r1, [r4, #0]
 8007078:	2203      	movs	r2, #3
 800707a:	4650      	mov	r0, sl
 800707c:	f7f9 f8c0 	bl	8000200 <memchr>
 8007080:	b140      	cbz	r0, 8007094 <_vfiprintf_r+0x198>
 8007082:	2340      	movs	r3, #64	; 0x40
 8007084:	eba0 000a 	sub.w	r0, r0, sl
 8007088:	fa03 f000 	lsl.w	r0, r3, r0
 800708c:	9b04      	ldr	r3, [sp, #16]
 800708e:	4303      	orrs	r3, r0
 8007090:	3401      	adds	r4, #1
 8007092:	9304      	str	r3, [sp, #16]
 8007094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007098:	482c      	ldr	r0, [pc, #176]	; (800714c <_vfiprintf_r+0x250>)
 800709a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800709e:	2206      	movs	r2, #6
 80070a0:	f7f9 f8ae 	bl	8000200 <memchr>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	d03f      	beq.n	8007128 <_vfiprintf_r+0x22c>
 80070a8:	4b29      	ldr	r3, [pc, #164]	; (8007150 <_vfiprintf_r+0x254>)
 80070aa:	bb1b      	cbnz	r3, 80070f4 <_vfiprintf_r+0x1f8>
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	3307      	adds	r3, #7
 80070b0:	f023 0307 	bic.w	r3, r3, #7
 80070b4:	3308      	adds	r3, #8
 80070b6:	9303      	str	r3, [sp, #12]
 80070b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ba:	443b      	add	r3, r7
 80070bc:	9309      	str	r3, [sp, #36]	; 0x24
 80070be:	e767      	b.n	8006f90 <_vfiprintf_r+0x94>
 80070c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80070c4:	460c      	mov	r4, r1
 80070c6:	2001      	movs	r0, #1
 80070c8:	e7a5      	b.n	8007016 <_vfiprintf_r+0x11a>
 80070ca:	2300      	movs	r3, #0
 80070cc:	3401      	adds	r4, #1
 80070ce:	9305      	str	r3, [sp, #20]
 80070d0:	4619      	mov	r1, r3
 80070d2:	f04f 0c0a 	mov.w	ip, #10
 80070d6:	4620      	mov	r0, r4
 80070d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070dc:	3a30      	subs	r2, #48	; 0x30
 80070de:	2a09      	cmp	r2, #9
 80070e0:	d903      	bls.n	80070ea <_vfiprintf_r+0x1ee>
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d0c5      	beq.n	8007072 <_vfiprintf_r+0x176>
 80070e6:	9105      	str	r1, [sp, #20]
 80070e8:	e7c3      	b.n	8007072 <_vfiprintf_r+0x176>
 80070ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80070ee:	4604      	mov	r4, r0
 80070f0:	2301      	movs	r3, #1
 80070f2:	e7f0      	b.n	80070d6 <_vfiprintf_r+0x1da>
 80070f4:	ab03      	add	r3, sp, #12
 80070f6:	9300      	str	r3, [sp, #0]
 80070f8:	462a      	mov	r2, r5
 80070fa:	4b16      	ldr	r3, [pc, #88]	; (8007154 <_vfiprintf_r+0x258>)
 80070fc:	a904      	add	r1, sp, #16
 80070fe:	4630      	mov	r0, r6
 8007100:	f7fd ffde 	bl	80050c0 <_printf_float>
 8007104:	4607      	mov	r7, r0
 8007106:	1c78      	adds	r0, r7, #1
 8007108:	d1d6      	bne.n	80070b8 <_vfiprintf_r+0x1bc>
 800710a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800710c:	07d9      	lsls	r1, r3, #31
 800710e:	d405      	bmi.n	800711c <_vfiprintf_r+0x220>
 8007110:	89ab      	ldrh	r3, [r5, #12]
 8007112:	059a      	lsls	r2, r3, #22
 8007114:	d402      	bmi.n	800711c <_vfiprintf_r+0x220>
 8007116:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007118:	f000 faaf 	bl	800767a <__retarget_lock_release_recursive>
 800711c:	89ab      	ldrh	r3, [r5, #12]
 800711e:	065b      	lsls	r3, r3, #25
 8007120:	f53f af12 	bmi.w	8006f48 <_vfiprintf_r+0x4c>
 8007124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007126:	e711      	b.n	8006f4c <_vfiprintf_r+0x50>
 8007128:	ab03      	add	r3, sp, #12
 800712a:	9300      	str	r3, [sp, #0]
 800712c:	462a      	mov	r2, r5
 800712e:	4b09      	ldr	r3, [pc, #36]	; (8007154 <_vfiprintf_r+0x258>)
 8007130:	a904      	add	r1, sp, #16
 8007132:	4630      	mov	r0, r6
 8007134:	f7fe fa68 	bl	8005608 <_printf_i>
 8007138:	e7e4      	b.n	8007104 <_vfiprintf_r+0x208>
 800713a:	bf00      	nop
 800713c:	08007cfc 	.word	0x08007cfc
 8007140:	08007d1c 	.word	0x08007d1c
 8007144:	08007cdc 	.word	0x08007cdc
 8007148:	08007bca 	.word	0x08007bca
 800714c:	08007bd4 	.word	0x08007bd4
 8007150:	080050c1 	.word	0x080050c1
 8007154:	08006ed7 	.word	0x08006ed7
 8007158:	08007bd0 	.word	0x08007bd0

0800715c <__swbuf_r>:
 800715c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715e:	460e      	mov	r6, r1
 8007160:	4614      	mov	r4, r2
 8007162:	4605      	mov	r5, r0
 8007164:	b118      	cbz	r0, 800716e <__swbuf_r+0x12>
 8007166:	6983      	ldr	r3, [r0, #24]
 8007168:	b90b      	cbnz	r3, 800716e <__swbuf_r+0x12>
 800716a:	f000 f9e7 	bl	800753c <__sinit>
 800716e:	4b21      	ldr	r3, [pc, #132]	; (80071f4 <__swbuf_r+0x98>)
 8007170:	429c      	cmp	r4, r3
 8007172:	d12b      	bne.n	80071cc <__swbuf_r+0x70>
 8007174:	686c      	ldr	r4, [r5, #4]
 8007176:	69a3      	ldr	r3, [r4, #24]
 8007178:	60a3      	str	r3, [r4, #8]
 800717a:	89a3      	ldrh	r3, [r4, #12]
 800717c:	071a      	lsls	r2, r3, #28
 800717e:	d52f      	bpl.n	80071e0 <__swbuf_r+0x84>
 8007180:	6923      	ldr	r3, [r4, #16]
 8007182:	b36b      	cbz	r3, 80071e0 <__swbuf_r+0x84>
 8007184:	6923      	ldr	r3, [r4, #16]
 8007186:	6820      	ldr	r0, [r4, #0]
 8007188:	1ac0      	subs	r0, r0, r3
 800718a:	6963      	ldr	r3, [r4, #20]
 800718c:	b2f6      	uxtb	r6, r6
 800718e:	4283      	cmp	r3, r0
 8007190:	4637      	mov	r7, r6
 8007192:	dc04      	bgt.n	800719e <__swbuf_r+0x42>
 8007194:	4621      	mov	r1, r4
 8007196:	4628      	mov	r0, r5
 8007198:	f000 f93c 	bl	8007414 <_fflush_r>
 800719c:	bb30      	cbnz	r0, 80071ec <__swbuf_r+0x90>
 800719e:	68a3      	ldr	r3, [r4, #8]
 80071a0:	3b01      	subs	r3, #1
 80071a2:	60a3      	str	r3, [r4, #8]
 80071a4:	6823      	ldr	r3, [r4, #0]
 80071a6:	1c5a      	adds	r2, r3, #1
 80071a8:	6022      	str	r2, [r4, #0]
 80071aa:	701e      	strb	r6, [r3, #0]
 80071ac:	6963      	ldr	r3, [r4, #20]
 80071ae:	3001      	adds	r0, #1
 80071b0:	4283      	cmp	r3, r0
 80071b2:	d004      	beq.n	80071be <__swbuf_r+0x62>
 80071b4:	89a3      	ldrh	r3, [r4, #12]
 80071b6:	07db      	lsls	r3, r3, #31
 80071b8:	d506      	bpl.n	80071c8 <__swbuf_r+0x6c>
 80071ba:	2e0a      	cmp	r6, #10
 80071bc:	d104      	bne.n	80071c8 <__swbuf_r+0x6c>
 80071be:	4621      	mov	r1, r4
 80071c0:	4628      	mov	r0, r5
 80071c2:	f000 f927 	bl	8007414 <_fflush_r>
 80071c6:	b988      	cbnz	r0, 80071ec <__swbuf_r+0x90>
 80071c8:	4638      	mov	r0, r7
 80071ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071cc:	4b0a      	ldr	r3, [pc, #40]	; (80071f8 <__swbuf_r+0x9c>)
 80071ce:	429c      	cmp	r4, r3
 80071d0:	d101      	bne.n	80071d6 <__swbuf_r+0x7a>
 80071d2:	68ac      	ldr	r4, [r5, #8]
 80071d4:	e7cf      	b.n	8007176 <__swbuf_r+0x1a>
 80071d6:	4b09      	ldr	r3, [pc, #36]	; (80071fc <__swbuf_r+0xa0>)
 80071d8:	429c      	cmp	r4, r3
 80071da:	bf08      	it	eq
 80071dc:	68ec      	ldreq	r4, [r5, #12]
 80071de:	e7ca      	b.n	8007176 <__swbuf_r+0x1a>
 80071e0:	4621      	mov	r1, r4
 80071e2:	4628      	mov	r0, r5
 80071e4:	f000 f81a 	bl	800721c <__swsetup_r>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d0cb      	beq.n	8007184 <__swbuf_r+0x28>
 80071ec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80071f0:	e7ea      	b.n	80071c8 <__swbuf_r+0x6c>
 80071f2:	bf00      	nop
 80071f4:	08007cfc 	.word	0x08007cfc
 80071f8:	08007d1c 	.word	0x08007d1c
 80071fc:	08007cdc 	.word	0x08007cdc

08007200 <__ascii_wctomb>:
 8007200:	b149      	cbz	r1, 8007216 <__ascii_wctomb+0x16>
 8007202:	2aff      	cmp	r2, #255	; 0xff
 8007204:	bf85      	ittet	hi
 8007206:	238a      	movhi	r3, #138	; 0x8a
 8007208:	6003      	strhi	r3, [r0, #0]
 800720a:	700a      	strbls	r2, [r1, #0]
 800720c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007210:	bf98      	it	ls
 8007212:	2001      	movls	r0, #1
 8007214:	4770      	bx	lr
 8007216:	4608      	mov	r0, r1
 8007218:	4770      	bx	lr
	...

0800721c <__swsetup_r>:
 800721c:	4b32      	ldr	r3, [pc, #200]	; (80072e8 <__swsetup_r+0xcc>)
 800721e:	b570      	push	{r4, r5, r6, lr}
 8007220:	681d      	ldr	r5, [r3, #0]
 8007222:	4606      	mov	r6, r0
 8007224:	460c      	mov	r4, r1
 8007226:	b125      	cbz	r5, 8007232 <__swsetup_r+0x16>
 8007228:	69ab      	ldr	r3, [r5, #24]
 800722a:	b913      	cbnz	r3, 8007232 <__swsetup_r+0x16>
 800722c:	4628      	mov	r0, r5
 800722e:	f000 f985 	bl	800753c <__sinit>
 8007232:	4b2e      	ldr	r3, [pc, #184]	; (80072ec <__swsetup_r+0xd0>)
 8007234:	429c      	cmp	r4, r3
 8007236:	d10f      	bne.n	8007258 <__swsetup_r+0x3c>
 8007238:	686c      	ldr	r4, [r5, #4]
 800723a:	89a3      	ldrh	r3, [r4, #12]
 800723c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007240:	0719      	lsls	r1, r3, #28
 8007242:	d42c      	bmi.n	800729e <__swsetup_r+0x82>
 8007244:	06dd      	lsls	r5, r3, #27
 8007246:	d411      	bmi.n	800726c <__swsetup_r+0x50>
 8007248:	2309      	movs	r3, #9
 800724a:	6033      	str	r3, [r6, #0]
 800724c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007250:	81a3      	strh	r3, [r4, #12]
 8007252:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007256:	e03e      	b.n	80072d6 <__swsetup_r+0xba>
 8007258:	4b25      	ldr	r3, [pc, #148]	; (80072f0 <__swsetup_r+0xd4>)
 800725a:	429c      	cmp	r4, r3
 800725c:	d101      	bne.n	8007262 <__swsetup_r+0x46>
 800725e:	68ac      	ldr	r4, [r5, #8]
 8007260:	e7eb      	b.n	800723a <__swsetup_r+0x1e>
 8007262:	4b24      	ldr	r3, [pc, #144]	; (80072f4 <__swsetup_r+0xd8>)
 8007264:	429c      	cmp	r4, r3
 8007266:	bf08      	it	eq
 8007268:	68ec      	ldreq	r4, [r5, #12]
 800726a:	e7e6      	b.n	800723a <__swsetup_r+0x1e>
 800726c:	0758      	lsls	r0, r3, #29
 800726e:	d512      	bpl.n	8007296 <__swsetup_r+0x7a>
 8007270:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007272:	b141      	cbz	r1, 8007286 <__swsetup_r+0x6a>
 8007274:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007278:	4299      	cmp	r1, r3
 800727a:	d002      	beq.n	8007282 <__swsetup_r+0x66>
 800727c:	4630      	mov	r0, r6
 800727e:	f7ff fd0b 	bl	8006c98 <_free_r>
 8007282:	2300      	movs	r3, #0
 8007284:	6363      	str	r3, [r4, #52]	; 0x34
 8007286:	89a3      	ldrh	r3, [r4, #12]
 8007288:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800728c:	81a3      	strh	r3, [r4, #12]
 800728e:	2300      	movs	r3, #0
 8007290:	6063      	str	r3, [r4, #4]
 8007292:	6923      	ldr	r3, [r4, #16]
 8007294:	6023      	str	r3, [r4, #0]
 8007296:	89a3      	ldrh	r3, [r4, #12]
 8007298:	f043 0308 	orr.w	r3, r3, #8
 800729c:	81a3      	strh	r3, [r4, #12]
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	b94b      	cbnz	r3, 80072b6 <__swsetup_r+0x9a>
 80072a2:	89a3      	ldrh	r3, [r4, #12]
 80072a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80072a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072ac:	d003      	beq.n	80072b6 <__swsetup_r+0x9a>
 80072ae:	4621      	mov	r1, r4
 80072b0:	4630      	mov	r0, r6
 80072b2:	f000 fa07 	bl	80076c4 <__smakebuf_r>
 80072b6:	89a0      	ldrh	r0, [r4, #12]
 80072b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072bc:	f010 0301 	ands.w	r3, r0, #1
 80072c0:	d00a      	beq.n	80072d8 <__swsetup_r+0xbc>
 80072c2:	2300      	movs	r3, #0
 80072c4:	60a3      	str	r3, [r4, #8]
 80072c6:	6963      	ldr	r3, [r4, #20]
 80072c8:	425b      	negs	r3, r3
 80072ca:	61a3      	str	r3, [r4, #24]
 80072cc:	6923      	ldr	r3, [r4, #16]
 80072ce:	b943      	cbnz	r3, 80072e2 <__swsetup_r+0xc6>
 80072d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80072d4:	d1ba      	bne.n	800724c <__swsetup_r+0x30>
 80072d6:	bd70      	pop	{r4, r5, r6, pc}
 80072d8:	0781      	lsls	r1, r0, #30
 80072da:	bf58      	it	pl
 80072dc:	6963      	ldrpl	r3, [r4, #20]
 80072de:	60a3      	str	r3, [r4, #8]
 80072e0:	e7f4      	b.n	80072cc <__swsetup_r+0xb0>
 80072e2:	2000      	movs	r0, #0
 80072e4:	e7f7      	b.n	80072d6 <__swsetup_r+0xba>
 80072e6:	bf00      	nop
 80072e8:	2000000c 	.word	0x2000000c
 80072ec:	08007cfc 	.word	0x08007cfc
 80072f0:	08007d1c 	.word	0x08007d1c
 80072f4:	08007cdc 	.word	0x08007cdc

080072f8 <abort>:
 80072f8:	b508      	push	{r3, lr}
 80072fa:	2006      	movs	r0, #6
 80072fc:	f000 fa4a 	bl	8007794 <raise>
 8007300:	2001      	movs	r0, #1
 8007302:	f7fa fc4d 	bl	8001ba0 <_exit>
	...

08007308 <__sflush_r>:
 8007308:	898a      	ldrh	r2, [r1, #12]
 800730a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800730e:	4605      	mov	r5, r0
 8007310:	0710      	lsls	r0, r2, #28
 8007312:	460c      	mov	r4, r1
 8007314:	d458      	bmi.n	80073c8 <__sflush_r+0xc0>
 8007316:	684b      	ldr	r3, [r1, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	dc05      	bgt.n	8007328 <__sflush_r+0x20>
 800731c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800731e:	2b00      	cmp	r3, #0
 8007320:	dc02      	bgt.n	8007328 <__sflush_r+0x20>
 8007322:	2000      	movs	r0, #0
 8007324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007328:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800732a:	2e00      	cmp	r6, #0
 800732c:	d0f9      	beq.n	8007322 <__sflush_r+0x1a>
 800732e:	2300      	movs	r3, #0
 8007330:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007334:	682f      	ldr	r7, [r5, #0]
 8007336:	602b      	str	r3, [r5, #0]
 8007338:	d032      	beq.n	80073a0 <__sflush_r+0x98>
 800733a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800733c:	89a3      	ldrh	r3, [r4, #12]
 800733e:	075a      	lsls	r2, r3, #29
 8007340:	d505      	bpl.n	800734e <__sflush_r+0x46>
 8007342:	6863      	ldr	r3, [r4, #4]
 8007344:	1ac0      	subs	r0, r0, r3
 8007346:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007348:	b10b      	cbz	r3, 800734e <__sflush_r+0x46>
 800734a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800734c:	1ac0      	subs	r0, r0, r3
 800734e:	2300      	movs	r3, #0
 8007350:	4602      	mov	r2, r0
 8007352:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007354:	6a21      	ldr	r1, [r4, #32]
 8007356:	4628      	mov	r0, r5
 8007358:	47b0      	blx	r6
 800735a:	1c43      	adds	r3, r0, #1
 800735c:	89a3      	ldrh	r3, [r4, #12]
 800735e:	d106      	bne.n	800736e <__sflush_r+0x66>
 8007360:	6829      	ldr	r1, [r5, #0]
 8007362:	291d      	cmp	r1, #29
 8007364:	d82c      	bhi.n	80073c0 <__sflush_r+0xb8>
 8007366:	4a2a      	ldr	r2, [pc, #168]	; (8007410 <__sflush_r+0x108>)
 8007368:	40ca      	lsrs	r2, r1
 800736a:	07d6      	lsls	r6, r2, #31
 800736c:	d528      	bpl.n	80073c0 <__sflush_r+0xb8>
 800736e:	2200      	movs	r2, #0
 8007370:	6062      	str	r2, [r4, #4]
 8007372:	04d9      	lsls	r1, r3, #19
 8007374:	6922      	ldr	r2, [r4, #16]
 8007376:	6022      	str	r2, [r4, #0]
 8007378:	d504      	bpl.n	8007384 <__sflush_r+0x7c>
 800737a:	1c42      	adds	r2, r0, #1
 800737c:	d101      	bne.n	8007382 <__sflush_r+0x7a>
 800737e:	682b      	ldr	r3, [r5, #0]
 8007380:	b903      	cbnz	r3, 8007384 <__sflush_r+0x7c>
 8007382:	6560      	str	r0, [r4, #84]	; 0x54
 8007384:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007386:	602f      	str	r7, [r5, #0]
 8007388:	2900      	cmp	r1, #0
 800738a:	d0ca      	beq.n	8007322 <__sflush_r+0x1a>
 800738c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007390:	4299      	cmp	r1, r3
 8007392:	d002      	beq.n	800739a <__sflush_r+0x92>
 8007394:	4628      	mov	r0, r5
 8007396:	f7ff fc7f 	bl	8006c98 <_free_r>
 800739a:	2000      	movs	r0, #0
 800739c:	6360      	str	r0, [r4, #52]	; 0x34
 800739e:	e7c1      	b.n	8007324 <__sflush_r+0x1c>
 80073a0:	6a21      	ldr	r1, [r4, #32]
 80073a2:	2301      	movs	r3, #1
 80073a4:	4628      	mov	r0, r5
 80073a6:	47b0      	blx	r6
 80073a8:	1c41      	adds	r1, r0, #1
 80073aa:	d1c7      	bne.n	800733c <__sflush_r+0x34>
 80073ac:	682b      	ldr	r3, [r5, #0]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d0c4      	beq.n	800733c <__sflush_r+0x34>
 80073b2:	2b1d      	cmp	r3, #29
 80073b4:	d001      	beq.n	80073ba <__sflush_r+0xb2>
 80073b6:	2b16      	cmp	r3, #22
 80073b8:	d101      	bne.n	80073be <__sflush_r+0xb6>
 80073ba:	602f      	str	r7, [r5, #0]
 80073bc:	e7b1      	b.n	8007322 <__sflush_r+0x1a>
 80073be:	89a3      	ldrh	r3, [r4, #12]
 80073c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073c4:	81a3      	strh	r3, [r4, #12]
 80073c6:	e7ad      	b.n	8007324 <__sflush_r+0x1c>
 80073c8:	690f      	ldr	r7, [r1, #16]
 80073ca:	2f00      	cmp	r7, #0
 80073cc:	d0a9      	beq.n	8007322 <__sflush_r+0x1a>
 80073ce:	0793      	lsls	r3, r2, #30
 80073d0:	680e      	ldr	r6, [r1, #0]
 80073d2:	bf08      	it	eq
 80073d4:	694b      	ldreq	r3, [r1, #20]
 80073d6:	600f      	str	r7, [r1, #0]
 80073d8:	bf18      	it	ne
 80073da:	2300      	movne	r3, #0
 80073dc:	eba6 0807 	sub.w	r8, r6, r7
 80073e0:	608b      	str	r3, [r1, #8]
 80073e2:	f1b8 0f00 	cmp.w	r8, #0
 80073e6:	dd9c      	ble.n	8007322 <__sflush_r+0x1a>
 80073e8:	6a21      	ldr	r1, [r4, #32]
 80073ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80073ec:	4643      	mov	r3, r8
 80073ee:	463a      	mov	r2, r7
 80073f0:	4628      	mov	r0, r5
 80073f2:	47b0      	blx	r6
 80073f4:	2800      	cmp	r0, #0
 80073f6:	dc06      	bgt.n	8007406 <__sflush_r+0xfe>
 80073f8:	89a3      	ldrh	r3, [r4, #12]
 80073fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073fe:	81a3      	strh	r3, [r4, #12]
 8007400:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007404:	e78e      	b.n	8007324 <__sflush_r+0x1c>
 8007406:	4407      	add	r7, r0
 8007408:	eba8 0800 	sub.w	r8, r8, r0
 800740c:	e7e9      	b.n	80073e2 <__sflush_r+0xda>
 800740e:	bf00      	nop
 8007410:	20400001 	.word	0x20400001

08007414 <_fflush_r>:
 8007414:	b538      	push	{r3, r4, r5, lr}
 8007416:	690b      	ldr	r3, [r1, #16]
 8007418:	4605      	mov	r5, r0
 800741a:	460c      	mov	r4, r1
 800741c:	b913      	cbnz	r3, 8007424 <_fflush_r+0x10>
 800741e:	2500      	movs	r5, #0
 8007420:	4628      	mov	r0, r5
 8007422:	bd38      	pop	{r3, r4, r5, pc}
 8007424:	b118      	cbz	r0, 800742e <_fflush_r+0x1a>
 8007426:	6983      	ldr	r3, [r0, #24]
 8007428:	b90b      	cbnz	r3, 800742e <_fflush_r+0x1a>
 800742a:	f000 f887 	bl	800753c <__sinit>
 800742e:	4b14      	ldr	r3, [pc, #80]	; (8007480 <_fflush_r+0x6c>)
 8007430:	429c      	cmp	r4, r3
 8007432:	d11b      	bne.n	800746c <_fflush_r+0x58>
 8007434:	686c      	ldr	r4, [r5, #4]
 8007436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d0ef      	beq.n	800741e <_fflush_r+0xa>
 800743e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007440:	07d0      	lsls	r0, r2, #31
 8007442:	d404      	bmi.n	800744e <_fflush_r+0x3a>
 8007444:	0599      	lsls	r1, r3, #22
 8007446:	d402      	bmi.n	800744e <_fflush_r+0x3a>
 8007448:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800744a:	f000 f915 	bl	8007678 <__retarget_lock_acquire_recursive>
 800744e:	4628      	mov	r0, r5
 8007450:	4621      	mov	r1, r4
 8007452:	f7ff ff59 	bl	8007308 <__sflush_r>
 8007456:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007458:	07da      	lsls	r2, r3, #31
 800745a:	4605      	mov	r5, r0
 800745c:	d4e0      	bmi.n	8007420 <_fflush_r+0xc>
 800745e:	89a3      	ldrh	r3, [r4, #12]
 8007460:	059b      	lsls	r3, r3, #22
 8007462:	d4dd      	bmi.n	8007420 <_fflush_r+0xc>
 8007464:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007466:	f000 f908 	bl	800767a <__retarget_lock_release_recursive>
 800746a:	e7d9      	b.n	8007420 <_fflush_r+0xc>
 800746c:	4b05      	ldr	r3, [pc, #20]	; (8007484 <_fflush_r+0x70>)
 800746e:	429c      	cmp	r4, r3
 8007470:	d101      	bne.n	8007476 <_fflush_r+0x62>
 8007472:	68ac      	ldr	r4, [r5, #8]
 8007474:	e7df      	b.n	8007436 <_fflush_r+0x22>
 8007476:	4b04      	ldr	r3, [pc, #16]	; (8007488 <_fflush_r+0x74>)
 8007478:	429c      	cmp	r4, r3
 800747a:	bf08      	it	eq
 800747c:	68ec      	ldreq	r4, [r5, #12]
 800747e:	e7da      	b.n	8007436 <_fflush_r+0x22>
 8007480:	08007cfc 	.word	0x08007cfc
 8007484:	08007d1c 	.word	0x08007d1c
 8007488:	08007cdc 	.word	0x08007cdc

0800748c <std>:
 800748c:	2300      	movs	r3, #0
 800748e:	b510      	push	{r4, lr}
 8007490:	4604      	mov	r4, r0
 8007492:	e9c0 3300 	strd	r3, r3, [r0]
 8007496:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800749a:	6083      	str	r3, [r0, #8]
 800749c:	8181      	strh	r1, [r0, #12]
 800749e:	6643      	str	r3, [r0, #100]	; 0x64
 80074a0:	81c2      	strh	r2, [r0, #14]
 80074a2:	6183      	str	r3, [r0, #24]
 80074a4:	4619      	mov	r1, r3
 80074a6:	2208      	movs	r2, #8
 80074a8:	305c      	adds	r0, #92	; 0x5c
 80074aa:	f7fd fd61 	bl	8004f70 <memset>
 80074ae:	4b05      	ldr	r3, [pc, #20]	; (80074c4 <std+0x38>)
 80074b0:	6263      	str	r3, [r4, #36]	; 0x24
 80074b2:	4b05      	ldr	r3, [pc, #20]	; (80074c8 <std+0x3c>)
 80074b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80074b6:	4b05      	ldr	r3, [pc, #20]	; (80074cc <std+0x40>)
 80074b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80074ba:	4b05      	ldr	r3, [pc, #20]	; (80074d0 <std+0x44>)
 80074bc:	6224      	str	r4, [r4, #32]
 80074be:	6323      	str	r3, [r4, #48]	; 0x30
 80074c0:	bd10      	pop	{r4, pc}
 80074c2:	bf00      	nop
 80074c4:	080077cd 	.word	0x080077cd
 80074c8:	080077ef 	.word	0x080077ef
 80074cc:	08007827 	.word	0x08007827
 80074d0:	0800784b 	.word	0x0800784b

080074d4 <_cleanup_r>:
 80074d4:	4901      	ldr	r1, [pc, #4]	; (80074dc <_cleanup_r+0x8>)
 80074d6:	f000 b8af 	b.w	8007638 <_fwalk_reent>
 80074da:	bf00      	nop
 80074dc:	08007415 	.word	0x08007415

080074e0 <__sfmoreglue>:
 80074e0:	b570      	push	{r4, r5, r6, lr}
 80074e2:	1e4a      	subs	r2, r1, #1
 80074e4:	2568      	movs	r5, #104	; 0x68
 80074e6:	4355      	muls	r5, r2
 80074e8:	460e      	mov	r6, r1
 80074ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80074ee:	f7ff fc23 	bl	8006d38 <_malloc_r>
 80074f2:	4604      	mov	r4, r0
 80074f4:	b140      	cbz	r0, 8007508 <__sfmoreglue+0x28>
 80074f6:	2100      	movs	r1, #0
 80074f8:	e9c0 1600 	strd	r1, r6, [r0]
 80074fc:	300c      	adds	r0, #12
 80074fe:	60a0      	str	r0, [r4, #8]
 8007500:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007504:	f7fd fd34 	bl	8004f70 <memset>
 8007508:	4620      	mov	r0, r4
 800750a:	bd70      	pop	{r4, r5, r6, pc}

0800750c <__sfp_lock_acquire>:
 800750c:	4801      	ldr	r0, [pc, #4]	; (8007514 <__sfp_lock_acquire+0x8>)
 800750e:	f000 b8b3 	b.w	8007678 <__retarget_lock_acquire_recursive>
 8007512:	bf00      	nop
 8007514:	200003a0 	.word	0x200003a0

08007518 <__sfp_lock_release>:
 8007518:	4801      	ldr	r0, [pc, #4]	; (8007520 <__sfp_lock_release+0x8>)
 800751a:	f000 b8ae 	b.w	800767a <__retarget_lock_release_recursive>
 800751e:	bf00      	nop
 8007520:	200003a0 	.word	0x200003a0

08007524 <__sinit_lock_acquire>:
 8007524:	4801      	ldr	r0, [pc, #4]	; (800752c <__sinit_lock_acquire+0x8>)
 8007526:	f000 b8a7 	b.w	8007678 <__retarget_lock_acquire_recursive>
 800752a:	bf00      	nop
 800752c:	2000039b 	.word	0x2000039b

08007530 <__sinit_lock_release>:
 8007530:	4801      	ldr	r0, [pc, #4]	; (8007538 <__sinit_lock_release+0x8>)
 8007532:	f000 b8a2 	b.w	800767a <__retarget_lock_release_recursive>
 8007536:	bf00      	nop
 8007538:	2000039b 	.word	0x2000039b

0800753c <__sinit>:
 800753c:	b510      	push	{r4, lr}
 800753e:	4604      	mov	r4, r0
 8007540:	f7ff fff0 	bl	8007524 <__sinit_lock_acquire>
 8007544:	69a3      	ldr	r3, [r4, #24]
 8007546:	b11b      	cbz	r3, 8007550 <__sinit+0x14>
 8007548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800754c:	f7ff bff0 	b.w	8007530 <__sinit_lock_release>
 8007550:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007554:	6523      	str	r3, [r4, #80]	; 0x50
 8007556:	4b13      	ldr	r3, [pc, #76]	; (80075a4 <__sinit+0x68>)
 8007558:	4a13      	ldr	r2, [pc, #76]	; (80075a8 <__sinit+0x6c>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	62a2      	str	r2, [r4, #40]	; 0x28
 800755e:	42a3      	cmp	r3, r4
 8007560:	bf04      	itt	eq
 8007562:	2301      	moveq	r3, #1
 8007564:	61a3      	streq	r3, [r4, #24]
 8007566:	4620      	mov	r0, r4
 8007568:	f000 f820 	bl	80075ac <__sfp>
 800756c:	6060      	str	r0, [r4, #4]
 800756e:	4620      	mov	r0, r4
 8007570:	f000 f81c 	bl	80075ac <__sfp>
 8007574:	60a0      	str	r0, [r4, #8]
 8007576:	4620      	mov	r0, r4
 8007578:	f000 f818 	bl	80075ac <__sfp>
 800757c:	2200      	movs	r2, #0
 800757e:	60e0      	str	r0, [r4, #12]
 8007580:	2104      	movs	r1, #4
 8007582:	6860      	ldr	r0, [r4, #4]
 8007584:	f7ff ff82 	bl	800748c <std>
 8007588:	68a0      	ldr	r0, [r4, #8]
 800758a:	2201      	movs	r2, #1
 800758c:	2109      	movs	r1, #9
 800758e:	f7ff ff7d 	bl	800748c <std>
 8007592:	68e0      	ldr	r0, [r4, #12]
 8007594:	2202      	movs	r2, #2
 8007596:	2112      	movs	r1, #18
 8007598:	f7ff ff78 	bl	800748c <std>
 800759c:	2301      	movs	r3, #1
 800759e:	61a3      	str	r3, [r4, #24]
 80075a0:	e7d2      	b.n	8007548 <__sinit+0xc>
 80075a2:	bf00      	nop
 80075a4:	08007958 	.word	0x08007958
 80075a8:	080074d5 	.word	0x080074d5

080075ac <__sfp>:
 80075ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ae:	4607      	mov	r7, r0
 80075b0:	f7ff ffac 	bl	800750c <__sfp_lock_acquire>
 80075b4:	4b1e      	ldr	r3, [pc, #120]	; (8007630 <__sfp+0x84>)
 80075b6:	681e      	ldr	r6, [r3, #0]
 80075b8:	69b3      	ldr	r3, [r6, #24]
 80075ba:	b913      	cbnz	r3, 80075c2 <__sfp+0x16>
 80075bc:	4630      	mov	r0, r6
 80075be:	f7ff ffbd 	bl	800753c <__sinit>
 80075c2:	3648      	adds	r6, #72	; 0x48
 80075c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80075c8:	3b01      	subs	r3, #1
 80075ca:	d503      	bpl.n	80075d4 <__sfp+0x28>
 80075cc:	6833      	ldr	r3, [r6, #0]
 80075ce:	b30b      	cbz	r3, 8007614 <__sfp+0x68>
 80075d0:	6836      	ldr	r6, [r6, #0]
 80075d2:	e7f7      	b.n	80075c4 <__sfp+0x18>
 80075d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80075d8:	b9d5      	cbnz	r5, 8007610 <__sfp+0x64>
 80075da:	4b16      	ldr	r3, [pc, #88]	; (8007634 <__sfp+0x88>)
 80075dc:	60e3      	str	r3, [r4, #12]
 80075de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80075e2:	6665      	str	r5, [r4, #100]	; 0x64
 80075e4:	f000 f847 	bl	8007676 <__retarget_lock_init_recursive>
 80075e8:	f7ff ff96 	bl	8007518 <__sfp_lock_release>
 80075ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80075f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80075f4:	6025      	str	r5, [r4, #0]
 80075f6:	61a5      	str	r5, [r4, #24]
 80075f8:	2208      	movs	r2, #8
 80075fa:	4629      	mov	r1, r5
 80075fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007600:	f7fd fcb6 	bl	8004f70 <memset>
 8007604:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007608:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800760c:	4620      	mov	r0, r4
 800760e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007610:	3468      	adds	r4, #104	; 0x68
 8007612:	e7d9      	b.n	80075c8 <__sfp+0x1c>
 8007614:	2104      	movs	r1, #4
 8007616:	4638      	mov	r0, r7
 8007618:	f7ff ff62 	bl	80074e0 <__sfmoreglue>
 800761c:	4604      	mov	r4, r0
 800761e:	6030      	str	r0, [r6, #0]
 8007620:	2800      	cmp	r0, #0
 8007622:	d1d5      	bne.n	80075d0 <__sfp+0x24>
 8007624:	f7ff ff78 	bl	8007518 <__sfp_lock_release>
 8007628:	230c      	movs	r3, #12
 800762a:	603b      	str	r3, [r7, #0]
 800762c:	e7ee      	b.n	800760c <__sfp+0x60>
 800762e:	bf00      	nop
 8007630:	08007958 	.word	0x08007958
 8007634:	ffff0001 	.word	0xffff0001

08007638 <_fwalk_reent>:
 8007638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800763c:	4606      	mov	r6, r0
 800763e:	4688      	mov	r8, r1
 8007640:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007644:	2700      	movs	r7, #0
 8007646:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800764a:	f1b9 0901 	subs.w	r9, r9, #1
 800764e:	d505      	bpl.n	800765c <_fwalk_reent+0x24>
 8007650:	6824      	ldr	r4, [r4, #0]
 8007652:	2c00      	cmp	r4, #0
 8007654:	d1f7      	bne.n	8007646 <_fwalk_reent+0xe>
 8007656:	4638      	mov	r0, r7
 8007658:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800765c:	89ab      	ldrh	r3, [r5, #12]
 800765e:	2b01      	cmp	r3, #1
 8007660:	d907      	bls.n	8007672 <_fwalk_reent+0x3a>
 8007662:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007666:	3301      	adds	r3, #1
 8007668:	d003      	beq.n	8007672 <_fwalk_reent+0x3a>
 800766a:	4629      	mov	r1, r5
 800766c:	4630      	mov	r0, r6
 800766e:	47c0      	blx	r8
 8007670:	4307      	orrs	r7, r0
 8007672:	3568      	adds	r5, #104	; 0x68
 8007674:	e7e9      	b.n	800764a <_fwalk_reent+0x12>

08007676 <__retarget_lock_init_recursive>:
 8007676:	4770      	bx	lr

08007678 <__retarget_lock_acquire_recursive>:
 8007678:	4770      	bx	lr

0800767a <__retarget_lock_release_recursive>:
 800767a:	4770      	bx	lr

0800767c <__swhatbuf_r>:
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	460e      	mov	r6, r1
 8007680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007684:	2900      	cmp	r1, #0
 8007686:	b096      	sub	sp, #88	; 0x58
 8007688:	4614      	mov	r4, r2
 800768a:	461d      	mov	r5, r3
 800768c:	da07      	bge.n	800769e <__swhatbuf_r+0x22>
 800768e:	2300      	movs	r3, #0
 8007690:	602b      	str	r3, [r5, #0]
 8007692:	89b3      	ldrh	r3, [r6, #12]
 8007694:	061a      	lsls	r2, r3, #24
 8007696:	d410      	bmi.n	80076ba <__swhatbuf_r+0x3e>
 8007698:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800769c:	e00e      	b.n	80076bc <__swhatbuf_r+0x40>
 800769e:	466a      	mov	r2, sp
 80076a0:	f000 f8fa 	bl	8007898 <_fstat_r>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	dbf2      	blt.n	800768e <__swhatbuf_r+0x12>
 80076a8:	9a01      	ldr	r2, [sp, #4]
 80076aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80076ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80076b2:	425a      	negs	r2, r3
 80076b4:	415a      	adcs	r2, r3
 80076b6:	602a      	str	r2, [r5, #0]
 80076b8:	e7ee      	b.n	8007698 <__swhatbuf_r+0x1c>
 80076ba:	2340      	movs	r3, #64	; 0x40
 80076bc:	2000      	movs	r0, #0
 80076be:	6023      	str	r3, [r4, #0]
 80076c0:	b016      	add	sp, #88	; 0x58
 80076c2:	bd70      	pop	{r4, r5, r6, pc}

080076c4 <__smakebuf_r>:
 80076c4:	898b      	ldrh	r3, [r1, #12]
 80076c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80076c8:	079d      	lsls	r5, r3, #30
 80076ca:	4606      	mov	r6, r0
 80076cc:	460c      	mov	r4, r1
 80076ce:	d507      	bpl.n	80076e0 <__smakebuf_r+0x1c>
 80076d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	6123      	str	r3, [r4, #16]
 80076d8:	2301      	movs	r3, #1
 80076da:	6163      	str	r3, [r4, #20]
 80076dc:	b002      	add	sp, #8
 80076de:	bd70      	pop	{r4, r5, r6, pc}
 80076e0:	ab01      	add	r3, sp, #4
 80076e2:	466a      	mov	r2, sp
 80076e4:	f7ff ffca 	bl	800767c <__swhatbuf_r>
 80076e8:	9900      	ldr	r1, [sp, #0]
 80076ea:	4605      	mov	r5, r0
 80076ec:	4630      	mov	r0, r6
 80076ee:	f7ff fb23 	bl	8006d38 <_malloc_r>
 80076f2:	b948      	cbnz	r0, 8007708 <__smakebuf_r+0x44>
 80076f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076f8:	059a      	lsls	r2, r3, #22
 80076fa:	d4ef      	bmi.n	80076dc <__smakebuf_r+0x18>
 80076fc:	f023 0303 	bic.w	r3, r3, #3
 8007700:	f043 0302 	orr.w	r3, r3, #2
 8007704:	81a3      	strh	r3, [r4, #12]
 8007706:	e7e3      	b.n	80076d0 <__smakebuf_r+0xc>
 8007708:	4b0d      	ldr	r3, [pc, #52]	; (8007740 <__smakebuf_r+0x7c>)
 800770a:	62b3      	str	r3, [r6, #40]	; 0x28
 800770c:	89a3      	ldrh	r3, [r4, #12]
 800770e:	6020      	str	r0, [r4, #0]
 8007710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007714:	81a3      	strh	r3, [r4, #12]
 8007716:	9b00      	ldr	r3, [sp, #0]
 8007718:	6163      	str	r3, [r4, #20]
 800771a:	9b01      	ldr	r3, [sp, #4]
 800771c:	6120      	str	r0, [r4, #16]
 800771e:	b15b      	cbz	r3, 8007738 <__smakebuf_r+0x74>
 8007720:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007724:	4630      	mov	r0, r6
 8007726:	f000 f8c9 	bl	80078bc <_isatty_r>
 800772a:	b128      	cbz	r0, 8007738 <__smakebuf_r+0x74>
 800772c:	89a3      	ldrh	r3, [r4, #12]
 800772e:	f023 0303 	bic.w	r3, r3, #3
 8007732:	f043 0301 	orr.w	r3, r3, #1
 8007736:	81a3      	strh	r3, [r4, #12]
 8007738:	89a0      	ldrh	r0, [r4, #12]
 800773a:	4305      	orrs	r5, r0
 800773c:	81a5      	strh	r5, [r4, #12]
 800773e:	e7cd      	b.n	80076dc <__smakebuf_r+0x18>
 8007740:	080074d5 	.word	0x080074d5

08007744 <_raise_r>:
 8007744:	291f      	cmp	r1, #31
 8007746:	b538      	push	{r3, r4, r5, lr}
 8007748:	4604      	mov	r4, r0
 800774a:	460d      	mov	r5, r1
 800774c:	d904      	bls.n	8007758 <_raise_r+0x14>
 800774e:	2316      	movs	r3, #22
 8007750:	6003      	str	r3, [r0, #0]
 8007752:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007756:	bd38      	pop	{r3, r4, r5, pc}
 8007758:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800775a:	b112      	cbz	r2, 8007762 <_raise_r+0x1e>
 800775c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007760:	b94b      	cbnz	r3, 8007776 <_raise_r+0x32>
 8007762:	4620      	mov	r0, r4
 8007764:	f000 f830 	bl	80077c8 <_getpid_r>
 8007768:	462a      	mov	r2, r5
 800776a:	4601      	mov	r1, r0
 800776c:	4620      	mov	r0, r4
 800776e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007772:	f000 b817 	b.w	80077a4 <_kill_r>
 8007776:	2b01      	cmp	r3, #1
 8007778:	d00a      	beq.n	8007790 <_raise_r+0x4c>
 800777a:	1c59      	adds	r1, r3, #1
 800777c:	d103      	bne.n	8007786 <_raise_r+0x42>
 800777e:	2316      	movs	r3, #22
 8007780:	6003      	str	r3, [r0, #0]
 8007782:	2001      	movs	r0, #1
 8007784:	e7e7      	b.n	8007756 <_raise_r+0x12>
 8007786:	2400      	movs	r4, #0
 8007788:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800778c:	4628      	mov	r0, r5
 800778e:	4798      	blx	r3
 8007790:	2000      	movs	r0, #0
 8007792:	e7e0      	b.n	8007756 <_raise_r+0x12>

08007794 <raise>:
 8007794:	4b02      	ldr	r3, [pc, #8]	; (80077a0 <raise+0xc>)
 8007796:	4601      	mov	r1, r0
 8007798:	6818      	ldr	r0, [r3, #0]
 800779a:	f7ff bfd3 	b.w	8007744 <_raise_r>
 800779e:	bf00      	nop
 80077a0:	2000000c 	.word	0x2000000c

080077a4 <_kill_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	4d07      	ldr	r5, [pc, #28]	; (80077c4 <_kill_r+0x20>)
 80077a8:	2300      	movs	r3, #0
 80077aa:	4604      	mov	r4, r0
 80077ac:	4608      	mov	r0, r1
 80077ae:	4611      	mov	r1, r2
 80077b0:	602b      	str	r3, [r5, #0]
 80077b2:	f7fa f9e5 	bl	8001b80 <_kill>
 80077b6:	1c43      	adds	r3, r0, #1
 80077b8:	d102      	bne.n	80077c0 <_kill_r+0x1c>
 80077ba:	682b      	ldr	r3, [r5, #0]
 80077bc:	b103      	cbz	r3, 80077c0 <_kill_r+0x1c>
 80077be:	6023      	str	r3, [r4, #0]
 80077c0:	bd38      	pop	{r3, r4, r5, pc}
 80077c2:	bf00      	nop
 80077c4:	20000394 	.word	0x20000394

080077c8 <_getpid_r>:
 80077c8:	f7fa b9d2 	b.w	8001b70 <_getpid>

080077cc <__sread>:
 80077cc:	b510      	push	{r4, lr}
 80077ce:	460c      	mov	r4, r1
 80077d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077d4:	f000 f894 	bl	8007900 <_read_r>
 80077d8:	2800      	cmp	r0, #0
 80077da:	bfab      	itete	ge
 80077dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80077de:	89a3      	ldrhlt	r3, [r4, #12]
 80077e0:	181b      	addge	r3, r3, r0
 80077e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80077e6:	bfac      	ite	ge
 80077e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80077ea:	81a3      	strhlt	r3, [r4, #12]
 80077ec:	bd10      	pop	{r4, pc}

080077ee <__swrite>:
 80077ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077f2:	461f      	mov	r7, r3
 80077f4:	898b      	ldrh	r3, [r1, #12]
 80077f6:	05db      	lsls	r3, r3, #23
 80077f8:	4605      	mov	r5, r0
 80077fa:	460c      	mov	r4, r1
 80077fc:	4616      	mov	r6, r2
 80077fe:	d505      	bpl.n	800780c <__swrite+0x1e>
 8007800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007804:	2302      	movs	r3, #2
 8007806:	2200      	movs	r2, #0
 8007808:	f000 f868 	bl	80078dc <_lseek_r>
 800780c:	89a3      	ldrh	r3, [r4, #12]
 800780e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007812:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007816:	81a3      	strh	r3, [r4, #12]
 8007818:	4632      	mov	r2, r6
 800781a:	463b      	mov	r3, r7
 800781c:	4628      	mov	r0, r5
 800781e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007822:	f000 b817 	b.w	8007854 <_write_r>

08007826 <__sseek>:
 8007826:	b510      	push	{r4, lr}
 8007828:	460c      	mov	r4, r1
 800782a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800782e:	f000 f855 	bl	80078dc <_lseek_r>
 8007832:	1c43      	adds	r3, r0, #1
 8007834:	89a3      	ldrh	r3, [r4, #12]
 8007836:	bf15      	itete	ne
 8007838:	6560      	strne	r0, [r4, #84]	; 0x54
 800783a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800783e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007842:	81a3      	strheq	r3, [r4, #12]
 8007844:	bf18      	it	ne
 8007846:	81a3      	strhne	r3, [r4, #12]
 8007848:	bd10      	pop	{r4, pc}

0800784a <__sclose>:
 800784a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800784e:	f000 b813 	b.w	8007878 <_close_r>
	...

08007854 <_write_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4d07      	ldr	r5, [pc, #28]	; (8007874 <_write_r+0x20>)
 8007858:	4604      	mov	r4, r0
 800785a:	4608      	mov	r0, r1
 800785c:	4611      	mov	r1, r2
 800785e:	2200      	movs	r2, #0
 8007860:	602a      	str	r2, [r5, #0]
 8007862:	461a      	mov	r2, r3
 8007864:	f7fa f9c3 	bl	8001bee <_write>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d102      	bne.n	8007872 <_write_r+0x1e>
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	b103      	cbz	r3, 8007872 <_write_r+0x1e>
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	bd38      	pop	{r3, r4, r5, pc}
 8007874:	20000394 	.word	0x20000394

08007878 <_close_r>:
 8007878:	b538      	push	{r3, r4, r5, lr}
 800787a:	4d06      	ldr	r5, [pc, #24]	; (8007894 <_close_r+0x1c>)
 800787c:	2300      	movs	r3, #0
 800787e:	4604      	mov	r4, r0
 8007880:	4608      	mov	r0, r1
 8007882:	602b      	str	r3, [r5, #0]
 8007884:	f7fa f9cf 	bl	8001c26 <_close>
 8007888:	1c43      	adds	r3, r0, #1
 800788a:	d102      	bne.n	8007892 <_close_r+0x1a>
 800788c:	682b      	ldr	r3, [r5, #0]
 800788e:	b103      	cbz	r3, 8007892 <_close_r+0x1a>
 8007890:	6023      	str	r3, [r4, #0]
 8007892:	bd38      	pop	{r3, r4, r5, pc}
 8007894:	20000394 	.word	0x20000394

08007898 <_fstat_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4d07      	ldr	r5, [pc, #28]	; (80078b8 <_fstat_r+0x20>)
 800789c:	2300      	movs	r3, #0
 800789e:	4604      	mov	r4, r0
 80078a0:	4608      	mov	r0, r1
 80078a2:	4611      	mov	r1, r2
 80078a4:	602b      	str	r3, [r5, #0]
 80078a6:	f7fa f9ca 	bl	8001c3e <_fstat>
 80078aa:	1c43      	adds	r3, r0, #1
 80078ac:	d102      	bne.n	80078b4 <_fstat_r+0x1c>
 80078ae:	682b      	ldr	r3, [r5, #0]
 80078b0:	b103      	cbz	r3, 80078b4 <_fstat_r+0x1c>
 80078b2:	6023      	str	r3, [r4, #0]
 80078b4:	bd38      	pop	{r3, r4, r5, pc}
 80078b6:	bf00      	nop
 80078b8:	20000394 	.word	0x20000394

080078bc <_isatty_r>:
 80078bc:	b538      	push	{r3, r4, r5, lr}
 80078be:	4d06      	ldr	r5, [pc, #24]	; (80078d8 <_isatty_r+0x1c>)
 80078c0:	2300      	movs	r3, #0
 80078c2:	4604      	mov	r4, r0
 80078c4:	4608      	mov	r0, r1
 80078c6:	602b      	str	r3, [r5, #0]
 80078c8:	f7fa f9c9 	bl	8001c5e <_isatty>
 80078cc:	1c43      	adds	r3, r0, #1
 80078ce:	d102      	bne.n	80078d6 <_isatty_r+0x1a>
 80078d0:	682b      	ldr	r3, [r5, #0]
 80078d2:	b103      	cbz	r3, 80078d6 <_isatty_r+0x1a>
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
 80078d8:	20000394 	.word	0x20000394

080078dc <_lseek_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	4d07      	ldr	r5, [pc, #28]	; (80078fc <_lseek_r+0x20>)
 80078e0:	4604      	mov	r4, r0
 80078e2:	4608      	mov	r0, r1
 80078e4:	4611      	mov	r1, r2
 80078e6:	2200      	movs	r2, #0
 80078e8:	602a      	str	r2, [r5, #0]
 80078ea:	461a      	mov	r2, r3
 80078ec:	f7fa f9c2 	bl	8001c74 <_lseek>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d102      	bne.n	80078fa <_lseek_r+0x1e>
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	b103      	cbz	r3, 80078fa <_lseek_r+0x1e>
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	bd38      	pop	{r3, r4, r5, pc}
 80078fc:	20000394 	.word	0x20000394

08007900 <_read_r>:
 8007900:	b538      	push	{r3, r4, r5, lr}
 8007902:	4d07      	ldr	r5, [pc, #28]	; (8007920 <_read_r+0x20>)
 8007904:	4604      	mov	r4, r0
 8007906:	4608      	mov	r0, r1
 8007908:	4611      	mov	r1, r2
 800790a:	2200      	movs	r2, #0
 800790c:	602a      	str	r2, [r5, #0]
 800790e:	461a      	mov	r2, r3
 8007910:	f7fa f950 	bl	8001bb4 <_read>
 8007914:	1c43      	adds	r3, r0, #1
 8007916:	d102      	bne.n	800791e <_read_r+0x1e>
 8007918:	682b      	ldr	r3, [r5, #0]
 800791a:	b103      	cbz	r3, 800791e <_read_r+0x1e>
 800791c:	6023      	str	r3, [r4, #0]
 800791e:	bd38      	pop	{r3, r4, r5, pc}
 8007920:	20000394 	.word	0x20000394

08007924 <_init>:
 8007924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007926:	bf00      	nop
 8007928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800792a:	bc08      	pop	{r3}
 800792c:	469e      	mov	lr, r3
 800792e:	4770      	bx	lr

08007930 <_fini>:
 8007930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007932:	bf00      	nop
 8007934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007936:	bc08      	pop	{r3}
 8007938:	469e      	mov	lr, r3
 800793a:	4770      	bx	lr
