{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714503308510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 13:55:08 2024 " "Processing started: Tue Apr 30 13:55:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714503308511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714503308511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714503308511 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714503309241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714503309955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714503309955 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714503309976 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714503309976 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714503311426 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714503312435 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Node: IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_Jump IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Latch ControlLogic:CL\|o_Jump is being clocked by IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714503312750 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714503312750 "|MIPS_Processor|IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714503312981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714503313012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714503314368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714503314368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.352 " "Worst-case setup slack is -11.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.352           -2992.321 iCLK  " "  -11.352           -2992.321 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503314371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 iCLK  " "    0.409               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503314581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714503314589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714503314597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.743 " "Worst-case minimum pulse width slack is 9.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.743               0.000 iCLK  " "    9.743               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503314625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503314625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.352 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.352" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316072 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503316072 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -11.352 (VIOLATED) " "Path #1: Setup slack is -11.352 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.050      3.050  R        clock network delay " "     3.050      3.050  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.232     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     3.282      0.232     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|q " "     3.282      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.140      1.858 FF    IC  DMem\|ram~34833\|dataa " "     5.140      1.858 FF    IC  DMem\|ram~34833\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.564      0.424 FF  CELL  DMem\|ram~34833\|combout " "     5.564      0.424 FF  CELL  DMem\|ram~34833\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.159      0.595 FF    IC  DMem\|ram~34834\|datad " "     6.159      0.595 FF    IC  DMem\|ram~34834\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.284      0.125 FF  CELL  DMem\|ram~34834\|combout " "     6.284      0.125 FF  CELL  DMem\|ram~34834\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.729      1.445 FF    IC  DMem\|ram~34842\|datab " "     7.729      1.445 FF    IC  DMem\|ram~34842\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.154      0.425 FF  CELL  DMem\|ram~34842\|combout " "     8.154      0.425 FF  CELL  DMem\|ram~34842\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.388      0.234 FF    IC  DMem\|ram~34843\|datac " "     8.388      0.234 FF    IC  DMem\|ram~34843\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.669      0.281 FF  CELL  DMem\|ram~34843\|combout " "     8.669      0.281 FF  CELL  DMem\|ram~34843\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.940      0.271 FF    IC  DMem\|ram~34854\|datab " "     8.940      0.271 FF    IC  DMem\|ram~34854\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.329      0.389 FR  CELL  DMem\|ram~34854\|combout " "     9.329      0.389 FR  CELL  DMem\|ram~34854\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.624      3.295 RR    IC  DMem\|ram~34855\|datab " "    12.624      3.295 RR    IC  DMem\|ram~34855\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.012      0.388 RR  CELL  DMem\|ram~34855\|combout " "    13.012      0.388 RR  CELL  DMem\|ram~34855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.215      0.203 RR    IC  DMem\|ram~34856\|datad " "    13.215      0.203 RR    IC  DMem\|ram~34856\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.370      0.155 RR  CELL  DMem\|ram~34856\|combout " "    13.370      0.155 RR  CELL  DMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.572      0.202 RR    IC  \\MUX2_32:8:MUX2\|o_O~0\|datac " "    13.572      0.202 RR    IC  \\MUX2_32:8:MUX2\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.857      0.285 RR  CELL  \\MUX2_32:8:MUX2\|o_O~0\|combout " "    13.857      0.285 RR  CELL  \\MUX2_32:8:MUX2\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.081      0.224 RR    IC  \\MUX11_32:0:MUX11\|o_O~0\|datac " "    14.081      0.224 RR    IC  \\MUX11_32:0:MUX11\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.368      0.287 RR  CELL  \\MUX11_32:0:MUX11\|o_O~0\|combout " "    14.368      0.287 RR  CELL  \\MUX11_32:0:MUX11\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.738      0.370 RR    IC  \\MUX4_32:0:MUX4\|o_O~2\|datac " "    14.738      0.370 RR    IC  \\MUX4_32:0:MUX4\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.025      0.287 RR  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout " "    15.025      0.287 RR  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.080      1.055 RR    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad " "    16.080      1.055 RR    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.235      0.155 RR  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout " "    16.235      0.155 RR  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.484      0.249 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac " "    16.484      0.249 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.769      0.285 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.769      0.285 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.996      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    16.996      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.151      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.151      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.410      0.259 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab " "    17.410      0.259 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.812      0.402 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.812      0.402 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.040      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    18.040      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.195      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.195      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.422      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    18.422      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.577      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.577      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.805      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    18.805      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.960      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.960      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.186      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.186      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.341      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.341      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.567      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    19.567      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.854      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.854      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.078      0.224 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    20.078      0.224 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.365      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.365      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.592      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    20.592      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.747      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.747      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.974      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    20.974      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.129      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.129      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.356      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    21.356      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.643      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.643      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.873      0.230 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.873      0.230 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.028      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.028      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.253      0.225 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    22.253      0.225 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.540      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.540      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.767      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.767      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.922      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.922      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.309      0.387 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.309      0.387 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.464      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.464      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.692      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.692      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.847      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.847      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.074      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.074      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.229      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.229      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.457      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.457      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.612      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.612      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.840      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.840      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.995      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.995      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.206      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.206      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.361      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    25.361      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.573      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.573      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.728      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    25.728      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.941      0.213 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.941      0.213 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.096      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.096      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.323      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    26.323      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.610      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.610      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.836      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.836      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.991      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.991      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.218      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    27.218      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.373      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    27.373      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.119      0.746 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    28.119      0.746 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.274      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    28.274      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.686      0.412 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    28.686      0.412 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.841      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    28.841      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.053      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    29.053      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.208      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    29.208      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.419      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    29.419      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.574      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    29.574      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.786      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad " "    29.786      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.925      0.139 RF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout " "    29.925      0.139 RF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.201      0.276 FF    IC  A\|branchchecker\|Equal0~0\|datad " "    30.201      0.276 FF    IC  A\|branchchecker\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.351      0.150 FR  CELL  A\|branchchecker\|Equal0~0\|combout " "    30.351      0.150 FR  CELL  A\|branchchecker\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.055      0.704 RR    IC  FETCH\|or2a\|o_C~3\|datac " "    31.055      0.704 RR    IC  FETCH\|or2a\|o_C~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.342      0.287 RR  CELL  FETCH\|or2a\|o_C~3\|combout " "    31.342      0.287 RR  CELL  FETCH\|or2a\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.607      0.265 RR    IC  FLUSH_ID\|o_C~3\|datad " "    31.607      0.265 RR    IC  FLUSH_ID\|o_C~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.746      0.139 RF  CELL  FLUSH_ID\|o_C~3\|combout " "    31.746      0.139 RF  CELL  FLUSH_ID\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.143      2.397 FF    IC  IFID\|REG1\|\\G_NBit_REG:22:DFF\|s_Q\|sclr " "    34.143      2.397 FF    IC  IFID\|REG1\|\\G_NBit_REG:22:DFF\|s_Q\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.723      0.580 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "    34.723      0.580 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.365      3.365  R        clock network delay " "    23.365      3.365  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.373      0.008           clock pessimism removed " "    23.373      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.353     -0.020           clock uncertainty " "    23.353     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.371      0.018     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "    23.371      0.018     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    34.723 " "Data Arrival Time  :    34.723" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.371 " "Data Required Time :    23.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -11.352 (VIOLATED) " "Slack              :   -11.352 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316073 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503316073 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.409 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503316301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.409  " "Path #1: Hold slack is 0.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "To Node      : MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423      3.423  R        clock network delay " "     3.423      3.423  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.655      0.232     uTco  EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     3.655      0.232     uTco  EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.655      0.000 RR  CELL  EXMEM\|REG0\|\\G_NBit_REG:8:DFF\|s_Q\|q " "     3.655      0.000 RR  CELL  EXMEM\|REG0\|\\G_NBit_REG:8:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.900      0.245 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|datad " "     3.900      0.245 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.049      0.149 RR  CELL  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|combout " "     4.049      0.149 RR  CELL  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.049      0.000 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|d " "     4.049      0.000 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.069 RR  CELL  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     4.118      0.069 RR  CELL  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      3.555  R        clock network delay " "     3.555      3.555  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.523     -0.032           clock pessimism removed " "     3.523     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.523      0.000           clock uncertainty " "     3.523      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.709      0.186      uTh  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     3.709      0.186      uTh  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.118 " "Data Arrival Time  :     4.118" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.709 " "Data Required Time :     3.709" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.409  " "Slack              :     0.409 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503316301 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503316301 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714503316302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714503316379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714503319287 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Node: IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_Jump IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Latch ControlLogic:CL\|o_Jump is being clocked by IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714503320837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714503320837 "|MIPS_Processor|IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714503321468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714503321468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.947 " "Worst-case setup slack is -8.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.947           -2297.610 iCLK  " "   -8.947           -2297.610 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503321472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 iCLK  " "    0.378               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503321676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714503321681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714503321685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.756 " "Worst-case minimum pulse width slack is 9.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.756               0.000 iCLK  " "    9.756               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503321714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503321714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.947 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.947" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323183 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503323183 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -8.947 (VIOLATED) " "Path #1: Setup slack is -8.947 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.765      2.765  R        clock network delay " "     2.765      2.765  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.978      0.213     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     2.978      0.213     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.978      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|q " "     2.978      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.647      1.669 FF    IC  DMem\|ram~34833\|dataa " "     4.647      1.669 FF    IC  DMem\|ram~34833\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.996      0.349 FR  CELL  DMem\|ram~34833\|combout " "     4.996      0.349 FR  CELL  DMem\|ram~34833\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.580      0.584 RR    IC  DMem\|ram~34834\|datad " "     5.580      0.584 RR    IC  DMem\|ram~34834\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.724      0.144 RR  CELL  DMem\|ram~34834\|combout " "     5.724      0.144 RR  CELL  DMem\|ram~34834\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.120      1.396 RR    IC  DMem\|ram~34842\|datab " "     7.120      1.396 RR    IC  DMem\|ram~34842\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.484      0.364 RR  CELL  DMem\|ram~34842\|combout " "     7.484      0.364 RR  CELL  DMem\|ram~34842\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.670      0.186 RR    IC  DMem\|ram~34843\|datac " "     7.670      0.186 RR    IC  DMem\|ram~34843\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.935      0.265 RR  CELL  DMem\|ram~34843\|combout " "     7.935      0.265 RR  CELL  DMem\|ram~34843\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.154      0.219 RR    IC  DMem\|ram~34854\|datab " "     8.154      0.219 RR    IC  DMem\|ram~34854\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.535      0.381 RR  CELL  DMem\|ram~34854\|combout " "     8.535      0.381 RR  CELL  DMem\|ram~34854\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.619      3.084 RR    IC  DMem\|ram~34855\|datab " "    11.619      3.084 RR    IC  DMem\|ram~34855\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.970      0.351 RR  CELL  DMem\|ram~34855\|combout " "    11.970      0.351 RR  CELL  DMem\|ram~34855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.157      0.187 RR    IC  DMem\|ram~34856\|datad " "    12.157      0.187 RR    IC  DMem\|ram~34856\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.301      0.144 RR  CELL  DMem\|ram~34856\|combout " "    12.301      0.144 RR  CELL  DMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.487      0.186 RR    IC  \\MUX2_32:8:MUX2\|o_O~0\|datac " "    12.487      0.186 RR    IC  \\MUX2_32:8:MUX2\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.750      0.263 RR  CELL  \\MUX2_32:8:MUX2\|o_O~0\|combout " "    12.750      0.263 RR  CELL  \\MUX2_32:8:MUX2\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.956      0.206 RR    IC  \\MUX11_32:0:MUX11\|o_O~0\|datac " "    12.956      0.206 RR    IC  \\MUX11_32:0:MUX11\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.221      0.265 RR  CELL  \\MUX11_32:0:MUX11\|o_O~0\|combout " "    13.221      0.265 RR  CELL  \\MUX11_32:0:MUX11\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.571      0.350 RR    IC  \\MUX4_32:0:MUX4\|o_O~2\|datac " "    13.571      0.350 RR    IC  \\MUX4_32:0:MUX4\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.836      0.265 RR  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout " "    13.836      0.265 RR  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.521      0.685 RR    IC  \\RSALW:0:MUXWBRS\|o_O~2\|datad " "    14.521      0.685 RR    IC  \\RSALW:0:MUXWBRS\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.665      0.144 RR  CELL  \\RSALW:0:MUXWBRS\|o_O~2\|combout " "    14.665      0.144 RR  CELL  \\RSALW:0:MUXWBRS\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.317      0.652 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datad " "    15.317      0.652 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.461      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.461      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.670      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    15.670      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.814      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.814      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.055      0.241 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab " "    16.055      0.241 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.424      0.369 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.424      0.369 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.634      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    16.634      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.778      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.778      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.988      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    16.988      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.132      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.132      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.342      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    17.342      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.486      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.486      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.694      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    17.694      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.838      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.838      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.045      0.207 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    18.045      0.207 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.310      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.310      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.516      0.206 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    18.516      0.206 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.781      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.781      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.991      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    18.991      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.135      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.135      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.344      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.344      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.488      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.488      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.696      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    19.696      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.961      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.961      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.174      0.213 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    20.174      0.213 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.318      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.318      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.525      0.207 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    20.525      0.207 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.790      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.790      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.999      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    20.999      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.143      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.143      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.509      0.366 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.509      0.366 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.653      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.653      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.864      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.864      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.008      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.008      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.218      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.218      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.362      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.362      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.572      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.572      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.716      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.716      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.927      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.927      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.071      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.071      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.265      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.265      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.409      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.409      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.604      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.604      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.748      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.748      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.944      0.196 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.944      0.196 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.088      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.088      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.297      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    24.297      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.562      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.562      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.770      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.770      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.914      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.914      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.123      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.123      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.267      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    25.267      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.964      0.697 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.964      0.697 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.108      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.108      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.498      0.390 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.498      0.390 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.642      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.642      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.837      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.837      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.981      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.981      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.175      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    27.175      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.319      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    27.319      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.514      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad " "    27.514      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.639      0.125 RF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout " "    27.639      0.125 RF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.890      0.251 FF    IC  A\|branchchecker\|Equal0~0\|datad " "    27.890      0.251 FF    IC  A\|branchchecker\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.024      0.134 FR  CELL  A\|branchchecker\|Equal0~0\|combout " "    28.024      0.134 FR  CELL  A\|branchchecker\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.685      0.661 RR    IC  FETCH\|or2a\|o_C~3\|datac " "    28.685      0.661 RR    IC  FETCH\|or2a\|o_C~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.950      0.265 RR  CELL  FETCH\|or2a\|o_C~3\|combout " "    28.950      0.265 RR  CELL  FETCH\|or2a\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.191      0.241 RR    IC  FLUSH_ID\|o_C~3\|datad " "    29.191      0.241 RR    IC  FLUSH_ID\|o_C~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.316      0.125 RF  CELL  FLUSH_ID\|o_C~3\|combout " "    29.316      0.125 RF  CELL  FLUSH_ID\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.473      2.157 FF    IC  IFID\|REG1\|\\G_NBit_REG:22:DFF\|s_Q\|sclr " "    31.473      2.157 FF    IC  IFID\|REG1\|\\G_NBit_REG:22:DFF\|s_Q\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.011      0.538 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "    32.011      0.538 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.058      3.058  R        clock network delay " "    23.058      3.058  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.065      0.007           clock pessimism removed " "    23.065      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.045     -0.020           clock uncertainty " "    23.045     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.064      0.019     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "    23.064      0.019     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    32.011 " "Data Arrival Time  :    32.011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.064 " "Data Required Time :    23.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -8.947 (VIOLATED) " "Slack              :    -8.947 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323184 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503323184 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503323411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "To Node      : MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.117      3.117  R        clock network delay " "     3.117      3.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.213     uTco  EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     3.330      0.213     uTco  EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.000 RR  CELL  EXMEM\|REG0\|\\G_NBit_REG:8:DFF\|s_Q\|q " "     3.330      0.000 RR  CELL  EXMEM\|REG0\|\\G_NBit_REG:8:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.225 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|datad " "     3.555      0.225 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.694      0.139 RR  CELL  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|combout " "     3.694      0.139 RR  CELL  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.694      0.000 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|d " "     3.694      0.000 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.062 RR  CELL  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     3.756      0.062 RR  CELL  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      3.235  R        clock network delay " "     3.235      3.235  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207     -0.028           clock pessimism removed " "     3.207     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000           clock uncertainty " "     3.207      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.171      uTh  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     3.378      0.171      uTh  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.756 " "Data Arrival Time  :     3.756" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.378 " "Data Required Time :     3.378" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503323411 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503323411 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714503323412 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Node: IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_Jump IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Latch ControlLogic:CL\|o_Jump is being clocked by IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714503324328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714503324328 "|MIPS_Processor|IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.041 " "Worst-case setup slack is 4.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.041               0.000 iCLK  " "    4.041               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503324617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 iCLK  " "    0.179               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503324823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714503324827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714503324832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.408 " "Worst-case minimum pulse width slack is 9.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.408               0.000 iCLK  " "    9.408               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714503324861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714503324861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.041 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326343 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503326343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.041  " "Path #1: Setup slack is 4.041 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      1.615  R        clock network delay " "     1.615      1.615  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.105     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     1.720      0.105     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|q " "     1.720      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.759      1.039 FF    IC  DMem\|ram~34833\|dataa " "     2.759      1.039 FF    IC  DMem\|ram~34833\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.963      0.204 FF  CELL  DMem\|ram~34833\|combout " "     2.963      0.204 FF  CELL  DMem\|ram~34833\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.307 FF    IC  DMem\|ram~34834\|datad " "     3.270      0.307 FF    IC  DMem\|ram~34834\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      0.063 FF  CELL  DMem\|ram~34834\|combout " "     3.333      0.063 FF  CELL  DMem\|ram~34834\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.123      0.790 FF    IC  DMem\|ram~34842\|datab " "     4.123      0.790 FF    IC  DMem\|ram~34842\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.330      0.207 FF  CELL  DMem\|ram~34842\|combout " "     4.330      0.207 FF  CELL  DMem\|ram~34842\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.442      0.112 FF    IC  DMem\|ram~34843\|datac " "     4.442      0.112 FF    IC  DMem\|ram~34843\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.575      0.133 FF  CELL  DMem\|ram~34843\|combout " "     4.575      0.133 FF  CELL  DMem\|ram~34843\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.708      0.133 FF    IC  DMem\|ram~34854\|datab " "     4.708      0.133 FF    IC  DMem\|ram~34854\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.901      0.193 FF  CELL  DMem\|ram~34854\|combout " "     4.901      0.193 FF  CELL  DMem\|ram~34854\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.731      1.830 FF    IC  DMem\|ram~34855\|datab " "     6.731      1.830 FF    IC  DMem\|ram~34855\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.924      0.193 FF  CELL  DMem\|ram~34855\|combout " "     6.924      0.193 FF  CELL  DMem\|ram~34855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.030      0.106 FF    IC  DMem\|ram~34856\|datad " "     7.030      0.106 FF    IC  DMem\|ram~34856\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.093      0.063 FF  CELL  DMem\|ram~34856\|combout " "     7.093      0.063 FF  CELL  DMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.205      0.112 FF    IC  \\MUX2_32:8:MUX2\|o_O~0\|datac " "     7.205      0.112 FF    IC  \\MUX2_32:8:MUX2\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.338      0.133 FF  CELL  \\MUX2_32:8:MUX2\|o_O~0\|combout " "     7.338      0.133 FF  CELL  \\MUX2_32:8:MUX2\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.459      0.121 FF    IC  \\MUX11_32:0:MUX11\|o_O~0\|datac " "     7.459      0.121 FF    IC  \\MUX11_32:0:MUX11\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.592      0.133 FF  CELL  \\MUX11_32:0:MUX11\|o_O~0\|combout " "     7.592      0.133 FF  CELL  \\MUX11_32:0:MUX11\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.777      0.185 FF    IC  \\MUX4_32:0:MUX4\|o_O~2\|datac " "     7.777      0.185 FF    IC  \\MUX4_32:0:MUX4\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.910      0.133 FF  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout " "     7.910      0.133 FF  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.467      0.557 FF    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad " "     8.467      0.557 FF    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.530      0.063 FF  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout " "     8.530      0.063 FF  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.666      0.136 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac " "     8.666      0.136 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.799      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.799      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.918      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     8.918      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.981      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.981      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.127      0.146 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab " "     9.127      0.146 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.334      0.207 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.334      0.207 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.455      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.455      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.518      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.518      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.638      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.638      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.701      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.701      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.822      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.822      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.885      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.885      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.003      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.003      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.066      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.066      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.190      0.124 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    10.190      0.124 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.323      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.323      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.444      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    10.444      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.577      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.577      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.697      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.697      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.760      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.760      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.879      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.879      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.942      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.942      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.067      0.125 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    11.067      0.125 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.200      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.200      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.323      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.323      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.386      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.386      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.511      0.125 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    11.511      0.125 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.644      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.644      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.763      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.763      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.826      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.826      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.021      0.195 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.021      0.195 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.084      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.084      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.205      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.205      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.268      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.268      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.389      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.389      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.452      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.452      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.572      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.572      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.635      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.635      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.756      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.756      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.819      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.819      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.931      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.931      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.994      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.994      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.107      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.107      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.170      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.170      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.285      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.285      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.348      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.348      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.474      0.126 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    13.474      0.126 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.607      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.607      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.727      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.727      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.790      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.790      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.909      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.909      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.972      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.972      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.373      0.401 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.373      0.401 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.436      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.436      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.643      0.207 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.643      0.207 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.706      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.706      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.821      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.821      0.115 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.884      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.884      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.996      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.996      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.059      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.059      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.172      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad " "    15.172      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.244      0.072 FR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout " "    15.244      0.072 FR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.361      0.117 RR    IC  A\|branchchecker\|Equal0~0\|datad " "    15.361      0.117 RR    IC  A\|branchchecker\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.427      0.066 RF  CELL  A\|branchchecker\|Equal0~0\|combout " "    15.427      0.066 RF  CELL  A\|branchchecker\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.798      0.371 FF    IC  FETCH\|or2a\|o_C~3\|datac " "    15.798      0.371 FF    IC  FETCH\|or2a\|o_C~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.918      0.120 FR  CELL  FETCH\|or2a\|o_C~3\|combout " "    15.918      0.120 FR  CELL  FETCH\|or2a\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.040      0.122 RR    IC  FLUSH_ID\|o_C~3\|datad " "    16.040      0.122 RR    IC  FLUSH_ID\|o_C~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.106      0.066 RF  CELL  FLUSH_ID\|o_C~3\|combout " "    16.106      0.066 RF  CELL  FLUSH_ID\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.445      1.339 FF    IC  IFID\|REG1\|\\G_NBit_REG:22:DFF\|s_Q\|sclr " "    17.445      1.339 FF    IC  IFID\|REG1\|\\G_NBit_REG:22:DFF\|s_Q\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.695      0.250 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "    17.695      0.250 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.744      1.744  R        clock network delay " "    21.744      1.744  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.749      0.005           clock pessimism removed " "    21.749      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.729     -0.020           clock uncertainty " "    21.729     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.736      0.007     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q " "    21.736      0.007     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:22:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.695 " "Data Arrival Time  :    17.695" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.736 " "Data Required Time :    21.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.041  " "Slack              :     4.041 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503326345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.179 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.179" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503326581 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.179  " "Path #1: Hold slack is 0.179 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "To Node      : MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      1.813  R        clock network delay " "     1.813      1.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.918      0.105     uTco  EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     1.918      0.105     uTco  EX_MEM:EXMEM\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.918      0.000 RR  CELL  EXMEM\|REG0\|\\G_NBit_REG:8:DFF\|s_Q\|q " "     1.918      0.000 RR  CELL  EXMEM\|REG0\|\\G_NBit_REG:8:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.031      0.113 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|datad " "     2.031      0.113 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096      0.065 RR  CELL  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|combout " "     2.096      0.065 RR  CELL  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096      0.000 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|d " "     2.096      0.000 RR    IC  MEMWB\|REG2\|\\G_NBit_REG:8:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.031 RR  CELL  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     2.127      0.031 RR  CELL  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.884      1.884  R        clock network delay " "     1.884      1.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.864     -0.020           clock pessimism removed " "     1.864     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.864      0.000           clock uncertainty " "     1.864      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.084      uTh  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q " "     1.948      0.084      uTh  MEM_WB:MEMWB\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:8:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.127 " "Data Arrival Time  :     2.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.948 " "Data Required Time :     1.948" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.179  " "Slack              :     0.179 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714503326581 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714503326581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714503334466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714503342806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1925 " "Peak virtual memory: 1925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714503343897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 13:55:43 2024 " "Processing ended: Tue Apr 30 13:55:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714503343897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714503343897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714503343897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714503343897 ""}
