Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 29 16:28:28 2024
| Host         : DESKTOP-AF4K6S1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Fully_connected_wrapper_control_sets_placed.rpt
| Design       : Fully_connected_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   970 |
|    Minimum number of control sets                        |   970 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1076 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   970 |
| >= 0 to < 4        |   294 |
| >= 4 to < 6        |   170 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |   105 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    52 |
| >= 14 to < 16      |     4 |
| >= 16              |   298 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3113 |          633 |
| No           | No                    | Yes                    |             244 |           76 |
| No           | Yes                   | No                     |             952 |          434 |
| Yes          | No                    | No                     |            8083 |         1194 |
| Yes          | No                    | Yes                    |            2919 |          391 |
| Yes          | Yes                   | No                     |            3793 |          729 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg                                                                                                     | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                            |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                         | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                            |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                         | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                            |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                    | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                                                                        | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1][0]                                                                                                                                                    | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                            | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/fifoaddr                                                                                                    | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                            | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/fifoaddr                                                                                                    | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state_reg[m_valid_i]_0                                                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_2[0]                                                                                                                  |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                          |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                      | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                     | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[1][0]                                                                                      | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                     | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                      | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                          |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                         | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[1][0]                                                                                      | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                     | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                    | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                     | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[1][0]                                                                                       | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                         | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1064]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                              | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1064]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                         | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[1]_i_1_n_0                                                                                                                             | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                           | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/gen_wsplitter.accum_bresp                                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_0[0]                                                                                                                  |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1026]_1                                                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_1[0]                                                                                                                  |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/ctl/reBIAS                                                                                                                                                  | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                      | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0                                                                              |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                               | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                       | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                       | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                           |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1026]_0                                                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg[0]                                                                                                                    |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read[1]_i_1_n_0                                                                                                                           | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_write[1]_i_1_n_0                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/axi_awaddr                                                                                                                                                     | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                2 |              2 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                      | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[1][0]                                                                                       | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                             |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                     | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                               | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state                                                                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                                                                        | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                           | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                     | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[0]                                                                                        | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[1]                                                                                        | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                   | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                   | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                  | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                  | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                    | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                    | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                     | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                                                                     | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                                                                     | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                                                                     | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                        | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                               | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0[0]                                                                                  |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_1[0]                                                                                  |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                               | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                      | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                    | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                        | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                        | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                           | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                             | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_0[0]                                                                                           | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                             | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[0]                                                                                        | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[1]                                                                                        | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                           | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                           | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                   | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                             | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                          | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                                                                    | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                        | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                             | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1][0]                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_pipelined.state                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_pipelined.state                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_pipelined.state                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              3 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                    | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                 | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                   | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                   | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                  | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              4 |         1.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__19_n_0                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                       | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                      | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                     | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__14_n_0                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                          | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                      | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__17_n_0                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                     | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                                                           |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                        |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                        |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                           | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/i___0_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                                                | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              4 |         1.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_1[0]                                                                            |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_0[0]                                                                            |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                     | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                        |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__4_n_0                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              4 |         1.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                     |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg[0]                                                                              |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                  | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                                                                  | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/areset_reg[0]                                                                              |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/areset_reg_1[0]                                                                            |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/areset_reg_0[0]                                                                            |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/ctl/addrData_port_A[3]_i_1_n_0                                                                                                                              | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/ctl/weData15_out                                                                                                                                            | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/ctl/weData[6]_i_1_n_0                                                                                                                                       | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                   | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                   | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                   | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__3_n_0                                                                                           | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                        | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                        |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                                                                    | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                     | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                      |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                       | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/Select_Max/i[3]_i_1_n_0                                                                                                                                 | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                       | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                      |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                           | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__15_n_0                                                                                                 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__18_n_0                                                                                                                    | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                        | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                     | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                     | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/ctl/mask[6]_i_1_n_0                                                                                                                                         | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                                                                | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              5 |         1.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              5 |         1.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/E[0]                                                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              5 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              5 |         1.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                3 |              5 |         1.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/PU_array/E[0]                                                                                                                                           | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                              | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              5 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              5 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                              | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                            | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                            | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                        | Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                          |                1 |              6 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                            | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              6 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                            | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                |                4 |              6 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                             | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              6 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                               | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                 |                1 |              6 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                         | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                      |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                1 |              6 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              6 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | Fully_connected_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                           | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/count00                                                                                                   |                2 |              7 |         3.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                              | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/count10                                                                                                   |                1 |              7 |         7.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                       |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                   |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                       |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                   |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                       | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                5 |              8 |         1.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                              |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                      | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[3].r_unshelve_reg[3][0]                                                                                   | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_unshelve_reg[2][0]                                                                                   | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_unshelve_reg[0][0]                                                                                   | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_unshelve_reg[1][0]                                                                                   | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                      | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                     | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                     | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                       | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                     | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              8 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                       | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]                                                                                                                                                    | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]                                                                                                                                                    | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                         | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                     |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                         | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                       |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/ctl/out_count[3]_i_1_n_0                                                                                                                                    | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                  | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]                                                                                                                                                   | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              8 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]                                                                                                                                                    | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/nreset_1                                                                                                                                      |                3 |              8 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][1]                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |              9 |         1.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                6 |              9 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[8]_i_1_n_0                                                                                                                                 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][13]                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                      | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                         |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/sel                                                                                                                        | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                   |                1 |              9 |         9.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][3]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                6 |              9 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][11]                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                6 |              9 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                             | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][4]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                8 |              9 |         1.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][12]                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                      |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][9]                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |              9 |         1.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][10]                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][0]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][7]                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][6]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][8]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                            | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                  | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                6 |              9 |         1.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                             | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                 |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][14]                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              9 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][5]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              9 |         2.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][2]                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                               | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                              | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                                                               |                2 |             10 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |             10 |         3.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             10 |         3.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                         | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                                           | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                3 |             10 |         3.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1073]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                              |                6 |             12 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/data_count[1]_i_1_n_0                                                                                                                                | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             12 |         2.40 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                             | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                          |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                             | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                              | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                            | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |             12 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                               | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                               | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                  |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                              | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                              | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                              | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             12 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                               | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                               | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                            | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             13 |         4.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/weight_count[1]_i_1_n_0                                                                                                                              | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             13 |         1.62 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             13 |         4.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |         2.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                      | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             13 |         4.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             13 |         3.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                2 |             13 |         6.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                            | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             13 |         4.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                      | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                4 |             13 |         3.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                              |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |             14 |         4.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |             14 |         4.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                              |                7 |             16 |         2.29 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |               10 |             16 |         1.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                  | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                              |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                               | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |             16 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                              |                8 |             16 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                  | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                               | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                              |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                                                                             |                                                                                                                                                                                                                                         |               14 |             17 |         1.21 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                                                                             |                                                                                                                                                                                                                                         |               13 |             17 |         1.31 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                                                                             |                                                                                                                                                                                                                                         |               13 |             17 |         1.31 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_id                                                                                                   |                                                                                                                                                                                                                                         |               13 |             17 |         1.31 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.aw_split_state_reg                                                                                                         |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/ctl/addrData_port_B[3]_i_1_n_0                                                                                                                              | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             17 |         5.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                                                                             |                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                                                                             |                                                                                                                                                                                                                                         |               11 |             17 |         1.55 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/active_id                                                                                                   |                                                                                                                                                                                                                                         |               11 |             17 |         1.55 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |               17 |             19 |         1.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             20 |         1.82 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |             21 |         5.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |               10 |             23 |         2.30 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                4 |             23 |         5.75 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                3 |             23 |         7.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                3 |             23 |         7.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                                                                         |               11 |             23 |         2.09 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                4 |             23 |         5.75 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                3 |             23 |         7.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |             24 |         4.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | Fully_connected_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             24 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             24 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                7 |             24 |         3.43 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             24 |         4.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                          | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             24 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | Fully_connected_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             24 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             24 |         4.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                          | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             24 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                8 |             24 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             24 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             28 |         2.55 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             28 |         2.55 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             31 |         2.07 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             31 |         7.75 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             31 |         2.38 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             31 |         2.38 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                             | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             32 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                         | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                6 |             32 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[0]                                                                                           | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             32 |         4.57 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                6 |             32 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                               | Fully_connected_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                         |                6 |             32 |         5.33 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/ready_bias_i_1_n_0                                                                                                                                   | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             33 |         4.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                7 |             33 |         4.71 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | Fully_connected_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |             34 |         6.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             34 |         6.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                      |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                      |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                      |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                      |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | Fully_connected_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |             34 |         8.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/neuron_done_reg_inv[0]                                                                                              | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             36 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             37 |         4.11 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             37 |         4.11 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |               21 |             38 |         1.81 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             39 |         2.60 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               25 |             39 |         1.56 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                |               14 |             40 |         2.86 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             42 |         4.20 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             45 |         3.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             45 |         3.46 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             51 |         2.22 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |             51 |         2.32 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             53 |         6.62 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1132]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             53 |         3.53 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             53 |         4.82 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1132]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             53 |         5.89 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             53 |         3.12 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |               19 |             53 |         2.79 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |               42 |             53 |         1.26 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             55 |         3.67 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1132]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             55 |         6.11 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             55 |         6.88 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             55 |         2.89 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                       |                                                                                                                                                                                                                                         |               21 |             55 |         2.62 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                              |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1132]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             57 |         4.38 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             57 |         4.75 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                                                                          |                                                                                                                                                                                                                                         |               24 |             58 |         2.42 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                         |                                                                                                                                                                                                                                         |               15 |             58 |         3.87 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___0_n_0                                                                                                          |                                                                                                                                                                                                                                         |               17 |             58 |         3.41 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             59 |         4.54 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             59 |         4.92 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                6 |             61 |        10.17 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                6 |             61 |        10.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                |               18 |             64 |         3.56 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/PU_array/temp_bias_0                                                                                                                                    | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             64 |         6.40 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___0_n_0                                                                                                          |                                                                                                                                                                                                                                         |               21 |             65 |         3.10 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                                                                          |                                                                                                                                                                                                                                         |               35 |             65 |         1.86 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                         |                                                                                                                                                                                                                                         |               19 |             65 |         3.42 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             69 |         6.27 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1132]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             69 |         6.27 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1132]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             71 |         7.10 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             71 |         5.92 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | Fully_connected_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                              |               27 |             84 |         3.11 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/debug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                     |                                                                                                                                                                                                                                         |               22 |            103 |         4.68 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                               |                                                                                                                                                                                                                                         |               34 |            130 |         3.82 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                         |               20 |            130 |         6.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                              |                                                                                                                                                                                                                                         |               20 |            130 |         6.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                                                                               |                                                                                                                                                                                                                                         |               22 |            132 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                    |                                                                                                                                                                                                                                         |               81 |            132 |         1.63 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                    |                                                                                                                                                                                                                                         |               78 |            132 |         1.69 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                    |                                                                                                                                                                                                                                         |               80 |            132 |         1.65 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                         |               22 |            132 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                         |               23 |            132 |         5.74 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                                                                               |                                                                                                                                                                                                                                         |               22 |            132 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                               |                                                                                                                                                                                                                                         |               78 |            132 |         1.69 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                         |               25 |            132 |         5.28 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                         |               22 |            132 |         6.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                                                                               |                                                                                                                                                                                                                                         |               23 |            132 |         5.74 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                                                                                 |                                                                                                                                                                                                                                         |               25 |            132 |         5.28 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                                                                               |                                                                                                                                                                                                                                         |              102 |            133 |         1.30 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                            |                                                                                                                                                                                                                                         |               29 |            135 |         4.66 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                            |                                                                                                                                                                                                                                         |               29 |            135 |         4.66 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               13 |            136 |        10.46 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |            139 |        11.58 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               13 |            143 |        11.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |            143 |        11.92 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               34 |            145 |         4.26 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               27 |            145 |         5.37 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                         |               20 |            145 |         7.25 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |            145 |         5.80 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |            145 |         5.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_0[0]                                       |                                                                                                                                                                                                                                         |               21 |            146 |         6.95 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                         |               20 |            146 |         7.30 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_2[0]                                                                                              |                                                                                                                                                                                                                                         |               20 |            146 |         7.30 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               50 |            147 |         2.94 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               51 |            147 |         2.88 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               42 |            147 |         3.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                         |               42 |            147 |         3.50 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               13 |            155 |        11.92 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               14 |            155 |        11.07 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               15 |            157 |        10.47 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                    | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               15 |            157 |        10.47 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/p_0_in[511]                                                                                                                                          | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               68 |            256 |         3.76 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/p_0_in[255]                                                                                                                                          | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               71 |            256 |         3.61 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/buffer_weight[255]_i_1_n_0                                                                                                                           | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               70 |            256 |         3.66 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/ready_weight_i_1_n_0                                                                                                                                 | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               65 |            257 |         3.95 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/clear_accum_reg                                                                                                     | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               64 |            512 |         8.00 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Fully_connected_i/Fully_Connected_1_0/inst/Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst/td/dtp/BG/buffer_data_out[511]_i_1_n_0                                                                                                                         | Fully_connected_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                |              209 |           1056 |         5.05 |
|  Fully_connected_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              612 |           3095 |         5.06 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


