# system info MebX_Qsys_Project_tb on 2019.12.19.10:51:36
system_info:
name,value
DEVICE,EP4SGX530KH40C2
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1576759892
#
#
# Files generated for MebX_Qsys_Project_tb on 2019.12.19.10:51:36
files:
filepath,kind,attributes,module,is_top
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/MebX_Qsys_Project_tb.vhd,VHDL,,MebX_Qsys_Project_tb,true
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project.vhd,VHDL,,MebX_Qsys_Project,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_avalon_interrupt_sink_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl_pkg.vhd,VHDL,,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl.vhd,VHDL,,altera_avalon_interrupt_sink_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0002,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_conduit_bfm_0002.vhd,VHDL,,altera_conduit_bfm_0002,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_irq_mapper.sv,SYSTEM_VERILOG,,altera_irq_mapper,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_rs232_uart.vhd,VHDL,,MebX_Qsys_Project_rs232_uart,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/uart_tx_ent.vhd,VHDL,,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/avalon_mm_registers_pkg.vhd,VHDL,,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/avalon_mm_pkg.vhd,VHDL,,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/avalon_mm_write_ent.vhd,VHDL,,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/avalon_mm_read_ent.vhd,VHDL,,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/data_fifo_sc_fifo.vhd,VHDL,,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/uart_rx_ent.vhd,VHDL,,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/uart_module_top.vhd,VHDL,TOP_LEVEL_FILE,uart_module_top,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0.v,VERILOG,,MebX_Qsys_Project_mm_interconnect_0,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_router,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_router_001,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_cmd_demux,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_cmd_mux,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_cmd_mux,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_rsp_mux,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_rsp_mux,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,MebX_Qsys_Project_mm_interconnect_0_avalon_st_adapter,false
MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/MebX_Qsys_Project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst,MebX_Qsys_Project
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.rs232_uart,MebX_Qsys_Project_rs232_uart
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.uart_module_top_0,uart_module_top
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0,MebX_Qsys_Project_mm_interconnect_0
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.uart_module_top_0_avalon_master_translator,altera_merlin_master_translator
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.rs232_uart_s1_translator,altera_merlin_slave_translator
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.uart_module_top_0_avalon_master_agent,altera_merlin_master_agent
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.rs232_uart_s1_agent,altera_merlin_slave_agent
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.rs232_uart_s1_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.router,MebX_Qsys_Project_mm_interconnect_0_router
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.router_001,MebX_Qsys_Project_mm_interconnect_0_router_001
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.cmd_demux,MebX_Qsys_Project_mm_interconnect_0_cmd_demux
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.rsp_demux,MebX_Qsys_Project_mm_interconnect_0_cmd_demux
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.cmd_mux,MebX_Qsys_Project_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.rsp_mux,MebX_Qsys_Project_mm_interconnect_0_rsp_mux
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.rs232_uart_s1_cmd_width_adapter,altera_merlin_width_adapter
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.rs232_uart_s1_rsp_width_adapter,altera_merlin_width_adapter
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.avalon_st_adapter,MebX_Qsys_Project_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,MebX_Qsys_Project_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst.rst_controller,altera_reset_controller
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_clk50_bfm,altera_avalon_clock_source
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rs232_uart_bfm,altera_conduit_bfm
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rs232_uart_irq_bfm,altera_avalon_interrupt_sink_vhdl
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm,altera_avalon_reset_source
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_uart_module_bfm,altera_conduit_bfm_0002
MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm,altera_avalon_mm_master_bfm_vhdl
MebX_Qsys_Project_tb.irq_mapper,altera_irq_mapper
