-- generated by newgenasym Wed Mar 07 12:09:41 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity xc3s500e is
    port (    
	\25mhz_in_g\: INOUT  STD_LOGIC;    
	\27mhz_in_g\: INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	AD0:       INOUT  STD_LOGIC;    
	AD0_M:     INOUT  STD_LOGIC;    
	AD1:       INOUT  STD_LOGIC;    
	AD16:      INOUT  STD_LOGIC;    
	AD17:      INOUT  STD_LOGIC;    
	AD1_M:     INOUT  STD_LOGIC;    
	AD2:       INOUT  STD_LOGIC;    
	AD2_M:     INOUT  STD_LOGIC;    
	AD3:       INOUT  STD_LOGIC;    
	AD3_M:     INOUT  STD_LOGIC;    
	AD4:       INOUT  STD_LOGIC;    
	AD4_M:     INOUT  STD_LOGIC;    
	AD5:       INOUT  STD_LOGIC;    
	AD5_M:     INOUT  STD_LOGIC;    
	AD6:       INOUT  STD_LOGIC;    
	AD6_M:     INOUT  STD_LOGIC;    
	AD7:       INOUT  STD_LOGIC;    
	AD7_M:     INOUT  STD_LOGIC;    
	ADC10_IN:  INOUT  STD_LOGIC;    
	ADC11_IN:  INOUT  STD_LOGIC;    
	ADC12_IN:  INOUT  STD_LOGIC;    
	ADC1_IN:   INOUT  STD_LOGIC;    
	ADC2_IN:   INOUT  STD_LOGIC;    
	ADC3_IN:   INOUT  STD_LOGIC;    
	ADC4_IN:   INOUT  STD_LOGIC;    
	ADC5_IN:   INOUT  STD_LOGIC;    
	ADC6_IN:   INOUT  STD_LOGIC;    
	ADC7_IN:   INOUT  STD_LOGIC;    
	ADC8_IN:   INOUT  STD_LOGIC;    
	ADC9_IN:   INOUT  STD_LOGIC;    
	ALE_M:     INOUT  STD_LOGIC;    
	CCLK:      INOUT  STD_LOGIC;    
	CH_ADDR0:  INOUT  STD_LOGIC;    
	CH_ADDR1:  INOUT  STD_LOGIC;    
	CH_ADDR2:  INOUT  STD_LOGIC;    
	CH_ADDR3:  INOUT  STD_LOGIC;    
	CLK_ADC_OUT: INOUT  STD_LOGIC;    
	CLK_F1:    INOUT  STD_LOGIC;    
	CLK_F_20KHZ_OUT: INOUT  STD_LOGIC;    
	CLK_R1:    INOUT  STD_LOGIC;    
	CLK_R2:    INOUT  STD_LOGIC;    
	CLK_R_20KHZ: INOUT  STD_LOGIC;    
	CLK_TIMER_UC: INOUT  STD_LOGIC;    
	\cs#\:     INOUT  STD_LOGIC;    
	CS_R_20KHZ: INOUT  STD_LOGIC;    
	CSO_B:     INOUT  STD_LOGIC;    
	D0:        INOUT  STD_LOGIC;    
	D1:        INOUT  STD_LOGIC;    
	D10:       INOUT  STD_LOGIC;    
	D11:       INOUT  STD_LOGIC;    
	D12:       INOUT  STD_LOGIC;    
	D13:       INOUT  STD_LOGIC;    
	D14:       INOUT  STD_LOGIC;    
	D15:       INOUT  STD_LOGIC;    
	D2:        INOUT  STD_LOGIC;    
	D3:        INOUT  STD_LOGIC;    
	D4:        INOUT  STD_LOGIC;    
	D5:        INOUT  STD_LOGIC;    
	D6:        INOUT  STD_LOGIC;    
	D7:        INOUT  STD_LOGIC;    
	D8:        INOUT  STD_LOGIC;    
	D9:        INOUT  STD_LOGIC;    
	DATA_R_20KHZ: INOUT  STD_LOGIC;    
	DE_485:    INOUT  STD_LOGIC;    
	DEBAG_LED1: INOUT  STD_LOGIC;    
	DEBAG_LED2: INOUT  STD_LOGIC;    
	DEBAG_LED3: INOUT  STD_LOGIC;    
	DEBAG_LED4: INOUT  STD_LOGIC;    
	DEBAG_PWM1: INOUT  STD_LOGIC;    
	DEBAG_PWM2: INOUT  STD_LOGIC;    
	DIN:       INOUT  STD_LOGIC;    
	DONE:      INOUT  STD_LOGIC;    
	DOUT:      INOUT  STD_LOGIC;    
	DR0PRI:    INOUT  STD_LOGIC;    
	DR0SEC:    INOUT  STD_LOGIC;    
	DT0PRI:    INOUT  STD_LOGIC;    
	DT0SEC:    INOUT  STD_LOGIC;    
	F_MAIN_20KHZ_OUT: INOUT  STD_LOGIC;    
	HSWAP:     INOUT  STD_LOGIC;    
	IN1:       INOUT  STD_LOGIC;    
	IN10:      INOUT  STD_LOGIC;    
	IN11:      INOUT  STD_LOGIC;    
	IN12:      INOUT  STD_LOGIC;    
	IN2:       INOUT  STD_LOGIC;    
	IN3:       INOUT  STD_LOGIC;    
	IN4:       INOUT  STD_LOGIC;    
	IN5:       INOUT  STD_LOGIC;    
	IN6:       INOUT  STD_LOGIC;    
	IN7:       INOUT  STD_LOGIC;    
	IN8:       INOUT  STD_LOGIC;    
	IN9:       INOUT  STD_LOGIC;    
	INIT_B:    INOUT  STD_LOGIC;    
	\lb#\:     INOUT  STD_LOGIC;    
	M0:        INOUT  STD_LOGIC;    
	M1:        INOUT  STD_LOGIC;    
	M2:        INOUT  STD_LOGIC;    
	MOSI:      INOUT  STD_LOGIC;    
	MUX0:      INOUT  STD_LOGIC;    
	MUX1:      INOUT  STD_LOGIC;    
	MUX2:      INOUT  STD_LOGIC;    
	MUX3:      INOUT  STD_LOGIC;    
	MUX_EN:    INOUT  STD_LOGIC;    
	\oe#\:     INOUT  STD_LOGIC;    
	PPI0:      INOUT  STD_LOGIC;    
	PPI1:      INOUT  STD_LOGIC;    
	PPI10:     INOUT  STD_LOGIC;    
	PPI11:     INOUT  STD_LOGIC;    
	PPI2:      INOUT  STD_LOGIC;    
	PPI3:      INOUT  STD_LOGIC;    
	PPI4:      INOUT  STD_LOGIC;    
	PPI5:      INOUT  STD_LOGIC;    
	PPI6:      INOUT  STD_LOGIC;    
	PPI7:      INOUT  STD_LOGIC;    
	PPI8:      INOUT  STD_LOGIC;    
	PPI9:      INOUT  STD_LOGIC;    
	PPI_CLK:   INOUT  STD_LOGIC;    
	PPI_FRAME_SYNC: INOUT  STD_LOGIC;    
	PROG_B:    INOUT  STD_LOGIC;    
	RE_485:    INOUT  STD_LOGIC;    
	RE_COM:    INOUT  STD_LOGIC;    
	RFS0:      INOUT  STD_LOGIC;    
	RSCLK0:    INOUT  STD_LOGIC;    
	RX_485:    INOUT  STD_LOGIC;    
	RX_ATMEGA128: INOUT  STD_LOGIC;    
	RX_CAN:    INOUT  STD_LOGIC;    
	RX_COM:    INOUT  STD_LOGIC;    
	RX_DSP:    INOUT  STD_LOGIC;    
	RX_FTDI:   INOUT  STD_LOGIC;    
	SPI_CLK_MK: INOUT  STD_LOGIC;    
	SPI_CS_MK: INOUT  STD_LOGIC;    
	SPI_CS_SCK: INOUT  STD_LOGIC;    
	SPI_CS_SPARTAN: INOUT  STD_LOGIC;    
	SPI_MISO:  INOUT  STD_LOGIC;    
	SPI_MISO_MK: INOUT  STD_LOGIC;    
	SPI_MOSI:  INOUT  STD_LOGIC;    
	SPI_MOSI_MK: INOUT  STD_LOGIC;    
	TCK:       INOUT  STD_LOGIC;    
	TDI:       INOUT  STD_LOGIC;    
	TDO:       INOUT  STD_LOGIC;    
	TFS0:      INOUT  STD_LOGIC;    
	TMS:       INOUT  STD_LOGIC;    
	TSCLK0:    INOUT  STD_LOGIC;    
	TX_485:    INOUT  STD_LOGIC;    
	TX_ATMEGA128: INOUT  STD_LOGIC;    
	TX_CAN:    INOUT  STD_LOGIC;    
	TX_COM:    INOUT  STD_LOGIC;    
	TX_DSP:    INOUT  STD_LOGIC;    
	TX_FTDI:   INOUT  STD_LOGIC;    
	\ub#\:     INOUT  STD_LOGIC;    
	VS0:       INOUT  STD_LOGIC;    
	VS1:       INOUT  STD_LOGIC;    
	VS2:       INOUT  STD_LOGIC;    
	\we#\:     INOUT  STD_LOGIC);
end xc3s500e;
