// Seed: 3069428889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output uwire id_4;
  output wire id_3;
  inout supply1 id_2;
  input wire id_1;
  assign id_4 = 1'b0;
  logic id_7;
  assign id_2 = 1;
  assign id_7 = id_6 / ~-1 - 1;
  wire id_8;
  id_9(
      -1
  );
  wire id_10, id_11;
  wire id_12, id_13;
  wire id_14;
  assign id_3 = id_10;
  struct packed {
    logic id_15;
    logic id_16;
  } id_17 = ~id_14 - ~id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd30,
    parameter id_12 = 32'd78,
    parameter id_13 = 32'd5,
    parameter id_3  = 32'd20,
    parameter id_6  = 32'd36
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  inout wire _id_6;
  inout wire id_5;
  output reg id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_7,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_17 = 0;
  input wire _id_3;
  inout logic [7:0] id_2;
  inout wire _id_1;
  initial id_4 <= id_3;
  logic id_8;
  wire [id_3 : -1] id_9;
  logic id_10;
  logic [7:0] id_11, _id_12;
  for (_id_13 = (1'h0); id_1 == (id_11[1]); {id_12 - id_6} = -1 | 1'b0) begin : LABEL_0
    assign id_11[id_13&&-1 : id_6] = 1;
    union packed {integer id_14[id_1 : 1];} id_15;
  end
  wire id_16;
  wire [id_13 : 1 'h0] id_17, id_18, id_19, id_20, id_21, id_22;
endmodule
