Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  5 22:14:23 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_vga_top_control_sets_placed.rpt
| Design       : cpu_vga_top
| Device       : xc7a35tl
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   186 |
|    Minimum number of control sets                        |   186 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   186 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   128 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           30 |
| No           | No                    | Yes                    |             407 |          126 |
| No           | Yes                   | No                     |              83 |           29 |
| Yes          | No                    | No                     |              17 |           11 |
| Yes          | No                    | Yes                    |            2084 |         1292 |
| Yes          | Yes                   | No                     |             202 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------------+---------------------------------+------------------+----------------+
|            Clock Signal            |              Enable Signal             |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                     | rstn_debounce/count[31]_i_1_n_0        |                                 |                1 |              1 |
|  clk_IBUF_BUFG                     |                                        |                                 |                1 |              1 |
|  slow_clk_BUFG                     | test_cache/middle_cach[5][3]_i_1_n_0   | rstn_debounce/pre_state_reg_0   |                1 |              4 |
|  slow_clk_BUFG                     | test_cpu/cpu_pre_read/E[0]             | rstn_debounce/pre_state_reg_0   |                1 |              4 |
|  slow_clk_BUFG                     | test_cache/middle_cach[1][3]_i_1_n_0   | rstn_debounce/pre_state_reg_0   |                1 |              4 |
|  slow_clk_BUFG                     | test_cache/middle_cach[3][3]_i_1_n_0   | rstn_debounce/pre_state_reg_0   |                1 |              4 |
|  slow_clk_BUFG                     | test_cache/middle_cach                 | rstn_debounce/pre_state_reg_0   |                2 |              4 |
|  slow_clk_BUFG                     | test_cache/middle_cach[6][3]_i_1_n_0   | rstn_debounce/pre_state_reg_0   |                1 |              4 |
|  slow_clk_BUFG                     | test_cache/middle_cach[2][3]_i_1_n_0   | rstn_debounce/pre_state_reg_0   |                2 |              4 |
|  slow_clk_BUFG                     | test_cache/middle_cach[0][3]_i_1_n_0   | rstn_debounce/pre_state_reg_0   |                1 |              4 |
|  slow_clk_BUFG                     | test_cache/middle_cach[4][3]_i_1_n_0   | rstn_debounce/pre_state_reg_0   |                1 |              4 |
|  my_vga/inst/clk_wiz/inst/clk_out1 | my_vga/inst/sep_count                  |                                 |                2 |              4 |
|  my_vga/inst/clk_wiz/inst/clk_out1 |                                        |                                 |                4 |              7 |
|  slow_clk_BUFG                     | test_cpu/e_m/mem_write_m_reg[3]_4[0]   | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/e_m/mem_write_m_reg[3]_3[0]   | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/e_m/mem_write_m_reg[3]_0[0]   | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/e_m/mem_write_m_reg[3]_7[0]   | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/e_m/mem_write_m_reg[3]_6[0]   | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/e_m/mem_write_m_reg[3]_5[0]   | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/E[0]                      | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_0[0]     | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_5[0]     | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_6[0]     | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_7[0]     | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_13[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_1[0]     | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[5]_0[0]     | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_8[0]     | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_3[0]     | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_4[0]     | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_2[0]     | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3][0]       | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_101[0] | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3][0]     | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_0[0]   | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_1[0]   | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_104[0] | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_106[0] | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_11[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_14[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_15[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_16[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_17[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_18[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_10[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_100[0] | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_105[0] | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_2[0]   | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_20[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_21[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_22[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_23[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_102[0] | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_107[0] | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_12[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_103[0] | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_19[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_41[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_54[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_28[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_37[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_58[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_43[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_68[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_55[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_65[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_7[0]   | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_76[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_24[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_77[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_51[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_78[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_67[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_35[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_75[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_79[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_8[0]   | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_64[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_57[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_69[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_72[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_73[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_5[0]   | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_60[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_74[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_27[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_61[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_70[0]  | rstn_debounce/pre_state_reg_0   |                2 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_44[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_26[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_49[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_36[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_62[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_30[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_56[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_59[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_32[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_63[0]  | rstn_debounce/pre_state_reg_0   |                2 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_6[0]   | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_66[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_71[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_34[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_80[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_45[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_81[0]  | rstn_debounce/pre_state_reg_0   |                2 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_46[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_33[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_38[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_25[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_4[0]   | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_3[0]   | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_39[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_40[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_29[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_42[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_47[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_48[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_53[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_50[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_52[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_31[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_83[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_98[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_84[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_9[0]   | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_95[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_88[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_94[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_92[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_89[0]  | rstn_debounce/pre_state_reg_0   |                3 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_86[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_91[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_97[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_99[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_85[0]  | rstn_debounce/pre_state_reg_0   |                8 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_90[0]  | rstn_debounce/pre_state_reg_0   |                2 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_96[0]  | rstn_debounce/pre_state_reg_0   |                7 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_82[0]  | rstn_debounce/pre_state_reg_0   |                6 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_93[0]  | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/mem_write_m_reg[3]_87[0]  | rstn_debounce/pre_state_reg_0   |                5 |              8 |
|  slow_clk_BUFG                     | test_cpu/d_e/alu_out_m_reg[3]_9[0]     | rstn_debounce/pre_state_reg_0   |                4 |              8 |
|  my_vga/inst/clk_wiz/inst/clk_out1 | my_vga/inst/reg_r                      |                                 |                8 |             12 |
|  my_vga/inst/clk_wiz/inst/clk_out1 |                                        | my_vga/inst/clk_wiz_i_1_n_0     |               12 |             18 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_1[0]      | rstn_debounce/pre_state_reg_0   |               18 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_13[0]     | rstn_debounce/pre_state_reg_0   |               21 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_2[0]      | rstn_debounce/pre_state_reg_0   |               23 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_3[0]      | rstn_debounce/pre_state_reg_0   |               17 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_30[0]     | rstn_debounce/pre_state_reg_0   |               25 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_19[0]     | rstn_debounce/pre_state_reg_0   |               19 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_4[0]      | rstn_debounce/pre_state_reg_0   |               22 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_25[0]     | rstn_debounce/pre_state_reg_0   |               14 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_0[0]      | rstn_debounce/pre_state_reg_0   |               24 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_12[0]     | rstn_debounce/pre_state_reg_0   |               21 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_15[0]     | rstn_debounce/pre_state_reg_0   |               13 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_18[0]     | rstn_debounce/pre_state_reg_0   |               14 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_20[0]     | rstn_debounce/pre_state_reg_0   |               18 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_23[0]     | rstn_debounce/pre_state_reg_0   |               18 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_22[0]     | rstn_debounce/pre_state_reg_0   |               19 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_24[0]     | rstn_debounce/pre_state_reg_0   |               11 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_26[0]     | rstn_debounce/pre_state_reg_0   |               13 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_14[0]     | rstn_debounce/pre_state_reg_0   |               26 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_16[0]     | rstn_debounce/pre_state_reg_0   |               17 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_27[0]     | rstn_debounce/pre_state_reg_0   |                9 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_11[0]     | rstn_debounce/pre_state_reg_0   |               20 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_17[0]     | rstn_debounce/pre_state_reg_0   |               13 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_10[0]     | rstn_debounce/pre_state_reg_0   |               19 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_21[0]     | rstn_debounce/pre_state_reg_0   |               24 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/E[0]                      | rstn_debounce/pre_state_reg_0   |               26 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_28[0]     | rstn_debounce/pre_state_reg_0   |               13 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_29[0]     | rstn_debounce/pre_state_reg_0   |               14 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_9[0]      | rstn_debounce/pre_state_reg_0   |               18 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_6[0]      | rstn_debounce/pre_state_reg_0   |               22 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_7[0]      | rstn_debounce/pre_state_reg_0   |               15 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_5[0]      | rstn_debounce/pre_state_reg_0   |               20 |             32 |
| ~slow_clk_BUFG                     | test_cpu/m_w/reg_write_w_reg_8[0]      | rstn_debounce/pre_state_reg_0   |               19 |             32 |
|  slow_clk_BUFG                     | test_cpu/f_d/instr_d[31]_i_1_n_0       | rstn_debounce/pre_state_reg_0   |                9 |             32 |
|  clk_IBUF_BUFG                     | led_OBUF                               | rstn_debounce/count[31]_i_1_n_0 |               13 |             32 |
|  slow_clk_BUFG                     |                                        | test_cache/addr[0]_i_1_n_0      |                8 |             32 |
|  slow_clk_BUFG                     |                                        |                                 |               17 |             32 |
| ~slow_clk_BUFG                     |                                        |                                 |                8 |             32 |
|  my_vga/inst/clk_wiz/inst/clk_out1 | my_vga/inst/s                          | my_vga/inst/s[0]_i_1_n_0        |                8 |             32 |
|  slow_clk_BUFG                     | rstn_debounce/rstn_stable              | rstn_debounce/pre_state_reg_0   |                7 |             32 |
|  my_vga/inst/clk_wiz/inst/clk_out1 | my_vga/inst/count[31]_i_2_n_0          | my_vga/inst/count[31]_i_1_n_0   |               10 |             32 |
|  clk_IBUF_BUFG                     |                                        | test_clk/tmp                    |                9 |             33 |
|  my_vga/inst/clk_wiz/inst/clk_out1 | my_vga/inst/v_current                  | my_vga/inst/clk_wiz_i_1_n_0     |               23 |             42 |
|  slow_clk_BUFG                     |                                        | rstn_debounce/pre_state_reg_0   |              126 |            407 |
+------------------------------------+----------------------------------------+---------------------------------+------------------+----------------+


