// Seed: 696871932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      1
  );
  wire id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri0  id_4,
    output tri0  id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    output tri0  id_8,
    output uwire id_9,
    input  tri1  id_10
);
  wire id_12, id_13 = 1;
  assign id_3  = id_1 == 1;
  assign id_12 = 1;
  supply1 id_14, id_15;
  assign id_8 = id_14;
  always id_3 = 1'b0;
  assign id_3 = id_13;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_12 = 1;
  xor primCall (id_5, id_10, id_1, id_0, id_4, id_14, id_13, id_12, id_16, id_2, id_6, id_7, id_15);
  wire id_17;
  wire id_18;
endmodule
