<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GPGPU-Sim: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GPGPU-Sim
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_n"></a>- n -</h3><ul>
<li>N
: <a class="el" href="structwire.html#ac5a4261b6449810933cc8e0f8d27d9f1">wire</a>
</li>
<li>n_access
: <a class="el" href="structbank__t.html#a442b5dd9e64b6be4089cda23978cab53">bank_t</a>
</li>
<li>n_act
: <a class="el" href="classdram__t.html#a53febc1cad0d446b079a2ff94f021a5a">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#aa49b6cab35d6b4a8200b08b1bebf5391">mem_power_stats_pod</a>
</li>
<li>n_act_partial
: <a class="el" href="classdram__t.html#a4d2733626a32b05eae69ca49da91791f">dram_t</a>
</li>
<li>n_activity
: <a class="el" href="classdram__t.html#abf19a1f7be3d99008258f90c530daf73">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#a5f67a10308dc7bc9db7f39b5c4c6c701">mem_power_stats_pod</a>
</li>
<li>n_activity_partial
: <a class="el" href="classdram__t.html#aeb3e2780e5b4c56d07173036acc35c9d">dram_t</a>
</li>
<li>n_clock
: <a class="el" href="classDFFCell.html#a70611cbe943bde06cf2db825574ae635">DFFCell</a>
</li>
<li>n_cmd
: <a class="el" href="classdram__t.html#a3e278766b76f641a2b82562e874dde76">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#a3bea23b134a2f2b1fbd78baad96b01e8">mem_power_stats_pod</a>
</li>
<li>n_cmd_partial
: <a class="el" href="classdram__t.html#a8f7a7c13800554ff7b922dc322ee8fac">dram_t</a>
</li>
<li>n_completed
: <a class="el" href="classshd__warp__t.html#a50b7888852f27fdf5775dc4dcc41221a">shd_warp_t</a>
</li>
<li>n_idle
: <a class="el" href="structbank__t.html#a351751b5a91835d2a3abad6bbeca5961">bank_t</a>
</li>
<li>n_inp
: <a class="el" href="classCrossbar.html#afa6395c614acd238cf2742660d956940">Crossbar</a>
</li>
<li>n_insn
: <a class="el" href="classthread__ctx__t.html#a7a37702c849b4c93fe9b86a5fe023fa3">thread_ctx_t</a>
</li>
<li>n_insn_ac
: <a class="el" href="classthread__ctx__t.html#a6dddca0a095e222ccdc59b9717a796b9">thread_ctx_t</a>
</li>
<li>n_keep_0
: <a class="el" href="classDFFCell.html#ac04268c9a10f850dae69bd8620b7eb22">DFFCell</a>
</li>
<li>n_keep_1
: <a class="el" href="classDFFCell.html#a4d734a9dd3e2d2281bea1062b025b47d">DFFCell</a>
</li>
<li>n_l1_access_ac
: <a class="el" href="classthread__ctx__t.html#a50c0109091ac96d729e6527640b5905d">thread_ctx_t</a>
</li>
<li>n_l1_mis_ac
: <a class="el" href="classthread__ctx__t.html#aefeab42d3e0b6459fb0a3e6b8da297b8">thread_ctx_t</a>
</li>
<li>n_l1_mrghit_ac
: <a class="el" href="classthread__ctx__t.html#a93f2a610c6af571c594122cb25e70afe">thread_ctx_t</a>
</li>
<li>n_mem_to_simt
: <a class="el" href="structmem__power__stats__pod.html#a6c9248d1e01439f083459834f5442eb1">mem_power_stats_pod</a>
, <a class="el" href="structshader__core__stats__pod.html#a06f927877d9c7bd2cf60d494ae2011a6">shader_core_stats_pod</a>
</li>
<li>n_nop
: <a class="el" href="classdram__t.html#a1e74a7d93bd4c33f2226ad7eae943973">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#ae1f1fdcf746f5d8f0c9a6bb48af2378c">mem_power_stats_pod</a>
</li>
<li>n_nop_partial
: <a class="el" href="classdram__t.html#a4c9eec005e028644c30d5aeef0ad78eb">dram_t</a>
</li>
<li>n_out
: <a class="el" href="classCrossbar.html#a5fde2a22acd67c7752d52bc6c046f277">Crossbar</a>
</li>
<li>n_pre
: <a class="el" href="classdram__t.html#a4d4dc5cc2088ac90ffbb1b450ad34559">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#a4b8c578337bd58b337c3cdd714c87c75">mem_power_stats_pod</a>
</li>
<li>n_pre_partial
: <a class="el" href="classdram__t.html#afa1a0ee6ba3a83314992dba753a179e4">dram_t</a>
</li>
<li>n_rd
: <a class="el" href="classdram__t.html#af7599fc4cc513e4a7a376afccb5800f2">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#a3abf43ec4127c72dbbc248b4f9939431">mem_power_stats_pod</a>
</li>
<li>n_regfile_gating_group
: <a class="el" href="structshader__core__config.html#abd67e4a527a3ca5a722a5cae60189c03">shader_core_config</a>
</li>
<li>n_req
: <a class="el" href="classdram__t.html#aac2886407cdd226b50e04a09273802c5">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#abd186c5e825bc5e4025f1dccc9d3cd96">mem_power_stats_pod</a>
</li>
<li>n_req_partial
: <a class="el" href="classdram__t.html#aa71aa891be3c4feba96242aa4fbbd5b0">dram_t</a>
</li>
<li>n_simt_clusters
: <a class="el" href="structshader__core__config.html#a21b867d06fc4757d3a9b63404eb16692">shader_core_config</a>
</li>
<li>n_simt_cores_per_cluster
: <a class="el" href="structshader__core__config.html#a104c9f8d770de04280e3b2ef3618ea01">shader_core_config</a>
</li>
<li>n_simt_ejection_buffer_size
: <a class="el" href="structshader__core__config.html#ac75c25ebdbd6e67d642e2aa3aa387971">shader_core_config</a>
</li>
<li>n_simt_to_mem
: <a class="el" href="structmem__power__stats__pod.html#ab8964ac87f0d1590ad88066df6efd664">mem_power_stats_pod</a>
, <a class="el" href="structshader__core__stats__pod.html#a4a2a0096506cdafba4823d8caa073fa5">shader_core_stats_pod</a>
</li>
<li>n_switch
: <a class="el" href="classDFFCell.html#abc652aa8dcda7b026b70de179336750d">DFFCell</a>
</li>
<li>n_thread_per_shader
: <a class="el" href="structshader__core__config.html#a559092b8eaeffafe04a61f83cefe74d2">shader_core_config</a>
</li>
<li>n_to_p_eff_curr_drv_ratio
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#a24dd16d9f62f7e137c1143eaf7d30ae5">TechnologyParameter::DeviceType</a>
</li>
<li>n_wr
: <a class="el" href="classdram__t.html#a0b754f0cc29b2921ff9dac08ef57f6bf">dram_t</a>
, <a class="el" href="structmem__power__stats__pod.html#a703505734fbf27c429b82c1383dfb315">mem_power_stats_pod</a>
</li>
<li>n_writes
: <a class="el" href="structbank__t.html#a3ac1e020a2cbe2966d99672cb4e70681">bank_t</a>
</li>
<li>name
: <a class="el" href="classArrayST.html#a725747e5a8925b455a295dce4bf0f4e5">ArrayST</a>
, <a class="el" href="classCacheDynParam.html#af3c3d426c19012aeaa3575a65213c566">CacheDynParam</a>
, <a class="el" href="structconstMemoryPtr.html#ad58d833b8191d1537a9dbfe2024ae86b">constMemoryPtr</a>
, <a class="el" href="classDRAMParam.html#a3b5f7c7ee8768726a5fc6b9afc543e30">DRAMParam</a>
, <a class="el" href="structglobalMemory.html#a9725b707c533e5d9bcc0f640c6558b00">globalMemory</a>
, <a class="el" href="classinterconnect.html#a5fd91a65f6025987e5a7c852d0238279">interconnect</a>
, <a class="el" href="classMCParam.html#ab7c713a61089ee7fa0d4b1d6ac081cdb">MCParam</a>
, <a class="el" href="classNIUParam.html#a04c0a3f7351834802794a0e94f4d2339">NIUParam</a>
, <a class="el" href="classNoC.html#aa8708994dfeb62c19fc35a731ec86e8b">NoC</a>
, <a class="el" href="classNoCParam.html#a76a0fe2eaf373609efed99ec14e339bc">NoCParam</a>
, <a class="el" href="classPCIeParam.html#a0aac52bcb410930178f1539e946eb2d4">PCIeParam</a>
, <a class="el" href="classProcParam.html#a95342439e95138aebd53a75b7984b932">ProcParam</a>
, <a class="el" href="unionYYSTYPE.html#a0eac4432a9611eea39ad2da8dce16742">YYSTYPE</a>
</li>
<li>nAttribute
: <a class="el" href="structXMLNode_1_1XMLNodeDataTag.html#afc265fac21f1f54ef2a9729d785106bf">XMLNode::XMLNodeDataTag</a>
</li>
<li>nbanks
: <a class="el" href="classCacheDynParam.html#a8889964c8059c8ce1682ac93b82d4984">CacheDynParam</a>
, <a class="el" href="classInputParameter.html#add051137dabbdf927af5e1d6ab3336c8">InputParameter</a>
, <a class="el" href="classUCA.html#a8d09233e5426515712b8eb9898cfedaa">UCA</a>
</li>
<li>nbk
: <a class="el" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">memory_config</a>
</li>
<li>nbkgrp
: <a class="el" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">memory_config</a>
</li>
<li>nbytes
: <a class="el" href="classdram__req__t.html#a27176065b6590b5847838c0745734abc">dram_req_t</a>
</li>
<li>nChild
: <a class="el" href="structXMLNode_1_1XMLNodeDataTag.html#a04bab521d6ff1e4644468cd8090530ce">XMLNode::XMLNodeDataTag</a>
</li>
<li>nClear
: <a class="el" href="structXMLNode_1_1XMLNodeDataTag.html#aef6eed6eb052360cdaca01db58d8c377">XMLNode::XMLNodeDataTag</a>
</li>
<li>nColumn
: <a class="el" href="structXMLResults.html#af0d1358dbb7b124d2e8e4d9052509c8e">XMLResults</a>
</li>
<li>Ndbl
: <a class="el" href="classDynamicParameter.html#a9fc3661d581ab27f3330278f8b016fb1">DynamicParameter</a>
</li>
<li>ndbl
: <a class="el" href="classHtree2.html#a8887a6b9b094991cef384c472aad32b3">Htree2</a>
, <a class="el" href="classInputParameter.html#ac2d3db92d5f55391020cb28e7c4812ac">InputParameter</a>
</li>
<li>Ndbl
: <a class="el" href="classmem__array.html#a21496ebd56e9044c8d1232210de2f7b7">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a091819c7a182f9b425d67a50a8a1ac94">results_mem_array</a>
</li>
<li>Ndcm
: <a class="el" href="classDynamicParameter.html#ac238c9b2f47666433b71451f112da8ba">DynamicParameter</a>
</li>
<li>ndcm
: <a class="el" href="classInputParameter.html#a97ef381280c3c9b999f6ba98c455b9de">InputParameter</a>
</li>
<li>Ndcm
: <a class="el" href="classmem__array.html#a3203f7a03f469ed93ad2f7bdbb8e5b14">mem_array</a>
</li>
<li>ndsam1
: <a class="el" href="classInputParameter.html#a3dc421f7a3f8c81abe0d83b8d574106a">InputParameter</a>
</li>
<li>ndsam2
: <a class="el" href="classInputParameter.html#ae181b1145fa8c1ae9f1b37144b479149">InputParameter</a>
</li>
<li>Ndsam_lev_1
: <a class="el" href="classDynamicParameter.html#a4df8dfe49eb8af09b314b933cb43a305">DynamicParameter</a>
, <a class="el" href="classmem__array.html#a0eeac08fb10a52d77642d8187b593c65">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a02571910b8c4a5081b79ea5ed46af312">results_mem_array</a>
</li>
<li>Ndsam_lev_2
: <a class="el" href="classDynamicParameter.html#a009a0a87bfd81d060521c3d48fee79de">DynamicParameter</a>
, <a class="el" href="classmem__array.html#a0378a78aa2106707d4a8df60eb952c35">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a8039d7d341401b081c7cd8d05bc628d2">results_mem_array</a>
</li>
<li>Ndwl
: <a class="el" href="classDynamicParameter.html#afaa4e57d4f8a4e5d5c500733b72572da">DynamicParameter</a>
</li>
<li>ndwl
: <a class="el" href="classHtree2.html#a530598a447bb3cb02be3241d4f7b1af9">Htree2</a>
, <a class="el" href="classInputParameter.html#ad00b5e267bb0375d7471180535e0ed6c">InputParameter</a>
</li>
<li>Ndwl
: <a class="el" href="classmem__array.html#a66b9b06bee4c0fa6b73baf51ad869249">mem_array</a>
, <a class="el" href="structresults__mem__array.html#ad17a8a333658aab73a7ebdccdc01ef0e">results_mem_array</a>
</li>
<li>net
: <a class="el" href="classPower__Module.html#ab6e17d296f3d7e7d7c2792dae6690bbe">Power_Module</a>
</li>
<li>nFirst
: <a class="el" href="structXML.html#a49f39e41382ff416ec5c0b5aedfd3735">XML</a>
</li>
<li>nIndex
: <a class="el" href="structXML.html#a73a28b836fcc0656097c7e751b87460d">XML</a>
</li>
<li>nIndexMissigEndTag
: <a class="el" href="structXML.html#a31832d9cbe0dc08449dbededa9a2d469">XML</a>
</li>
<li>niu
: <a class="el" href="classProcessor.html#a8ee6bb928606fb50f87cbfbc6a777d54">Processor</a>
, <a class="el" href="structroot__system.html#aaebc197b491cb203940fabf15c6be440">root_system</a>
</li>
<li>niup
: <a class="el" href="classNIUController.html#a3b1412e4913b76dbf002d6ebc4377d21">NIUController</a>
</li>
<li>nius
: <a class="el" href="classProcessor.html#a9f4fa3262d56864325398d95250a59fb">Processor</a>
</li>
<li>nLine
: <a class="el" href="structXMLResults.html#a8741d887c2843fc1ce8fffc12f662595">XMLResults</a>
</li>
<li>no_device_under_wire_area
: <a class="el" href="classinterconnect.html#a81fc8a17ba4cdb604dbdd98e0672c212">interconnect</a>
</li>
<li>noc
: <a class="el" href="classLoadStoreU.html#a9d4828e989e4197f7b50645e4e0cbac6">LoadStoreU</a>
, <a class="el" href="classProcessor.html#a46ab205cd4c117b1a5ee5be1c5603888">Processor</a>
</li>
<li>NoC
: <a class="el" href="structroot__system.html#a385fee79b72a4c0a49015ffebed1aea5">root_system</a>
</li>
<li>nocdynp
: <a class="el" href="classNoC.html#a1df5c5bd387c08074a9bdcff1a19bbfa">NoC</a>
</li>
<li>nocs
: <a class="el" href="classLoadStoreU.html#ae450a88ad8ac7fe973abc68c14c5cc58">LoadStoreU</a>
, <a class="el" href="classProcessor.html#a6818c01286fc7758de055c3798793c39">Processor</a>
</li>
<li>node_list
: <a class="el" href="classAnyNet.html#a22d828a5941f7019639ecbaacbf0b471">AnyNet</a>
</li>
<li>non_rf_operands
: <a class="el" href="structsystem__core.html#a4052821ca46263158bdeb3097239dd60">system_core</a>
</li>
<li>nop_coeff
: <a class="el" href="classDRAMParam.html#aaa07bac84ea354ba39229c883fc98a99">DRAMParam</a>
</li>
<li>normalized
: <a class="el" href="structtextureReference.html#a7d2636ed684123f1eb107a7b96f5aee7">textureReference</a>
</li>
<li>nsense
: <a class="el" href="classWire.html#ac3d77b627b7c2b98d44bf3a668217399">Wire</a>
</li>
<li>nsets
: <a class="el" href="classInputParameter.html#a103cc0b90888e107817282ee982ceb52">InputParameter</a>
</li>
<li>Nspd
: <a class="el" href="classDynamicParameter.html#a64c13b53b87e4367dc84f8f2a1f35cb6">DynamicParameter</a>
</li>
<li>nspd
: <a class="el" href="classInputParameter.html#a306fa7df8beb46a6852961d8562a529a">InputParameter</a>
</li>
<li>Nspd
: <a class="el" href="classmem__array.html#aae4896154a8bcabf9c7d8eea47e18397">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a20d5ab57fed7cf8d4ff7602b3a414c23">results_mem_array</a>
</li>
<li>Nspd_min
: <a class="el" href="structcalc__time__mt__wrapper__struct.html#a19986e9b07b7078ae0ea9ab075a82c57">calc_time_mt_wrapper_struct</a>
</li>
<li>nText
: <a class="el" href="structXMLNode_1_1XMLNodeDataTag.html#ace4ec863994d39bc5cb0acf84cbb43d1">XMLNode::XMLNodeDataTag</a>
</li>
<li>NTi
: <a class="el" href="classMCPAT__Arbiter.html#a18116fae267bacc9935a1c82d2f430a3">MCPAT_Arbiter</a>
, <a class="el" href="classMCPAT__Router.html#aaa7ca4f01b3bad60b779d3fc7b7a83f0">MCPAT_Router</a>
</li>
<li>NTid
: <a class="el" href="classMCPAT__Router.html#a848b39f69c573cc8b265a189b139b5a0">MCPAT_Router</a>
</li>
<li>NTn1
: <a class="el" href="classMCPAT__Arbiter.html#a5907fe97bb80b34a70c14242cbc3caa4">MCPAT_Arbiter</a>
</li>
<li>NTn2
: <a class="el" href="classMCPAT__Arbiter.html#a7a84204cdeba3b9bae4e880224fab29c">MCPAT_Arbiter</a>
</li>
<li>NTod
: <a class="el" href="classMCPAT__Router.html#a830f4bbfef15e273afaf7f02bb9843c2">MCPAT_Router</a>
</li>
<li>NTtr
: <a class="el" href="classMCPAT__Arbiter.html#ae0c0ec7ea2c3a7b5ec28b2c8304d2063">MCPAT_Arbiter</a>
, <a class="el" href="classMCPAT__Router.html#a7e3b8b3a91ed5104316d669b8c09c401">MCPAT_Router</a>
</li>
<li>nuca
: <a class="el" href="classInputParameter.html#ad49c89ebf88c6e99b5aa7e21dfc08615">InputParameter</a>
</li>
<li>nuca_bank_count
: <a class="el" href="classInputParameter.html#ac644e18424c7f81de6937f450183f1e1">InputParameter</a>
</li>
<li>nuca_cache_sz
: <a class="el" href="classInputParameter.html#af02b11bf2855b293ee3787846cc82238">InputParameter</a>
</li>
<li>nuca_pda
: <a class="el" href="classnuca__org__t.html#adfbf859ff66fb9a8578756074f7394c4">nuca_org_t</a>
</li>
<li>num
: <a class="el" href="unionYYSTYPE.html#a682841bb1e050ccf132867fe08502496">YYSTYPE</a>
</li>
<li>num_act_mats_hor_dir
: <a class="el" href="classDynamicParameter.html#a4f14bda04ff2af79f17ccfff6de00c1c">DynamicParameter</a>
, <a class="el" href="classMat.html#a59139c26c894cd5947261bf6ecb2cc37">Mat</a>
</li>
<li>num_act_mats_hor_dir_sl
: <a class="el" href="classDynamicParameter.html#a968b1541fb9fb8586bb624268c69b70e">DynamicParameter</a>
</li>
<li>num_activates
: <a class="el" href="classmemory__stats__t.html#a0be4d1bd6ddae61ebe777ddb515f70d9">memory_stats_t</a>
</li>
<li>num_addr_b_bank
: <a class="el" href="classUCA.html#adedaf14a617aea4310a6795daf6bd3f0">UCA</a>
</li>
<li>num_addr_b_mat
: <a class="el" href="classBank.html#a7b42c801955b9c053fa67e3611a210bc">Bank</a>
</li>
<li>num_addr_b_routed_to_mat_for_act
: <a class="el" href="classBank.html#a56508fa1852d38db2fd681357a14965a">Bank</a>
</li>
<li>num_addr_b_routed_to_mat_for_rd_or_wr
: <a class="el" href="classBank.html#a96318c58fbd86c5fa8da2344949382c4">Bank</a>
</li>
<li>num_addr_b_row_dec
: <a class="el" href="classBank.html#aaaa7c6a5eeb500f7406ddaced243cbd2">Bank</a>
</li>
<li>num_alus
: <a class="el" href="classCoreDynParam.html#a20b129f15ae95f5f996df5c7c02d2a3b">CoreDynParam</a>
</li>
<li>num_banks_of_DRAM_chip
: <a class="el" href="structsystem__mem.html#a89da8d75f113332135584839aea049c3">system_mem</a>
</li>
<li>num_buffers_driving_1_nand2_load
: <a class="el" href="classPredecBlkDrv.html#a676277172ba9d70ee3b933329ed3817f">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_2_nand2_load
: <a class="el" href="classPredecBlkDrv.html#a672fca8464b31033b99ca23745dff6d7">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_2_nand3_load
: <a class="el" href="classPredecBlkDrv.html#ab3d9e013fcd722cd7108a02fcd299eaa">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_4_nand2_load
: <a class="el" href="classPredecBlkDrv.html#abb738fdb86d829f95daf0a74038fb1d2">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_8_nand3_load
: <a class="el" href="classPredecBlkDrv.html#a39c24aa62ee151f6e5acdf58b30c3727">PredecBlkDrv</a>
</li>
<li>num_buffers_nand3_path
: <a class="el" href="classPredecBlkDrv.html#aba8c9bcc6466a7dbdea0a6cc36c72ae4">PredecBlkDrv</a>
</li>
<li>num_c_subarray
: <a class="el" href="classDynamicParameter.html#abda32de1d5806fec7a6f846c2180dbc7">DynamicParameter</a>
</li>
<li>num_channels
: <a class="el" href="classMCParam.html#a208ac0a67e4deba82a96a8c5065a71ab">MCParam</a>
, <a class="el" href="classPCIeParam.html#a02b05606072335ed1adaf737d0977d23">PCIeParam</a>
, <a class="el" href="structsystem__pcie.html#abaf3367e7aaaa34e86d27c43f94ee40c">system_pcie</a>
</li>
<li>num_cols
: <a class="el" href="classSubarray.html#a6bcae7e709ac7ab95d73d342d3a6261f">Subarray</a>
</li>
<li>num_cols_fa_cam
: <a class="el" href="classSubarray.html#acab7d7b76cc90fc7c66a0f9b7f4e8688">Subarray</a>
</li>
<li>num_cols_fa_ram
: <a class="el" href="classSubarray.html#af125d9e87d2c255dc8ebcf6eddd81275">Subarray</a>
</li>
<li>num_decoded_signals
: <a class="el" href="classinst__decoder.html#adf7e42af0e727dcbd351b33dc550775e">inst_decoder</a>
</li>
<li>num_decoder_segments
: <a class="el" href="classinst__decoder.html#a0198adcafb2f2ce65e29ece5ade413d8">inst_decoder</a>
</li>
<li>num_decoders
: <a class="el" href="classinst__decoder.html#a78201f263e9f4cd0bd3033ac1d05704e">inst_decoder</a>
</li>
<li>num_di_b_bank
: <a class="el" href="classUCA.html#aa9975c4f96fc6fabc872d9cb3a345895">UCA</a>
</li>
<li>num_di_b_bank_per_port
: <a class="el" href="classDynamicParameter.html#a01818a48c4057b54e77b2ae85c7438fe">DynamicParameter</a>
</li>
<li>num_di_b_mat
: <a class="el" href="classDynamicParameter.html#acca0cf805a35dc9261a20daf19c480d7">DynamicParameter</a>
</li>
<li>num_di_b_subbank
: <a class="el" href="classDynamicParameter.html#aacc748bb1d84a2c3ea6ed5b72414711a">DynamicParameter</a>
</li>
<li>num_do_b_bank
: <a class="el" href="classUCA.html#a0560713f90bed88e46301ac46f840a24">UCA</a>
</li>
<li>num_do_b_bank_per_port
: <a class="el" href="classDynamicParameter.html#a5eb552a141bf35ee13da560ba5cb4890">DynamicParameter</a>
</li>
<li>num_do_b_mat
: <a class="el" href="classDynamicParameter.html#a55f17bab433f296bdd16cf657e9571e2">DynamicParameter</a>
, <a class="el" href="classMat.html#afd2feaa635d4fe5ede0bc6ef7a4caf55">Mat</a>
</li>
<li>num_do_b_subbank
: <a class="el" href="classDynamicParameter.html#a6f626b23ae018f2ea608ca650814a993">DynamicParameter</a>
</li>
<li>num_ffreelist_entries
: <a class="el" href="classCoreDynParam.html#afdd982bd65b143bc133ffd1f2a9796b1">CoreDynParam</a>
</li>
<li>NUM_FLIT_TYPES
: <a class="el" href="classFlit.html#ae259899197fe72be6c99aa737f408948">Flit</a>
</li>
<li>num_fp_pipelines
: <a class="el" href="classCoreDynParam.html#a8d1fa9fd0804d2b0d46c047e3ba544a5">CoreDynParam</a>
</li>
<li>num_fpus
: <a class="el" href="classCoreDynParam.html#a290150e3d04ee25fb7c52efb90c96918">CoreDynParam</a>
</li>
<li>num_FRF_entry
: <a class="el" href="classCoreDynParam.html#a32cb01eb95573c0efd7b3354263f2bd0">CoreDynParam</a>
</li>
<li>num_fu
: <a class="el" href="classFunctionalUnit.html#ac8e6c39c0b2b3fdbbc955dcfc920ac1c">FunctionalUnit</a>
</li>
<li>num_gates
: <a class="el" href="classDecoder.html#a6efd1146ecc82e65a7e51ff51117a174">Decoder</a>
</li>
<li>num_gates_min
: <a class="el" href="classDecoder.html#aa2d3f34a28badb11d7fb8cd752aa1ad9">Decoder</a>
</li>
<li>num_hthreads
: <a class="el" href="classCoreDynParam.html#a231cb5fec2b549aee21f3fee2d970663">CoreDynParam</a>
, <a class="el" href="classUndiffCore.html#a0fc6a33f58001a5dbc64987b415408c1">UndiffCore</a>
</li>
<li>num_idle_cores
: <a class="el" href="structroot__system.html#acce38f4b42ebcdbdbbbf48d3e536ff01">root_system</a>
, <a class="el" href="structsystem__core.html#a18dfde55e5666e38182579e035226d92">system_core</a>
</li>
<li>num_ifreelist_entries
: <a class="el" href="classCoreDynParam.html#adfe436e4d6f97e5fea4a1938efb779cc">CoreDynParam</a>
</li>
<li>num_in_signals
: <a class="el" href="classDecoder.html#a3118acb3b7bab617533e65b785f2869d">Decoder</a>
</li>
<li>num_IRF_entry
: <a class="el" href="classCoreDynParam.html#af8fc5de1bf91402fd2c46fa852acd347">CoreDynParam</a>
</li>
<li>num_L1_active_nand2_path
: <a class="el" href="classPredecBlk.html#af410e5b3820152bd7da52c9d9062dbbe">PredecBlk</a>
</li>
<li>num_L1_active_nand3_path
: <a class="el" href="classPredecBlk.html#ada8e8bb34fc165f076b42c8e26399c78">PredecBlk</a>
</li>
<li>num_mats
: <a class="el" href="classDynamicParameter.html#a6fc0298a21b6dae1dbe7fac15d6471ee">DynamicParameter</a>
, <a class="el" href="classMat.html#af6a018f04aec12dfb5db4ba744db9c6c">Mat</a>
</li>
<li>num_mats_h_dir
: <a class="el" href="classDynamicParameter.html#a7ee573790ba4d9e81983cfdcf811382a">DynamicParameter</a>
</li>
<li>num_mats_hor_dir
: <a class="el" href="classBank.html#a4fbff91bf9eea675894af5625c17ca2f">Bank</a>
</li>
<li>num_mats_v_dir
: <a class="el" href="classDynamicParameter.html#ae0944ab74ac6eac68e7585828dd85507">DynamicParameter</a>
</li>
<li>num_mats_ver_dir
: <a class="el" href="classBank.html#a9e4ff2b7b3b7b62074aa8b100206e8a0">Bank</a>
</li>
<li>num_MCBs_accessed
: <a class="el" href="classmemory__stats__t.html#a518b0acf735a31cda11fa55ad8ce1c9d">memory_stats_t</a>
</li>
<li>num_mcs
: <a class="el" href="classMCParam.html#ac575aae7f471f3974e8f7a8ea8adea6e">MCParam</a>
</li>
<li>num_mfs
: <a class="el" href="classmemory__stats__t.html#adf5df41225ad57254e4f3921b8ccf3cb">memory_stats_t</a>
</li>
<li>num_muls
: <a class="el" href="classCoreDynParam.html#a08c3bf7f702d59ae0a01d65f3421aa06">CoreDynParam</a>
</li>
<li>num_operands
: <a class="el" href="classinst__t.html#ab6fa0e4f7944ee1a6225249d30c1d399">inst_t</a>
</li>
<li>num_perf_counters
: <a class="el" href="classgpgpu__sim__wrapper.html#a391d08f34c2860df53d3230665a3dedd">gpgpu_sim_wrapper</a>
</li>
<li>num_pipe_stages
: <a class="el" href="classinterconnect.html#a2ec2ed8abec2360348a8a39e7a3e7486">interconnect</a>
</li>
<li>num_pipelines
: <a class="el" href="classCoreDynParam.html#ac583de0f6c0d4e50dc505fb1f63e2593">CoreDynParam</a>
</li>
<li>num_piperegs
: <a class="el" href="classPipeline.html#a6a41d11aafc95479671e4a8dfd60228f">Pipeline</a>
</li>
<li>num_pwr_cmps
: <a class="el" href="classgpgpu__sim__wrapper.html#af0b618a5468322187616d644524f1bf9">gpgpu_sim_wrapper</a>
</li>
<li>num_r_subarray
: <a class="el" href="classDynamicParameter.html#a58ba679757767aa9d57c2eb5f6646a10">DynamicParameter</a>
</li>
<li>num_rd_ports
: <a class="el" href="classDynamicParameter.html#a178e3f0fd8fadbec78ffafbccc9c0134">DynamicParameter</a>
, <a class="el" href="classInputParameter.html#aa803e9a4799dd61db9e2a76109f1118c">InputParameter</a>
</li>
<li>num_reconvergence_pairs
: <a class="el" href="classfunction__info.html#aeb156723a5ea5f7028dc2d003db4a0a1">function_info</a>
</li>
<li>num_regs
: <a class="el" href="classinst__t.html#a3eb2d831ee26f8a907748defcc585e1a">inst_t</a>
</li>
<li>num_result_bus
: <a class="el" href="classshader__core__ctx.html#af3d87025a8db5074483bd4d93e135e16">shader_core_ctx</a>
</li>
<li>num_rows
: <a class="el" href="classSubarray.html#af76d93ed6f0f84a128c42f953c8f412c">Subarray</a>
</li>
<li>num_rw_ports
: <a class="el" href="classDynamicParameter.html#af1317c7f7f0d8276bd3a4fa0baed6d64">DynamicParameter</a>
, <a class="el" href="classInputParameter.html#acb82f7f1f6d7928a0f2415ba88f56a9a">InputParameter</a>
</li>
<li>num_sa_subarray
: <a class="el" href="classMat.html#a78c050f1f11b5524befdf09ba5b4668d">Mat</a>
</li>
<li>num_sa_subarray_search
: <a class="el" href="classMat.html#aa8dbfb334ffcffc611d0230c3961e973">Mat</a>
</li>
<li>num_se_rd_ports
: <a class="el" href="classDynamicParameter.html#ac7e58843303745cbd5f60e4faab8f984">DynamicParameter</a>
, <a class="el" href="classInputParameter.html#a6aff9e711a011849914a7b414e186307">InputParameter</a>
</li>
<li>num_search_ports
: <a class="el" href="classDynamicParameter.html#a5fda12325a6b12a08ea8d2e9c883b046">DynamicParameter</a>
, <a class="el" href="classInputParameter.html#a3f715fa8094a5d354fe0db94d28388a4">InputParameter</a>
</li>
<li>num_shmem_bank
: <a class="el" href="structcore__config.html#ada2fe1020c39b13e72d0db044114fc3d">core_config</a>
</li>
<li>num_si_b_bank
: <a class="el" href="classUCA.html#a53af2e71c0e6d2d014ba8f5244dcb621">UCA</a>
</li>
<li>num_si_b_bank_per_port
: <a class="el" href="classDynamicParameter.html#a24ed89d99b622e2051d015dadb69b3c3">DynamicParameter</a>
</li>
<li>num_si_b_mat
: <a class="el" href="classDynamicParameter.html#a08f65849bb126f0193ace2014c84e216">DynamicParameter</a>
</li>
<li>num_si_b_subbank
: <a class="el" href="classDynamicParameter.html#a4dfc7e8fb34c09cd8ce2a3fcec36b597">DynamicParameter</a>
</li>
<li>num_so_b_bank
: <a class="el" href="classUCA.html#a8a4f584b838b43a635f843c260ea3e94">UCA</a>
</li>
<li>num_so_b_bank_per_port
: <a class="el" href="classDynamicParameter.html#a23a7efc6e189cb23b093b19c4b5894e8">DynamicParameter</a>
</li>
<li>num_so_b_mat
: <a class="el" href="classDynamicParameter.html#ac413790816bdcbedbbf79c93fd9ce82d">DynamicParameter</a>
, <a class="el" href="classMat.html#aa6b0695da729f90322f56b93a336e185">Mat</a>
</li>
<li>num_so_b_subbank
: <a class="el" href="classDynamicParameter.html#a5a5be5616bc388b416f22d7ebc036cca">DynamicParameter</a>
</li>
<li>num_sub
: <a class="el" href="classHighRadix.html#a6eb6b9504f62777adf5085f8aa947b63">HighRadix</a>
</li>
<li>num_subarrays
: <a class="el" href="classDynamicParameter.html#a493b137f2a4278297fe3d279954981cc">DynamicParameter</a>
</li>
<li>num_subarrays_per_mat
: <a class="el" href="classMat.html#aeeb91bc5e4ca5aa71976e77092dc4b0a">Mat</a>
</li>
<li>num_subarrays_per_row
: <a class="el" href="classMat.html#a11b213cf4645c47d6d3791bd8f057f83">Mat</a>
</li>
<li>num_threads
: <a class="el" href="classselection__logic.html#a851b51c57a0e4510eb57b2aff2dea25a">selection_logic</a>
</li>
<li>num_units
: <a class="el" href="classNIUParam.html#ac4f6d9d63aca9d0a1b63f7389dbb109c">NIUParam</a>
, <a class="el" href="classPCIeParam.html#a5bb7b7350c2bde22d9bdb7f80a392d93">PCIeParam</a>
</li>
<li>num_warps_issuable
: <a class="el" href="structshader__core__stats__pod.html#a2f2948c4d674822dbe3a345445ae0cac">shader_core_stats_pod</a>
</li>
<li>num_wr_ports
: <a class="el" href="classDynamicParameter.html#aa603ee767352df8fa09aee7d24300f22">DynamicParameter</a>
, <a class="el" href="classInputParameter.html#a0a47c78b448a2bac7e0332e89e6603e8">InputParameter</a>
</li>
<li>number_activated_mats_horizontal_direction
: <a class="el" href="structresults__mem__array.html#ae1b18f889decc12b733c3b754d54d215">results_mem_array</a>
</li>
<li>number_addr_bits_mat
: <a class="el" href="classDynamicParameter.html#a8a77c1254140cd0b6cd49520dec995db">DynamicParameter</a>
</li>
<li>number_cache_levels
: <a class="el" href="structroot__system.html#a3ed84f40182ede0b5b698e589c622bf8">root_system</a>
</li>
<li>number_entries
: <a class="el" href="structdtlb__systemcore.html#abc8f61246bb60b1d6731e4caf7da772c">dtlb_systemcore</a>
, <a class="el" href="structitlb__systemcore.html#a7cf632490e85ebcf34630960896f9e5f">itlb_systemcore</a>
</li>
<li>number_gates
: <a class="el" href="classDriver.html#a57f9c8ce7412c42e6d87ccc8bf82564c">Driver</a>
</li>
<li>number_gates_L1_nand2_path
: <a class="el" href="classPredecBlk.html#a5eed9e9880fe547b13aacdeb19a4c712">PredecBlk</a>
</li>
<li>number_gates_L1_nand3_path
: <a class="el" href="classPredecBlk.html#a3563f6870fbcc01e79862356dabfd77a">PredecBlk</a>
</li>
<li>number_gates_L2
: <a class="el" href="classPredecBlk.html#a405d3a38aad43c2e88c7b704630f9189">PredecBlk</a>
</li>
<li>number_gates_nand2_path
: <a class="el" href="classPredecBlkDrv.html#a8585aa48ac1cd7a0d2a36976816e69fd">PredecBlkDrv</a>
</li>
<li>number_gates_nand3_path
: <a class="el" href="classPredecBlkDrv.html#a668126db92d63a0de59cb3abde41eacb">PredecBlkDrv</a>
</li>
<li>number_hardware_threads
: <a class="el" href="structsystem__core.html#ae76dd2e2ce5060cff715590ea5f0ab16">system_core</a>
</li>
<li>number_input_addr_bits
: <a class="el" href="classPredecBlk.html#ab2c62ea223c41279fe64428ceee7e1d0">PredecBlk</a>
, <a class="el" href="classPredecBlkDrv.html#ae897d51d51fd5523adcb732741164996">PredecBlkDrv</a>
</li>
<li>number_inputs_L1_gate
: <a class="el" href="classPredecBlk.html#a6b8bd114bafaa7cd0af1b7150e4a9c2f">PredecBlk</a>
</li>
<li>number_instruction_fetch_ports
: <a class="el" href="structsystem__core.html#ab0c51d4f53a7adde87bf2e7ece358616">system_core</a>
</li>
<li>number_mcs
: <a class="el" href="structsystem__mc.html#a9b17d757479401410a23d26cbcc3ab4f">system_mc</a>
</li>
<li>number_of_BPT
: <a class="el" href="structsystem__core.html#af2cf1c5bc215fdd663be1826ba38ef91">system_core</a>
</li>
<li>number_of_BTB
: <a class="el" href="structsystem__core.html#a50e8981eaa5f6e869027a5748971b7a1">system_core</a>
</li>
<li>number_of_cores
: <a class="el" href="structroot__system.html#ae8da8ef0d0d3b687729fb7a1653e8346">root_system</a>
</li>
<li>number_of_crossbars
: <a class="el" href="structsystem__NoC.html#a41b4e5df930e9832be22363521ac1a89">system_NoC</a>
</li>
<li>number_of_dir_levels
: <a class="el" href="structroot__system.html#a09657dc28e838d71c73e12ad177d218f">root_system</a>
</li>
<li>number_of_inputs_of_crossbars
: <a class="el" href="structxbar0__systemNoC.html#ad8f58161e0c8649618320bcca0dafa6c">xbar0_systemNoC</a>
</li>
<li>number_of_L1Directories
: <a class="el" href="structroot__system.html#aea6e845a31a1ad85ce308477cb39d04e">root_system</a>
</li>
<li>number_of_L2Directories
: <a class="el" href="structroot__system.html#a4668d141c778d4d3ea7415bdc4b7fe50">root_system</a>
</li>
<li>number_of_L2s
: <a class="el" href="structroot__system.html#a4e11a5be55eb8eae7c4d64c72840cead">root_system</a>
</li>
<li>number_of_L3s
: <a class="el" href="structroot__system.html#a511df6a74f823509fe4f9b8cddf57ea0">root_system</a>
</li>
<li>number_of_NoCs
: <a class="el" href="structroot__system.html#aee3b94fe981013611006aabb13a7540d">root_system</a>
</li>
<li>number_of_outputs_of_crossbars
: <a class="el" href="structxbar0__systemNoC.html#a0aab2713bcf81f641718bf52ae9e2d83">xbar0_systemNoC</a>
</li>
<li>number_ranks
: <a class="el" href="structsystem__mc.html#a85ee0feea788749985028794587ca090">system_mc</a>
, <a class="el" href="structsystem__mem.html#a0fca96a4388c1523788383e160ae06f2">system_mem</a>
</li>
<li>number_subbanks
: <a class="el" href="structresults__mem__array.html#a52e1cf470db0adfc7047ba2d2ada21f9">results_mem_array</a>
</li>
<li>number_subbanks_decode
: <a class="el" href="classDynamicParameter.html#a16754476137312ea0976b6f2bd36470e">DynamicParameter</a>
</li>
<li>number_units
: <a class="el" href="structsystem__niu.html#a38e88682b05f29af5b53921780b87443">system_niu</a>
, <a class="el" href="structsystem__pcie.html#ab79c4656fe0291a54e73a45af89988b1">system_pcie</a>
</li>
<li>number_way_select_signals_mat
: <a class="el" href="classDynamicParameter.html#adc6c65c413f2714c5dedbcc3807e0b8b">DynamicParameter</a>
</li>
<li>numCore
: <a class="el" href="classProcessor.html#aced414d40f5a5d80aeeee81d54a36b7b">Processor</a>
, <a class="el" href="classProcParam.html#ac0684452bf3421171e8a1ca65b538028">ProcParam</a>
</li>
<li>numL1Dir
: <a class="el" href="classProcessor.html#af37add619f157ff0e87992439b47f1df">Processor</a>
, <a class="el" href="classProcParam.html#a970e0b6d0a9a19069294024515c71822">ProcParam</a>
</li>
<li>numL2
: <a class="el" href="classProcessor.html#a8d386b6cdbe7889945be9dcc20c1ceae">Processor</a>
, <a class="el" href="classProcParam.html#a355a0a9a7b97a3bbe247229b3f6a0b4c">ProcParam</a>
</li>
<li>numL2Dir
: <a class="el" href="classProcessor.html#a739444916da6ccab04b02b5bd5fcf1ac">Processor</a>
, <a class="el" href="classProcParam.html#aeff1932801f8ca30c78218f1eceb83bd">ProcParam</a>
</li>
<li>numL3
: <a class="el" href="classProcessor.html#ab10c0e45e75eecbed44ff2d951c2d1fa">Processor</a>
, <a class="el" href="classProcParam.html#a0fed6f924a5dbf847de5a546c9ce7e5d">ProcParam</a>
</li>
<li>numMC
: <a class="el" href="classProcParam.html#ab89e91a1d8f65b22b40048c0b4c365e2">ProcParam</a>
</li>
<li>numMCChannel
: <a class="el" href="classProcParam.html#a64b8da7b9edd885050a1afd58c28ee16">ProcParam</a>
</li>
<li>numNOC
: <a class="el" href="classProcessor.html#a9fb7e19c5ab1d090ffc4cd19547f417b">Processor</a>
, <a class="el" href="classProcParam.html#afab0fe81fd792216da993c2f73bc517d">ProcParam</a>
</li>
<li>numVC
: <a class="el" href="classPower__Module.html#ac66710e2e933f8e6a234cf879acd3de8">Power_Module</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
