
;; Function NVIC_PriorityGroupConfig (NVIC_PriorityGroupConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 9: 12
insn_cost 10: 4

Trying 2 -> 6:
Successfully matched this instruction:
(set (reg:SI 136)
    (ior:SI (reg:SI 0 r0 [ NVIC_PriorityGroup ])
        (const_int 99614720 [0x5f00000])))
deferring deletion of insn with uid = 2.
modifying insn i3     6 r136:SI=r0:SI|0x5f00000
      REG_DEAD: r0:SI
deferring rescan insn with uid = 6.

Trying 6 -> 7:
Successfully matched this instruction:
(set (reg:SI 134 [ D.7644 ])
    (ior:SI (reg:SI 0 r0 [ NVIC_PriorityGroup ])
        (const_int 100270080 [0x5fa0000])))
rejecting combination of insns 6 and 7
original costs 4 + 4 = 8
replacement cost 12

Trying 7 -> 10:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (ior:SI (reg:SI 136)
        (const_int 655360 [0xa0000])))

Trying 9 -> 10:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (reg:SI 134 [ D.7644 ]))

Trying 6, 7 -> 10:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ NVIC_PriorityGroup ])
        (const_int 100270080 [0x5fa0000])))
Successfully matched this instruction:
(set (reg:SI 134 [ D.7644 ])
    (const_int 100270080 [0x5fa0000]))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ NVIC_PriorityGroup ])
        (reg:SI 134 [ D.7644 ])))

Trying 9, 7 -> 10:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (ior:SI (reg:SI 136)
        (const_int 655360 [0xa0000])))
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 655360 [0xa0000]))
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (ior:SI (reg:SI 136)
        (reg/f:SI 138)))

Trying 6, 9, 7 -> 10:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ NVIC_PriorityGroup ])
        (const_int 100270080 [0x5fa0000])))
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const_int 100270080 [0x5fa0000]))
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
    (ior:SI (reg:SI 0 r0 [ NVIC_PriorityGroup ])
        (reg/f:SI 138)))


NVIC_PriorityGroupConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u,1e} r136={1d,1u} r138={1d,1u} 
;;    total ref usage 27{13d,13u,1e} in 4{4 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 136)
        (ior:SI (reg:SI 0 r0 [ NVIC_PriorityGroup ])
            (const_int 99614720 [0x5f00000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:124 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NVIC_PriorityGroup ])
        (nil)))

(insn 7 6 9 2 (set (reg:SI 134 [ D.7644 ])
        (ior:SI (reg:SI 136)
            (const_int 655360 [0xa0000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:124 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (ior:SI (reg/v:SI 135 [ NVIC_PriorityGroup ])
                (const_int 100270080 [0x5fa0000]))
            (nil))))

(insn 9 7 10 2 (set (reg/f:SI 138)
        (const_int -536810240 [0xffffffffe000ed00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:124 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 9 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (reg:SI 134 [ D.7644 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:124 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg:SI 134 [ D.7644 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 6.
deleting insn with uid = 6.
ending the processing of deferred insns

;; Function NVIC_Init (NVIC_Init)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 12
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 12
insn_cost 12: 12
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 12
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 12
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 12
insn_cost 35: 12
insn_cost 36: 16
insn_cost 38: 4
insn_cost 39: 12
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 47: 4
insn_cost 52: 12
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 4
insn_cost 59: 12
insn_cost 60: 4
insn_cost 61: 4

Trying 2 -> 6:
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd ])
            (zero_extend:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                        (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8])))
        (set (reg/v/f:SI 167 [ NVIC_InitStruct ])
            (reg:SI 0 r0 [ NVIC_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd ])
            (zero_extend:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                        (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8])))
        (set (reg/v/f:SI 167 [ NVIC_InitStruct ])
            (reg:SI 0 r0 [ NVIC_InitStruct ]))
    ])

Trying 6 -> 7:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
        (const_int 0 [0])))

Trying 2, 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                            (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
                (const_int 0 [0])))
        (set (reg/v/f:SI 167 [ NVIC_InitStruct ])
            (reg:SI 0 r0 [ NVIC_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                            (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
                (const_int 0 [0])))
        (set (reg/v/f:SI 167 [ NVIC_InitStruct ])
            (reg:SI 0 r0 [ NVIC_InitStruct ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 167 [ NVIC_InitStruct ])
    (reg:SI 0 r0 [ NVIC_InitStruct ]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                    (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
        (const_int 0 [0])))

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 168 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd ])
            (const_int 0 [0]))
        (label_ref 50)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r168:SI==0)?L50:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r168:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 6 -> 8:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                                (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
                    (const_int 0 [0]))
                (label_ref 50)
                (pc)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                        (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
            (const_int 0 [0]))
        (label_ref 50)
        (pc)))

Trying 2, 6 -> 8:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (subreg:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                                (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
                    (const_int 0 [0]))
                (label_ref 50)
                (pc)))
        (clobber (reg:CC 24 cc))
        (set (reg/v/f:SI 167 [ NVIC_InitStruct ])
            (reg:SI 0 r0 [ NVIC_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (subreg:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                                (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
                    (const_int 0 [0]))
                (label_ref 50)
                (pc)))
        (set (reg/v/f:SI 167 [ NVIC_InitStruct ])
            (reg:SI 0 r0 [ NVIC_InitStruct ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 167 [ NVIC_InitStruct ])
    (reg:SI 0 r0 [ NVIC_InitStruct ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (subreg:SI (mem/s:QI (plus:SI (reg:SI 0 r0 [ NVIC_InitStruct ])
                        (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]) 0)
            (const_int 0 [0]))
        (label_ref 50)
        (pc)))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 135 [ D.7622 ])
    (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32]))

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 170)
    (not:SI (mem/s/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(set (reg:SI 170)
    (not:SI (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 135 [ D.7622 ])
    (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32]))

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 171)
    (and:SI (not:SI (reg:SI 135 [ D.7622 ]))
        (const_int 1792 [0x700])))

Trying 12, 13 -> 14:
Failed to match this instruction:
(set (reg:SI 171)
    (and:SI (not:SI (mem/s/v:SI (plus:SI (reg/f:SI 169)
                    (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32]))
        (const_int 1792 [0x700])))
Failed to match this instruction:
(set (reg:SI 170)
    (not:SI (mem/s/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])))

Trying 11, 12, 13 -> 14:
Failed to match this instruction:
(set (reg:SI 171)
    (and:SI (not:SI (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32]))
        (const_int 1792 [0x700])))
Failed to match this instruction:
(set (reg:SI 170)
    (not:SI (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])))

Trying 14 -> 15:
Successfully matched this instruction:
(set (reg:SI 172)
    (zero_extract:SI (reg:SI 170)
        (const_int 3 [0x3])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 14.
modifying insn i3    15 r172:SI=zero_extract(r170:SI,0x3,0x8)
      REG_DEAD: r170:SI
deferring rescan insn with uid = 15.

Trying 13 -> 15:
Failed to match this instruction:
(set (reg:SI 172)
    (zero_extract:SI (xor:SI (reg:SI 135 [ D.7622 ])
            (const_int 1792 [0x700]))
        (const_int 3 [0x3])
        (const_int 8 [0x8])))

Trying 12, 13 -> 15:
Failed to match this instruction:
(set (reg:SI 172)
    (zero_extract:SI (xor:SI (mem/s/v:SI (plus:SI (reg/f:SI 169)
                    (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
            (const_int 1792 [0x700]))
        (const_int 3 [0x3])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 170)
    (xor:SI (mem/s/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (const_int 1792 [0x700])))

Trying 11, 12, 13 -> 15:
Failed to match this instruction:
(set (reg:SI 172)
    (zero_extract:SI (xor:SI (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
            (const_int 1792 [0x700]))
        (const_int 3 [0x3])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 170)
    (xor:SI (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (const_int 1792 [0x700])))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg/v:SI 139 [ tmppriority ])
    (zero_extract:SI (reg:SI 170)
        (const_int 3 [0x3])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r139:SI=zero_extract(r170:SI,0x3,0x8)
      REG_DEAD: r170:SI
deferring rescan insn with uid = 16.

Trying 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 139 [ tmppriority ])
    (zero_extract:SI (xor:SI (reg:SI 135 [ D.7622 ])
            (const_int 1792 [0x700]))
        (const_int 3 [0x3])
        (const_int 8 [0x8])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 139 [ tmppriority ])
    (zero_extract:SI (xor:SI (mem/s/v:SI (plus:SI (reg/f:SI 169)
                    (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
            (const_int 1792 [0x700]))
        (const_int 3 [0x3])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 170)
    (xor:SI (mem/s/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (const_int 1792 [0x700])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (reg/v:SI 139 [ tmppriority ])
    (zero_extract:SI (xor:SI (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
            (const_int 1792 [0x700]))
        (const_int 3 [0x3])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 170)
    (xor:SI (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (const_int 1792 [0x700])))

Trying 16 -> 18:
Failed to match this instruction:
(parallel [
        (set (reg:SI 174)
            (minus:SI (const_int 4 [0x4])
                (zero_extract:SI (reg:SI 170)
                    (const_int 3 [0x3])
                    (const_int 8 [0x8]))))
        (set (reg/v:SI 139 [ tmppriority ])
            (zero_extract:SI (reg:SI 170)
                (const_int 3 [0x3])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 174)
            (minus:SI (const_int 4 [0x4])
                (zero_extract:SI (reg:SI 170)
                    (const_int 3 [0x3])
                    (const_int 8 [0x8]))))
        (set (reg/v:SI 139 [ tmppriority ])
            (zero_extract:SI (reg:SI 170)
                (const_int 3 [0x3])
                (const_int 8 [0x8])))
    ])

Trying 13, 16 -> 18:
Failed to match this instruction:
(parallel [
        (set (reg:SI 174)
            (minus:SI (const_int 4 [0x4])
                (zero_extract:SI (xor:SI (reg:SI 135 [ D.7622 ])
                        (const_int 1792 [0x700]))
                    (const_int 3 [0x3])
                    (const_int 8 [0x8]))))
        (set (reg/v:SI 139 [ tmppriority ])
            (zero_extract:SI (xor:SI (reg:SI 135 [ D.7622 ])
                    (const_int 1792 [0x700]))
                (const_int 3 [0x3])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 174)
            (minus:SI (const_int 4 [0x4])
                (zero_extract:SI (xor:SI (reg:SI 135 [ D.7622 ])
                        (const_int 1792 [0x700]))
                    (const_int 3 [0x3])
                    (const_int 8 [0x8]))))
        (set (reg/v:SI 139 [ tmppriority ])
            (zero_extract:SI (xor:SI (reg:SI 135 [ D.7622 ])
                    (const_int 1792 [0x700]))
                (const_int 3 [0x3])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(set (reg/v:SI 139 [ tmppriority ])
    (zero_extract:SI (xor:SI (reg:SI 135 [ D.7622 ])
            (const_int 1792 [0x700]))
        (const_int 3 [0x3])
        (const_int 8 [0x8])))

Trying 18 -> 19:
Failed to match this instruction:
(set (reg:SI 175)
    (zero_extend:SI (subreg:QI (minus:SI (const_int 4 [0x4])
                (reg/v:SI 139 [ tmppriority ])) 0)))

Trying 16, 18 -> 19:
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (zero_extend:SI (subreg:QI (minus:SI (const_int 4 [0x4])
                        (zero_extract:SI (reg:SI 170)
                            (const_int 3 [0x3])
                            (const_int 8 [0x8]))) 0)))
        (set (reg/v:SI 139 [ tmppriority ])
            (zero_extract:SI (reg:SI 170)
                (const_int 3 [0x3])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (zero_extend:SI (subreg:QI (minus:SI (const_int 4 [0x4])
                        (zero_extract:SI (reg:SI 170)
                            (const_int 3 [0x3])
                            (const_int 8 [0x8]))) 0)))
        (set (reg/v:SI 139 [ tmppriority ])
            (zero_extract:SI (reg:SI 170)
                (const_int 3 [0x3])
                (const_int 8 [0x8])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 139 [ tmppriority ])
    (zero_extract:SI (reg:SI 170)
        (const_int 3 [0x3])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 175)
    (zero_extend:SI (subreg:QI (minus:SI (const_int 4 [0x4])
                (zero_extract:SI (reg:SI 170)
                    (const_int 3 [0x3])
                    (const_int 8 [0x8]))) 0)))

Trying 17 -> 20:
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 1 [0x1])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority+0 S1 A8]) 0)
        (reg:SI 175)))

Trying 19 -> 20:
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
        (zero_extend:SI (subreg:QI (reg:SI 174) 0))))

Trying 18, 19 -> 20:
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
        (zero_extend:SI (subreg:QI (minus:SI (const_int 4 [0x4])
                    (reg/v:SI 139 [ tmppriority ])) 0))))
Successfully matched this instruction:
(set (reg:SI 175)
    (minus:SI (const_int 4 [0x4])
        (reg/v:SI 139 [ tmppriority ])))
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
        (zero_extend:SI (subreg:QI (reg:SI 175) 0))))

Trying 19, 17 -> 20:
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 1 [0x1])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority+0 S1 A8]) 0)
        (zero_extend:SI (subreg:QI (reg:SI 174) 0))))
Successfully matched this instruction:
(set (reg:SI 175)
    (zero_extend:SI (subreg:QI (reg:SI 174) 0)))
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 1 [0x1])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority+0 S1 A8]) 0)
        (reg:SI 175)))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg/v:SI 148 [ tmppriority ])
    (zero_extend:SI (subreg:QI (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
                (reg:SI 175)) 0)))

Trying 17, 20 -> 21:
Failed to match this instruction:
(set (reg/v:SI 148 [ tmppriority ])
    (zero_extend:SI (subreg:QI (ashift:SI (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                            (const_int 1 [0x1])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority+0 S1 A8]) 0)
                (reg:SI 175)) 0)))
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 1 [0x1])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority+0 S1 A8]) 0)
        (reg:SI 175)))
Successfully matched this instruction:
(set (reg:SI 147 [ D.7632 ])
    (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                (const_int 1 [0x1])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority+0 S1 A8])))
Failed to match this instruction:
(set (reg/v:SI 148 [ tmppriority ])
    (zero_extend:SI (subreg:QI (ashift:SI (reg:SI 147 [ D.7632 ])
                (reg:SI 175)) 0)))

Trying 19, 20 -> 21:
Failed to match this instruction:
(set (reg/v:SI 148 [ tmppriority ])
    (zero_extend:SI (subreg:QI (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
                (zero_extend:SI (subreg:QI (reg:SI 174) 0))) 0)))
Failed to match this instruction:
(set (reg:SI 147 [ D.7632 ])
    (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
        (zero_extend:SI (subreg:QI (reg:SI 174) 0))))
Successfully matched this instruction:
(set (reg:SI 147 [ D.7632 ])
    (zero_extend:SI (subreg:QI (reg:SI 174) 0)))
Failed to match this instruction:
(set (reg/v:SI 148 [ tmppriority ])
    (zero_extend:SI (subreg:QI (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
                (reg:SI 147 [ D.7632 ])) 0)))

Trying 22 -> 23:
Failed to match this instruction:
(set (reg:SI 176)
    (ashiftrt:SI (const_int 15 [0xf])
        (reg/v:SI 139 [ tmppriority ])))

Trying 23 -> 27:
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 25 -> 27:
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (reg:SI 176)
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))

Trying 22, 23 -> 27:
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))
Failed to match this instruction:
(set (reg:SI 176)
    (ashiftrt:SI (const_int 15 [0xf])
        (reg/v:SI 139 [ tmppriority ])))

Trying 25, 23 -> 27:
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))
Successfully matched this instruction:
(set (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])
    (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8])))
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 22, 25, 23 -> 27:
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))
Successfully matched this instruction:
(set (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])
    (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8])))
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 23 -> 27:
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 27 -> 28:
Successfully matched this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (reg:SI 176)
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))
deferring deletion of insn with uid = 27.
modifying insn i3    28 r150:SI=r176:SI&r180:SI
      REG_DEAD: r176:SI
      REG_DEAD: r180:SI
deferring rescan insn with uid = 28.

Trying 25 -> 28:
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (reg:SI 176)
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))

Trying 23 -> 28:
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 22, 23 -> 28:
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))
Failed to match this instruction:
(set (reg:SI 176)
    (ashiftrt:SI (const_int 15 [0xf])
        (reg/v:SI 139 [ tmppriority ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))
Successfully matched this instruction:
(set (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])
    (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))
Successfully matched this instruction:
(set (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])
    (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 23 -> 28:
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 21 -> 29:
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0))
        (reg:SI 150 [ D.7634 ])))

Trying 28 -> 29:
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (and:SI (reg:SI 176)
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg/v:SI 148 [ tmppriority ])))

Trying 20, 21 -> 29:
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (zero_extend:SI (subreg:QI (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
                    (reg:SI 175)) 0))
        (reg:SI 150 [ D.7634 ])))
Successfully matched this instruction:
(set (reg/v:SI 148 [ tmppriority ])
    (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
        (reg:SI 175)))
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (zero_extend:SI (subreg:QI (reg/v:SI 148 [ tmppriority ]) 0))
        (reg:SI 150 [ D.7634 ])))

Trying 25, 28 -> 29:
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (and:SI (reg:SI 176)
            (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                        (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0))
        (reg/v:SI 148 [ tmppriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (reg:SI 176)
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))

Trying 23, 28 -> 29:
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (and:SI (ashiftrt:SI (reg:SI 177)
                (reg/v:SI 139 [ tmppriority ]))
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg/v:SI 148 [ tmppriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 28, 21 -> 29:
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (and:SI (reg:SI 176)
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0))))
Successfully matched this instruction:
(set (reg:SI 150 [ D.7634 ])
    (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0)))
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (and:SI (reg:SI 176)
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg:SI 150 [ D.7634 ])))

Trying 22, 23, 28 -> 29:
Failed to match this instruction:
(set (reg:SI 182)
    (ior:SI (and:SI (ashiftrt:SI (const_int 15 [0xf])
                (reg/v:SI 139 [ tmppriority ]))
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg/v:SI 148 [ tmppriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 29 -> 30:
Successfully matched this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (reg:SI 150 [ D.7634 ])
        (reg/v:SI 148 [ tmppriority ])))
deferring deletion of insn with uid = 29.
modifying insn i3    30 r151:SI=r150:SI|r148:SI
      REG_DEAD: r148:SI
      REG_DEAD: r150:SI
deferring rescan insn with uid = 30.

Trying 28 -> 30:
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (and:SI (reg:SI 176)
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg/v:SI 148 [ tmppriority ])))

Trying 21 -> 30:
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0))
        (reg:SI 150 [ D.7634 ])))

Trying 25, 28 -> 30:
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (and:SI (reg:SI 176)
            (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                        (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0))
        (reg/v:SI 148 [ tmppriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (reg:SI 176)
        (subreg:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]) 0)))

Trying 23, 28 -> 30:
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (and:SI (ashiftrt:SI (reg:SI 177)
                (reg/v:SI 139 [ tmppriority ]))
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg/v:SI 148 [ tmppriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 20, 21 -> 30:
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (zero_extend:SI (subreg:QI (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
                    (reg:SI 175)) 0))
        (reg:SI 150 [ D.7634 ])))
Successfully matched this instruction:
(set (reg/v:SI 148 [ tmppriority ])
    (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
        (reg:SI 175)))
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (zero_extend:SI (subreg:QI (reg/v:SI 148 [ tmppriority ]) 0))
        (reg:SI 150 [ D.7634 ])))

Trying 21, 28 -> 30:
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (and:SI (reg:SI 176)
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0))))
Successfully matched this instruction:
(set (reg:SI 150 [ D.7634 ])
    (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0)))
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (and:SI (reg:SI 176)
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg:SI 150 [ D.7634 ])))

Trying 22, 23, 28 -> 30:
Failed to match this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (ior:SI (and:SI (ashiftrt:SI (const_int 15 [0xf])
                (reg/v:SI 139 [ tmppriority ]))
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
        (reg/v:SI 148 [ tmppriority ])))
Failed to match this instruction:
(set (reg:SI 150 [ D.7634 ])
    (and:SI (ashiftrt:SI (const_int 15 [0xf])
            (reg/v:SI 139 [ tmppriority ]))
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))

Trying 30 -> 31:
Failed to match this instruction:
(set (reg:SI 183)
    (ashift:SI (ior:SI (reg:SI 150 [ D.7634 ])
            (reg/v:SI 148 [ tmppriority ]))
        (const_int 4 [0x4])))

Trying 28, 30 -> 31:
Failed to match this instruction:
(set (reg:SI 183)
    (ashift:SI (ior:SI (and:SI (reg:SI 176)
                (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))
            (reg/v:SI 148 [ tmppriority ]))
        (const_int 4 [0x4])))
Successfully matched this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (and:SI (reg:SI 176)
        (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])))
Failed to match this instruction:
(set (reg:SI 183)
    (ashift:SI (ior:SI (reg/v:SI 151 [ tmppriority ])
            (reg/v:SI 148 [ tmppriority ]))
        (const_int 4 [0x4])))

Trying 21, 30 -> 31:
Failed to match this instruction:
(set (reg:SI 183)
    (ashift:SI (ior:SI (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0))
            (reg:SI 150 [ D.7634 ]))
        (const_int 4 [0x4])))
Successfully matched this instruction:
(set (reg/v:SI 151 [ tmppriority ])
    (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0)))
Failed to match this instruction:
(set (reg:SI 183)
    (ashift:SI (ior:SI (reg/v:SI 151 [ tmppriority ])
            (reg:SI 150 [ D.7634 ]))
        (const_int 4 [0x4])))

Trying 31 -> 32:
Failed to match this instruction:
(set (reg/v:SI 152 [ tmppriority ])
    (and:SI (ashift:SI (reg/v:SI 151 [ tmppriority ])
            (const_int 4 [0x4]))
        (const_int 240 [0xf0])))

Trying 30, 31 -> 32:
Failed to match this instruction:
(set (reg/v:SI 152 [ tmppriority ])
    (and:SI (ashift:SI (ior:SI (reg:SI 150 [ D.7634 ])
                (reg/v:SI 148 [ tmppriority ]))
            (const_int 4 [0x4]))
        (const_int 240 [0xf0])))
Successfully matched this instruction:
(set (reg:SI 183)
    (ior:SI (reg:SI 150 [ D.7634 ])
        (reg/v:SI 148 [ tmppriority ])))
Failed to match this instruction:
(set (reg/v:SI 152 [ tmppriority ])
    (and:SI (ashift:SI (reg:SI 183)
            (const_int 4 [0x4]))
        (const_int 240 [0xf0])))

Trying 33 -> 36:
Failed to match this instruction:
(set (reg/f:SI 185)
    (plus:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
        (const_int -536813312 [0xffffffffe000e100])))

Trying 32 -> 38:
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg/f:SI 185)
            (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (reg:SI 183) 0))

Trying 36 -> 38:
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg:SI 154 [ D.7637 ])
            (const_int -536812544 [0xffffffffe000e400])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (reg/v:SI 152 [ tmppriority ]) 0))

Trying 31, 32 -> 38:
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg/f:SI 185)
            (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (ashift:SI (reg/v:SI 151 [ tmppriority ])
            (const_int 4 [0x4])) 0))
Successfully matched this instruction:
(set (reg/v:SI 152 [ tmppriority ])
    (ashift:SI (reg/v:SI 151 [ tmppriority ])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg/f:SI 185)
            (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (reg/v:SI 152 [ tmppriority ]) 0))

Trying 33, 36 -> 38:
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
            (const_int -536812544 [0xffffffffe000e400])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (reg/v:SI 152 [ tmppriority ]) 0))

Trying 36, 32 -> 38:
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg:SI 154 [ D.7637 ])
            (const_int -536812544 [0xffffffffe000e400])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (reg:SI 183) 0))

Trying 31, 36, 32 -> 38:
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg:SI 154 [ D.7637 ])
            (const_int -536812544 [0xffffffffe000e400])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (ashift:SI (reg/v:SI 151 [ tmppriority ])
            (const_int 4 [0x4])) 0))
Successfully matched this instruction:
(set (reg/f:SI 185)
    (ashift:SI (reg/v:SI 151 [ tmppriority ])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg:SI 154 [ D.7637 ])
            (const_int -536812544 [0xffffffffe000e400])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (reg/f:SI 185) 0))

Trying 36 -> 38:
Failed to match this instruction:
(set (mem/s/v/j:QI (plus:SI (reg:SI 154 [ D.7637 ])
            (const_int -536812544 [0xffffffffe000e400])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
    (subreg:QI (reg/v:SI 152 [ tmppriority ]) 0))

Trying 39 -> 40:
Failed to match this instruction:
(parallel [
        (set (reg:SI 187)
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 155 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 187)
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 155 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])

Trying 40 -> 41:
Successfully matched this instruction:
(set (reg:SI 157 [ D.7639 ])
    (lshiftrt:SI (reg:SI 155 [ D.7636 ])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 40.
modifying insn i3    41 r157:SI=r155:SI 0>>0x5
deferring rescan insn with uid = 41.

Trying 39 -> 41:
Failed to match this instruction:
(parallel [
        (set (reg:SI 157 [ D.7639 ])
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 155 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157 [ D.7639 ])
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 155 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])

Trying 42 -> 44:
Failed to match this instruction:
(set (reg:SI 160 [ D.7641 ])
    (ashift:SI (reg:SI 189)
        (and:SI (reg:SI 155 [ D.7636 ])
            (const_int 31 [0x1f]))))

Trying 43 -> 44:
Failed to match this instruction:
(set (reg:SI 160 [ D.7641 ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 188)))

Trying 43, 42 -> 44:
Failed to match this instruction:
(set (reg:SI 160 [ D.7641 ])
    (ashift:SI (const_int 1 [0x1])
        (and:SI (reg:SI 155 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 189)
    (and:SI (reg:SI 155 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 160 [ D.7641 ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 189)))

Trying 35 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (reg:SI 160 [ D.7641 ]))

Trying 41 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
                    (const_int 3 [0x3]))
                (const_int 28 [0x1c]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (reg:SI 160 [ D.7641 ]))

Trying 44 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (reg:SI 188)))

Trying 39, 41 -> 47:

Trying 42, 44 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (and:SI (reg:SI 155 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 160 [ D.7641 ])
    (and:SI (reg:SI 155 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (reg:SI 160 [ D.7641 ])))

Trying 43, 44 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 188)))
Successfully matched this instruction:
(set (reg:SI 160 [ D.7641 ])
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 160 [ D.7641 ])
        (reg:SI 188)))

Trying 41, 35 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
                    (const_int 3 [0x3]))
                (const_int 28 [0x1c]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (reg:SI 160 [ D.7641 ]))
Failed to match this instruction:
(set (reg:SI 157 [ D.7639 ])
    (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
            (const_int 3 [0x3]))
        (const_int 28 [0x1c])))

Trying 44, 35 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (reg:SI 188)))
Successfully matched this instruction:
(set (reg:SI 160 [ D.7641 ])
    (ashift:SI (reg:SI 157 [ D.7639 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg:SI 160 [ D.7641 ])
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (reg:SI 188)))

Trying 44, 41 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
                    (const_int 3 [0x3]))
                (const_int 28 [0x1c]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (reg:SI 188)))
Failed to match this instruction:
(set (reg:SI 160 [ D.7641 ])
    (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
            (const_int 3 [0x3]))
        (const_int 28 [0x1c])))

Trying 39, 41, 35 -> 47:

Trying 42, 44, 35 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (and:SI (reg:SI 155 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 160 [ D.7641 ])
    (and:SI (reg:SI 155 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (reg:SI 160 [ D.7641 ])))

Trying 43, 44, 35 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 188)))
Successfully matched this instruction:
(set (reg:SI 160 [ D.7641 ])
    (ashift:SI (reg:SI 157 [ D.7639 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg:SI 160 [ D.7641 ])
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 188)))

Trying 42, 44, 41 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
                    (const_int 3 [0x3]))
                (const_int 28 [0x1c]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (and:SI (reg:SI 155 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 160 [ D.7641 ])
    (and:SI (reg:SI 155 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
                    (const_int 3 [0x3]))
                (const_int 28 [0x1c]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (reg:SI 189)
        (reg:SI 160 [ D.7641 ])))

Trying 43, 44, 41 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
                    (const_int 3 [0x3]))
                (const_int 28 [0x1c]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 188)))
Failed to match this instruction:
(set (reg:SI 160 [ D.7641 ])
    (and:SI (lshiftrt:SI (reg:SI 155 [ D.7636 ])
            (const_int 3 [0x3]))
        (const_int 28 [0x1c])))

Trying 43, 42, 44 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (and:SI (reg:SI 155 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 160 [ D.7641 ])
    (and:SI (reg:SI 155 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 160 [ D.7641 ])))

Trying 44 -> 47:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                (const_int 4 [0x4]))
            (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 188)))

Trying 52 -> 53:
Failed to match this instruction:
(parallel [
        (set (reg:SI 191)
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 161 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 191)
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 161 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])

Trying 53 -> 54:
Successfully matched this instruction:
(set (reg:SI 163 [ D.7639 ])
    (lshiftrt:SI (reg:SI 161 [ D.7636 ])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 53.
modifying insn i3    54 r163:SI=r161:SI 0>>0x5
deferring rescan insn with uid = 54.

Trying 52 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:SI 163 [ D.7639 ])
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 161 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 163 [ D.7639 ])
            (lshiftrt:SI (subreg:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]) 0)
                (const_int 5 [0x5])))
        (set (reg:SI 161 [ D.7636 ])
            (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8])))
    ])

Trying 55 -> 57:
Failed to match this instruction:
(set (reg:SI 166 [ D.7641 ])
    (ashift:SI (reg:SI 193)
        (and:SI (reg:SI 161 [ D.7636 ])
            (const_int 31 [0x1f]))))

Trying 56 -> 57:
Failed to match this instruction:
(set (reg:SI 166 [ D.7641 ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 192)))

Trying 56, 55 -> 57:
Failed to match this instruction:
(set (reg:SI 166 [ D.7641 ])
    (ashift:SI (const_int 1 [0x1])
        (and:SI (reg:SI 161 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 193)
    (and:SI (reg:SI 161 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 166 [ D.7641 ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 193)))

Trying 54 -> 60:
Failed to match this instruction:
(set (reg:SI 195)
    (plus:SI (lshiftrt:SI (reg:SI 161 [ D.7636 ])
            (const_int 5 [0x5]))
        (const_int 32 [0x20])))

Trying 52, 54 -> 60:

Trying 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg:SI 192)))

Trying 59 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (reg:SI 166 [ D.7641 ]))

Trying 60 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 194))
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (reg:SI 166 [ D.7641 ]))

Trying 55, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (and:SI (reg:SI 161 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 166 [ D.7641 ])
    (and:SI (reg:SI 161 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg:SI 166 [ D.7641 ])))

Trying 56, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 192)))
Successfully matched this instruction:
(set (reg:SI 166 [ D.7641 ])
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 166 [ D.7641 ])
        (reg:SI 192)))

Trying 54, 60 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 161 [ D.7636 ])
                        (const_int 3 [0x3]))
                    (const_int 28 [0x1c]))
                (reg/f:SI 194))
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (reg:SI 166 [ D.7641 ]))
Failed to match this instruction:
(set (reg:SI 195)
    (plus:SI (and:SI (lshiftrt:SI (reg:SI 161 [ D.7636 ])
                (const_int 3 [0x3]))
            (const_int 28 [0x1c]))
        (reg/f:SI 194)))

Trying 59, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg:SI 192)))

Trying 60, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 194))
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg:SI 192)))
Successfully matched this instruction:
(set (reg:SI 195)
    (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
            (const_int 4 [0x4]))
        (reg/f:SI 194)))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg:SI 195)
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg:SI 192)))

Trying 60, 59 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
                (const_int 4 [0x4]))
            (const_int -536813184 [0xffffffffe000e180])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (reg:SI 166 [ D.7641 ]))
Successfully matched this instruction:
(set (reg:SI 195)
    (ashift:SI (reg:SI 163 [ D.7639 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg:SI 195)
            (const_int -536813184 [0xffffffffe000e180])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (reg:SI 166 [ D.7641 ]))

Trying 56, 55, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (and:SI (reg:SI 161 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 166 [ D.7641 ])
    (and:SI (reg:SI 161 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 166 [ D.7641 ])))

Trying 55, 59, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (and:SI (reg:SI 161 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg/f:SI 194)
    (and:SI (reg:SI 161 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg/f:SI 194)))

Trying 56, 59, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (const_int -536813312 [0xffffffffe000e100])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 192)))

Trying 55, 60, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 194))
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (and:SI (reg:SI 161 [ D.7636 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 195)
    (and:SI (reg:SI 161 [ D.7636 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 194))
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg:SI 195)))

Trying 56, 60, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 194))
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 192)))
Successfully matched this instruction:
(set (reg:SI 195)
    (plus:SI (mult:SI (reg:SI 163 [ D.7639 ])
            (const_int 4 [0x4]))
        (reg/f:SI 194)))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg:SI 195)
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 192)))

Trying 54, 60, 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 161 [ D.7636 ])
                        (const_int 3 [0x3]))
                    (const_int 28 [0x1c]))
                (reg/f:SI 194))
            (const_int 128 [0x80])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (reg:SI 193)
        (reg:SI 192)))
Failed to match this instruction:
(set (reg:SI 195)
    (plus:SI (and:SI (lshiftrt:SI (reg:SI 161 [ D.7636 ])
                (const_int 3 [0x3]))
            (const_int 28 [0x1c]))
        (reg/f:SI 194)))

Trying 54, 60, 59 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 161 [ D.7636 ])
                    (const_int 3 [0x3]))
                (const_int 28 [0x1c]))
            (const_int -536813184 [0xffffffffe000e180])) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (reg:SI 166 [ D.7641 ]))
Failed to match this instruction:
(set (reg:SI 195)
    (and:SI (lshiftrt:SI (reg:SI 161 [ D.7636 ])
            (const_int 3 [0x3]))
        (const_int 28 [0x1c])))

Trying 52, 54, 60 -> 61:

Trying 57 -> 61:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                (const_int 4 [0x4]))
            (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 192)))


NVIC_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r135={1d,1u} r139={1d,2u,1e} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u,1e} r155={1d,2u} r157={1d,1u} r160={1d,1u} r161={1d,2u} r163={1d,1u} r166={1d,1u} r167={1d,6u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u,1e} r189={1d,1u} r191={1d,1u} r192={1d,1u,1e} r193={1d,1u} r194={1d,1u} r195={1d,1u} 
;;    total ref usage 122{49d,69u,4e} in 37{37 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 167 168
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 167 168
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 167 [ NVIC_InitStruct ])
        (reg:SI 0 r0 [ NVIC_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:137 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NVIC_InitStruct ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 168 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 3 [0x3])) [5 NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:145 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(note 7 6 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 168 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd ])
                        (const_int 0 [0]))
                    (label_ref 50)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:145 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 168 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelCmd ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 50)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 135 139 147 148 150 151 152 154 155 157 160 169 170 171 172 173 174 175 176 177 180 181 182 183 184 185 187 188 189
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  gen 	 135 139 147 148 150 151 152 154 155 157 160 169 170 171 172 173 174 175 176 177 180 181 182 183 184 185 187 188 189
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 169)
        (const_int -536810240 [0xffffffffe000ed00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:148 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 135 [ D.7622 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:148 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_EQUAL (mem/s/v:SI (const_int -536810228 [0xffffffffe000ed0c]) [3 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
            (nil))))

(insn 13 12 14 3 (set (reg:SI 170)
        (not:SI (reg:SI 135 [ D.7622 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:148 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7622 ])
        (nil)))

(note 14 13 15 3 NOTE_INSN_DELETED)

(note 15 14 16 3 NOTE_INSN_DELETED)

(insn 16 15 17 3 (set (reg/v:SI 139 [ tmppriority ])
        (zero_extract:SI (reg:SI 170)
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:148 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 17 16 18 3 (set (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 1 [0x1])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:152 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 18 17 19 3 (set (reg:SI 174)
        (minus:SI (const_int 4 [0x4])
            (reg/v:SI 139 [ tmppriority ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:149 29 {*arm_subsi3_insn}
     (nil))

(insn 19 18 20 3 (set (reg:SI 175)
        (zero_extend:SI (subreg:QI (reg:SI 174) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:152 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 20 19 21 3 (set (reg:SI 147 [ D.7632 ])
        (ashift:SI (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
            (reg:SI 175))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:152 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg:SI 173 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelPreemptionPriority ])
            (nil))))

(insn 21 20 22 3 (set (reg/v:SI 148 [ tmppriority ])
        (zero_extend:SI (subreg:QI (reg:SI 147 [ D.7632 ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:152 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147 [ D.7632 ])
        (nil)))

(insn 22 21 23 3 (set (reg:SI 177)
        (const_int 15 [0xf])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:150 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 25 3 (set (reg:SI 176)
        (ashiftrt:SI (reg:SI 177)
            (reg/v:SI 139 [ tmppriority ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:150 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg/v:SI 139 [ tmppriority ])
            (expr_list:REG_EQUAL (ashiftrt:SI (const_int 15 [0xf])
                    (reg/v:SI 139 [ tmppriority ]))
                (nil)))))

(insn 25 23 27 3 (set (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 167 [ NVIC_InitStruct ])
                    (const_int 2 [0x2])) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:153 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(note 27 25 28 3 NOTE_INSN_DELETED)

(insn 28 27 29 3 (set (reg:SI 150 [ D.7634 ])
        (and:SI (reg:SI 176)
            (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:153 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 180 [ NVIC_InitStruct_4(D)->NVIC_IRQChannelSubPriority ])
            (nil))))

(note 29 28 30 3 NOTE_INSN_DELETED)

(insn 30 29 31 3 (set (reg/v:SI 151 [ tmppriority ])
        (ior:SI (reg:SI 150 [ D.7634 ])
            (reg/v:SI 148 [ tmppriority ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:153 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 148 [ tmppriority ])
        (expr_list:REG_DEAD (reg:SI 150 [ D.7634 ])
            (nil))))

(insn 31 30 32 3 (set (reg:SI 183)
        (ashift:SI (reg/v:SI 151 [ tmppriority ])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:155 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 151 [ tmppriority ])
        (nil)))

(insn 32 31 33 3 (set (reg/v:SI 152 [ tmppriority ])
        (zero_extend:SI (subreg:QI (reg:SI 183) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:155 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 33 32 35 3 (set (reg:SI 154 [ D.7637 ])
        (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:157 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 35 33 36 3 (set (reg/f:SI 184)
        (const_int -536813312 [0xffffffffe000e100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:157 709 {*thumb2_movsi_insn}
     (nil))

(insn 36 35 38 3 (set (reg/f:SI 185)
        (plus:SI (reg:SI 154 [ D.7637 ])
            (const_int -536813312 [0xffffffffe000e100]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:157 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 154 [ D.7637 ])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 154 [ D.7637 ])
                (const_int -536813312 [0xffffffffe000e100]))
            (nil))))

(insn 38 36 39 3 (set (mem/s/v/j:QI (plus:SI (reg/f:SI 185)
                (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP S1 A8])
        (subreg/s/u:QI (reg/v:SI 152 [ tmppriority ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:157 187 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg/v:SI 152 [ tmppriority ])
            (nil))))

(insn 39 38 40 3 (set (reg:SI 155 [ D.7636 ])
        (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:160 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 167 [ NVIC_InitStruct ])
        (nil)))

(note 40 39 41 3 NOTE_INSN_DELETED)

(insn 41 40 42 3 (set (reg:SI 157 [ D.7639 ])
        (lshiftrt:SI (reg:SI 155 [ D.7636 ])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:160 119 {*arm_shiftsi3}
     (nil))

(insn 42 41 43 3 (set (reg:SI 188)
        (and:SI (reg:SI 155 [ D.7636 ])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:161 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ D.7636 ])
        (nil)))

(insn 43 42 44 3 (set (reg:SI 189)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:161 709 {*thumb2_movsi_insn}
     (nil))

(insn 44 43 47 3 (set (reg:SI 160 [ D.7641 ])
        (ashift:SI (reg:SI 189)
            (reg:SI 188))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:161 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_DEAD (reg:SI 188)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 188))
                (nil)))))

(insn 47 44 50 3 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 157 [ D.7639 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 184)) [3 MEM[(struct NVIC_Type *)3758153984B].ISER S4 A32])
        (reg:SI 160 [ D.7641 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:160 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_DEAD (reg:SI 160 [ D.7641 ])
            (expr_list:REG_DEAD (reg:SI 157 [ D.7639 ])
                (nil)))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u50(7){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 161 163 166 191 192 193 194 195
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  gen 	 161 163 166 191 192 193 194 195
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 50 47 51 4 3 "" [1 uses])

(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 4 (set (reg:SI 161 [ D.7636 ])
        (zero_extend:SI (mem/s:QI (reg/v/f:SI 167 [ NVIC_InitStruct ]) [0 NVIC_InitStruct_4(D)->NVIC_IRQChannel+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:166 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 167 [ NVIC_InitStruct ])
        (nil)))

(note 53 52 54 4 NOTE_INSN_DELETED)

(insn 54 53 55 4 (set (reg:SI 163 [ D.7639 ])
        (lshiftrt:SI (reg:SI 161 [ D.7636 ])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:166 119 {*arm_shiftsi3}
     (nil))

(insn 55 54 56 4 (set (reg:SI 192)
        (and:SI (reg:SI 161 [ D.7636 ])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:167 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ D.7636 ])
        (nil)))

(insn 56 55 57 4 (set (reg:SI 193)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:167 709 {*thumb2_movsi_insn}
     (nil))

(insn 57 56 59 4 (set (reg:SI 166 [ D.7641 ])
        (ashift:SI (reg:SI 193)
            (reg:SI 192))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:167 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 192)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 192))
                (nil)))))

(insn 59 57 60 4 (set (reg/f:SI 194)
        (const_int -536813312 [0xffffffffe000e100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:166 709 {*thumb2_movsi_insn}
     (nil))

(insn 60 59 61 4 (set (reg:SI 195)
        (plus:SI (reg:SI 163 [ D.7639 ])
            (const_int 32 [0x20]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:166 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 163 [ D.7639 ])
        (nil)))

(insn 61 60 64 4 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 195)
                    (const_int 4 [0x4]))
                (reg/f:SI 194)) [3 MEM[(struct NVIC_Type *)3758153984B].ICER S4 A32])
        (reg:SI 166 [ D.7641 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:166 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_DEAD (reg/f:SI 194)
            (expr_list:REG_DEAD (reg:SI 166 [ D.7641 ])
                (nil)))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u65(7){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 64 61 65 5 2 "" [0 uses])

(note 65 64 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 14.
deleting insn with uid = 15.
deleting insn with uid = 27.
deleting insn with uid = 29.
deleting insn with uid = 40.
deleting insn with uid = 53.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 54.
deleting insn with uid = 54.
ending the processing of deferred insns

;; Function NVIC_SetVectorTable (NVIC_SetVectorTable)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 11: 12
insn_cost 12: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:SI 139)
    (and:SI (reg:SI 1 r1 [ Offset ])
        (const_int 536870911 [0x1fffffff])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 r139:SI=r1:SI&0x1fffffff
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (reg:SI 138)
    (and:SI (reg:SI 1 r1 [ Offset ])
        (const_int 536870784 [0x1fffff80])))
rejecting combination of insns 7 and 8
original costs 4 + 4 = 8
replacement cost 12

Trying 2 -> 9:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7617 ])
    (ior:SI (reg:SI 138)
        (reg:SI 0 r0 [ NVIC_VectTab ])))
deferring deletion of insn with uid = 2.
modifying insn i3     9 r135:SI=r138:SI|r0:SI
      REG_DEAD: r0:SI
      REG_DEAD: r138:SI
deferring rescan insn with uid = 9.

Trying 8 -> 9:
Failed to match this instruction:
(set (reg:SI 135 [ D.7617 ])
    (ior:SI (and:SI (reg:SI 139)
            (const_int 536870784 [0x1fffff80]))
        (reg:SI 0 r0 [ NVIC_VectTab ])))

Trying 7, 8 -> 9:
Failed to match this instruction:
(set (reg:SI 135 [ D.7617 ])
    (ior:SI (and:SI (reg:SI 1 r1 [ Offset ])
            (const_int 536870784 [0x1fffff80]))
        (reg:SI 0 r0 [ NVIC_VectTab ])))
Successfully matched this instruction:
(set (reg:SI 138)
    (and:SI (reg:SI 1 r1 [ Offset ])
        (const_int 536870784 [0x1fffff80])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7617 ])
    (ior:SI (reg:SI 138)
        (reg:SI 0 r0 [ NVIC_VectTab ])))
rejecting combination of insns 7, 8 and 9
original costs 4 + 4 + 4 = 12
replacement costs 12 + 4 = 16

Trying 9 -> 12:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 8 [0x8])) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (reg:SI 138)
        (reg:SI 0 r0 [ NVIC_VectTab ])))

Trying 11 -> 12:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810232 [0xffffffffe000ed08]) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (reg:SI 135 [ D.7617 ]))

Trying 8, 9 -> 12:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 8 [0x8])) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (and:SI (reg:SI 139)
            (const_int 536870784 [0x1fffff80]))
        (reg:SI 0 r0 [ NVIC_VectTab ])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7617 ])
    (and:SI (reg:SI 139)
        (const_int 536870784 [0x1fffff80])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 8 [0x8])) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (reg:SI 135 [ D.7617 ])
        (reg:SI 0 r0 [ NVIC_VectTab ])))

Trying 11, 9 -> 12:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810232 [0xffffffffe000ed08]) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (reg:SI 138)
        (reg:SI 0 r0 [ NVIC_VectTab ])))

Trying 7, 8, 9 -> 12:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 8 [0x8])) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (and:SI (reg:SI 1 r1 [ Offset ])
            (const_int 536870784 [0x1fffff80]))
        (reg:SI 0 r0 [ NVIC_VectTab ])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7617 ])
    (and:SI (reg:SI 1 r1 [ Offset ])
        (const_int 536870784 [0x1fffff80])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 141)
            (const_int 8 [0x8])) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (reg:SI 135 [ D.7617 ])
        (reg:SI 0 r0 [ NVIC_VectTab ])))

Trying 8, 11, 9 -> 12:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810232 [0xffffffffe000ed08]) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (and:SI (reg:SI 139)
            (const_int 536870784 [0x1fffff80]))
        (reg:SI 0 r0 [ NVIC_VectTab ])))
Successfully matched this instruction:
(set (reg/f:SI 141)
    (and:SI (reg:SI 139)
        (const_int 536870784 [0x1fffff80])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810232 [0xffffffffe000ed08]) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
    (ior:SI (reg/f:SI 141)
        (reg:SI 0 r0 [ NVIC_VectTab ])))


NVIC_SetVectorTable

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u,1e} r138={1d,1u} r139={1d,1u} r141={1d,1u} 
;;    total ref usage 32{15d,16u,1e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 139 141
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 139 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 5 3 2 NOTE_INSN_DELETED)

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 139)
        (and:SI (reg:SI 1 r1 [ Offset ])
            (const_int 536870911 [0x1fffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:186 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Offset ])
        (nil)))

(insn 8 7 9 2 (set (reg:SI 138)
        (and:SI (reg:SI 139)
            (const_int -128 [0xffffffffffffff80]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:186 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 137 [ Offset ])
                (const_int 536870784 [0x1fffff80]))
            (nil))))

(insn 9 8 11 2 (set (reg:SI 135 [ D.7617 ])
        (ior:SI (reg:SI 138)
            (reg:SI 0 r0 [ NVIC_VectTab ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:186 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ NVIC_VectTab ])
        (expr_list:REG_DEAD (reg:SI 138)
            (nil))))

(insn 11 9 12 2 (set (reg/f:SI 141)
        (const_int -536810240 [0xffffffffe000ed00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:186 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 0 2 (set (mem/s/v:SI (plus:SI (reg/f:SI 141)
                (const_int 8 [0x8])) [3 MEM[(struct SCB_Type *)3758157056B].VTOR+0 S4 A32])
        (reg:SI 135 [ D.7617 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:186 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7617 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 3.
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 9.
deleting insn with uid = 9.
ending the processing of deferred insns

;; Function NVIC_SystemLPConfig (NVIC_SystemLPConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 11: 12
insn_cost 12: 12
insn_cost 13: 4
insn_cost 16: 4
insn_cost 22: 12
insn_cost 23: 12
insn_cost 24: 4
insn_cost 25: 4
insn_cost 28: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7608 ])
            (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7608 ])
            (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32]))
        (set (reg/f:SI 143)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 136 [ D.7610 ])
    (ior:SI (reg/v:SI 141 [ LowPowerMode ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7610 ])
            (ior:SI (reg/v:SI 141 [ LowPowerMode ])
                (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7610 ])
            (ior:SI (reg/v:SI 141 [ LowPowerMode ])
                (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))
        (set (reg/f:SI 143)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 143)
    (const_int -536810240 [0xffffffffe000ed00]))
Failed to match this instruction:
(set (reg:SI 136 [ D.7610 ])
    (ior:SI (reg/v:SI 141 [ LowPowerMode ])
        (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (ior:SI (reg/v:SI 141 [ LowPowerMode ])
        (reg:SI 134 [ D.7608 ])))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 143)
            (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (ior:SI (reg/v:SI 141 [ LowPowerMode ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 11, 12, 13 -> 16:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (ior:SI (reg/v:SI 141 [ LowPowerMode ])
        (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.7612 ])
            (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32]))
        (set (reg/f:SI 145)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.7612 ])
            (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32]))
        (set (reg/f:SI 145)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 140 [ D.7614 ])
    (and:SI (reg:SI 146)
        (mem/s/v:SI (plus:SI (reg/f:SI 145)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 140 [ D.7614 ])
    (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
        (reg:SI 137 [ D.7612 ])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r140:SI=!r141:SI&r137:SI
      REG_DEAD: r141:SI
      REG_DEAD: r137:SI
deferring rescan insn with uid = 25.

Trying 23 -> 25:
Failed to match this instruction:
(set (reg:SI 140 [ D.7614 ])
    (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 145)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 22, 23 -> 25:
Failed to match this instruction:
(parallel [
        (set (reg:SI 140 [ D.7614 ])
            (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
                (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))
        (set (reg/f:SI 145)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 140 [ D.7614 ])
            (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
                (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))
        (set (reg/f:SI 145)
            (const_int -536810240 [0xffffffffe000ed00]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 145)
    (const_int -536810240 [0xffffffffe000ed00]))
Failed to match this instruction:
(set (reg:SI 140 [ D.7614 ])
    (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
        (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 145)
            (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
        (reg:SI 137 [ D.7612 ])))

Trying 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 145)
            (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
        (mem/s/v:SI (plus:SI (reg/f:SI 145)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 140 [ D.7614 ])
    (not:SI (reg/v:SI 141 [ LowPowerMode ])))
Failed to match this instruction:
(set (mem/s/v:SI (plus:SI (reg/f:SI 145)
            (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (and:SI (reg:SI 140 [ D.7614 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 145)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))

Trying 22, 23, 25 -> 28:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
        (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 140 [ D.7614 ])
    (not:SI (reg/v:SI 141 [ LowPowerMode ])))
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
    (and:SI (reg:SI 140 [ D.7614 ])
        (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])))


NVIC_SystemLPConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,2u} r145={1d,2u} r146={1d,1u} 
;;    total ref usage 54{19d,35u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 142
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v:SI 141 [ LowPowerMode ])
        (reg:SI 0 r0 [ LowPowerMode ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:200 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ LowPowerMode ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:205 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 134 136 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  gen 	 134 136 143
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 (set (reg/f:SI 143)
        (const_int -536810240 [0xffffffffe000ed00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:207 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7608 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:207 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
        (nil)))

(insn 13 12 16 3 (set (reg:SI 136 [ D.7610 ])
        (ior:SI (reg/v:SI 141 [ LowPowerMode ])
            (reg:SI 134 [ D.7608 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:207 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 141 [ LowPowerMode ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7608 ])
            (nil))))

(insn 16 13 19 3 (set (mem/s/v:SI (plus:SI (reg/f:SI 143)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
        (reg:SI 136 [ D.7610 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:207 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 136 [ D.7610 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 137 140 145 146
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  gen 	 137 140 145 146
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 9 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 20 23 4 (set (reg/f:SI 145)
        (const_int -536810240 [0xffffffffe000ed00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:211 709 {*thumb2_movsi_insn}
     (nil))

(insn 23 22 24 4 (set (reg:SI 137 [ D.7612 ])
        (mem/s/v:SI (plus:SI (reg/f:SI 145)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:211 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int -536810224 [0xffffffffe000ed10]) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
        (nil)))

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 28 4 (set (reg:SI 140 [ D.7614 ])
        (and:SI (not:SI (reg/v:SI 141 [ LowPowerMode ]))
            (reg:SI 137 [ D.7612 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:211 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 141 [ LowPowerMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7612 ])
            (nil))))

(insn 28 25 31 4 (set (mem/s/v:SI (plus:SI (reg/f:SI 145)
                (const_int 16 [0x10])) [3 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A32])
        (reg:SI 140 [ D.7614 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:211 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_DEAD (reg:SI 140 [ D.7614 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 8 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function SysTick_CLKSourceConfig (SysTick_CLKSourceConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 0
insn_cost 10: 12
insn_cost 11: 12
insn_cost 12: 4
insn_cost 15: 4
insn_cost 21: 12
insn_cost 22: 12
insn_cost 23: 4
insn_cost 26: 4

Trying 2 -> 6:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0 [ SysTick_CLKSource ])
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 2.
modifying insn i3     6 cc:CC=cmp(r0:SI,0x4)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 6.

Trying 6 -> 7:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0 [ SysTick_CLKSource ])
            (const_int 4 [0x4]))
        (label_ref 18)
        (pc)))

Trying 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7600 ])
            (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32]))
        (set (reg/f:SI 139)
            (const_int -536813552 [0xffffffffe000e010]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7600 ])
            (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32]))
        (set (reg/f:SI 139)
            (const_int -536813552 [0xffffffffe000e010]))
    ])

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 135 [ D.7601 ])
    (ior:SI (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int 4 [0x4])))

Trying 10, 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7601 ])
            (ior:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
                (const_int 4 [0x4])))
        (set (reg/f:SI 139)
            (const_int -536813552 [0xffffffffe000e010]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.7601 ])
            (ior:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
                (const_int 4 [0x4])))
        (set (reg/f:SI 139)
            (const_int -536813552 [0xffffffffe000e010]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139)
    (const_int -536813552 [0xffffffffe000e010]))
Failed to match this instruction:
(set (reg:SI 135 [ D.7601 ])
    (ior:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int 4 [0x4])))

Trying 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (ior:SI (reg:SI 134 [ D.7600 ])
        (const_int 4 [0x4])))

Trying 11, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (ior:SI (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int 4 [0x4])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7601 ])
    (const_int 4 [0x4]))
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (ior:SI (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (reg:SI 135 [ D.7601 ])))

Trying 10, 11, 12 -> 15:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (ior:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int 4 [0x4])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7601 ])
    (const_int 4 [0x4]))
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (ior:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (reg:SI 135 [ D.7601 ])))

Trying 21 -> 22:
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7603 ])
            (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int -536813552 [0xffffffffe000e010]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.7603 ])
            (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32]))
        (set (reg/f:SI 141)
            (const_int -536813552 [0xffffffffe000e010]))
    ])

Trying 22 -> 23:
Failed to match this instruction:
(set (reg:SI 137 [ D.7604 ])
    (and:SI (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int -5 [0xfffffffffffffffb])))

Trying 21, 22 -> 23:
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.7604 ])
            (and:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
                (const_int -5 [0xfffffffffffffffb])))
        (set (reg/f:SI 141)
            (const_int -536813552 [0xffffffffe000e010]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.7604 ])
            (and:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
                (const_int -5 [0xfffffffffffffffb])))
        (set (reg/f:SI 141)
            (const_int -536813552 [0xffffffffe000e010]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141)
    (const_int -536813552 [0xffffffffe000e010]))
Failed to match this instruction:
(set (reg:SI 137 [ D.7604 ])
    (and:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int -5 [0xfffffffffffffffb])))

Trying 23 -> 26:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (and:SI (reg:SI 136 [ D.7603 ])
        (const_int -5 [0xfffffffffffffffb])))

Trying 22, 23 -> 26:
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (and:SI (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int -5 [0xfffffffffffffffb])))
Successfully matched this instruction:
(set (reg:SI 137 [ D.7604 ])
    (const_int -5 [0xfffffffffffffffb]))
Failed to match this instruction:
(set (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (and:SI (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (reg:SI 137 [ D.7604 ])))

Trying 21, 22, 23 -> 26:
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (and:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (const_int -5 [0xfffffffffffffffb])))
Successfully matched this instruction:
(set (reg:SI 137 [ D.7604 ])
    (const_int -5 [0xfffffffffffffffb]))
Failed to match this instruction:
(set (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
    (and:SI (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (reg:SI 137 [ D.7604 ])))


SysTick_CLKSourceConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r141={1d,2u} 
;;    total ref usage 48{17d,31u,0e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [ SysTick_CLKSource ])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:227 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ SysTick_CLKSource ])
        (nil)))

(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:227 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil)))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 139
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 139
;; live  kill	

;; Pred edge  2 [19.9%]  (fallthru)
(note 8 7 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 8 11 3 (set (reg/f:SI 139)
        (const_int -536813552 [0xffffffffe000e010])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:229 709 {*thumb2_movsi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7600 ])
        (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:229 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (nil)))

(insn 12 11 15 3 (set (reg:SI 135 [ D.7601 ])
        (ior:SI (reg:SI 134 [ D.7600 ])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:229 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7600 ])
        (nil)))

(insn 15 12 18 3 (set (mem/s/v:SI (reg/f:SI 139) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (reg:SI 135 [ D.7601 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:229 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg:SI 135 [ D.7601 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136 137 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 136 137 141
;; live  kill	

;; Pred edge  2 [80.1%] 
(code_label 18 15 19 4 13 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 4 (set (reg/f:SI 141)
        (const_int -536813552 [0xffffffffe000e010])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:233 709 {*thumb2_movsi_insn}
     (nil))

(insn 22 21 23 4 (set (reg:SI 136 [ D.7603 ])
        (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:233 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (mem/s/v:SI (const_int -536813552 [0xffffffffe000e010]) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (nil)))

(insn 23 22 26 4 (set (reg:SI 137 [ D.7604 ])
        (and:SI (reg:SI 136 [ D.7603 ])
            (const_int -5 [0xfffffffffffffffb]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:233 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7603 ])
        (nil)))

(insn 26 23 29 4 (set (mem/s/v:SI (reg/f:SI 141) [3 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A32])
        (reg:SI 137 [ D.7604 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c:233 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 137 [ D.7604 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 29 26 30 5 12 "" [0 uses])

(note 30 29 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 6.
deleting insn with uid = 6.
ending the processing of deferred insns

;; Combiner totals: 169 attempts, 165 substitutions (18 requiring new space),
;; 14 successes.
