-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    outpix_2 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    outpix : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    conv2_i_i_i295 : IN STD_LOGIC_VECTOR (9 downto 0);
    conv2_i_i15_i : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp8 : IN STD_LOGIC_VECTOR (0 downto 0);
    patternId_val_load : IN STD_LOGIC_VECTOR (7 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp33_i : IN STD_LOGIC_VECTOR (0 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp11_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp_i : IN STD_LOGIC_VECTOR (0 downto 0);
    sub35_i : IN STD_LOGIC_VECTOR (16 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    passthruEndX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartY_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
    rev : IN STD_LOGIC_VECTOR (0 downto 0);
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_1_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_1_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_1_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_2_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_2_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_2_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    outpix_5_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_5_out_ap_vld : OUT STD_LOGIC;
    outpix_4_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_4_out_ap_vld : OUT STD_LOGIC;
    outpix_3_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    outpix_3_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0247_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0247_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0247_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_09245_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09245_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09245_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_010243_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_010243_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_010243_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_2_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_2_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln565_reg_2954 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_read_reg_2910 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op233_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln565_reg_2954_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_r_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelYuv_y_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_g_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelYuv_u_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelYuv_v_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_b_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_2_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal ovrlayYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal srcYUV_blk_n : STD_LOGIC;
    signal grp_fu_1362_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal patternId_val_load_read_read_fu_392_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_read_fu_386_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal patternId_val_load_read_reg_2906 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_reg_2900 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred446_state3 : BOOLEAN;
    signal ap_predicate_pred453_state3 : BOOLEAN;
    signal ap_predicate_pred460_state3 : BOOLEAN;
    signal ap_predicate_pred467_state3 : BOOLEAN;
    signal ap_predicate_pred474_state3 : BOOLEAN;
    signal ap_predicate_pred481_state3 : BOOLEAN;
    signal ap_predicate_pred488_state3 : BOOLEAN;
    signal ap_predicate_pred495_state3 : BOOLEAN;
    signal ap_predicate_pred502_state3 : BOOLEAN;
    signal ap_predicate_pred509_state3 : BOOLEAN;
    signal ap_predicate_pred516_state3 : BOOLEAN;
    signal ap_predicate_pred523_state3 : BOOLEAN;
    signal ap_predicate_pred530_state3 : BOOLEAN;
    signal ap_predicate_pred537_state3 : BOOLEAN;
    signal cmp_i_read_read_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_read_reg_2881 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp33_i_read_reg_2890 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_read_read_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_2954_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_81_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_81_reg_2958 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_81_reg_2958_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_1489_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_reg_2962 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_reg_2962_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_2980 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_2984 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_2988 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_2988_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_3004 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_3004_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln736_reg_3004_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_28_reg_3121 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_27_reg_3127 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_11_reg_3133 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_9_fu_2398_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_30_fu_2420_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_29_fu_2446_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln565_2_fu_2497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_2_reg_3179 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1478_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_3197 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_1_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_1_reg_3236 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_12_fu_2612_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_31_fu_2647_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_2667_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_2139_ap_start : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2139_ap_done : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2139_ap_idle : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2139_ap_ready : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2139_ap_ce : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_2139_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op270_call_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp270 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1207_13_reg_820 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_13_reg_820 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_12_reg_831 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_12_reg_831 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_11_reg_842 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_11_reg_842 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_10_reg_853 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_10_reg_853 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_9_reg_864 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_9_reg_864 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_8_reg_875 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_8_reg_875 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_7_reg_886 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_7_reg_886 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_6_reg_897 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_6_reg_897 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_5_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_5_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_4_reg_919 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_4_reg_919 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_3_reg_930 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_3_reg_930 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_2_reg_941 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_2_reg_941 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_1_reg_952 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_1_reg_952 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_reg_963 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_reg_963 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_hHatch_phi_fu_978_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_hHatch_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_phi_ln1519_phi_fu_998_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1379_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1519_reg_995 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_phi_ln1504_phi_fu_1008_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1504_reg_1005 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_outpix_20_phi_fu_1018_p82 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_20_reg_1015 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_20_reg_1015 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_20_reg_1015 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_20_reg_1015 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred955_state3 : BOOLEAN;
    signal ap_predicate_pred959_state3 : BOOLEAN;
    signal ap_predicate_pred1034_state3 : BOOLEAN;
    signal tpgBarSelRgb_b_load_1_cast_fu_2778_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_2728_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred1055_state3 : BOOLEAN;
    signal ap_phi_mux_outpix_19_phi_fu_1109_p82 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_19_reg_1104 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_19_reg_1104 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_19_reg_1104 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_19_reg_1104 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_32_fu_2756_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_33_fu_2706_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_18_phi_fu_1216_p82 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_18_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_18_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_18_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_18_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_14_fu_2737_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_15_fu_2687_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_26_phi_fu_1335_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_36_fu_2783_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_26_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_25_phi_fu_1345_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_35_fu_2790_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_25_reg_1342 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_outpix_24_phi_fu_1355_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_34_fu_2797_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_24_reg_1352 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_2139_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op270_call_state2_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp270 : BOOLEAN;
    signal zext_ln1207_13_fu_2079_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_12_fu_2084_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_11_fu_2089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_fu_2124_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_10_fu_2129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_9_fu_2134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_fu_2192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_8_fu_2197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1260_fu_2206_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_7_fu_2216_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_6_fu_2221_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_5_fu_2226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_4_fu_2231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_3_fu_2236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_2_fu_2241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_1_fu_2246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_fu_2251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_1_fu_2476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred1162_state3 : BOOLEAN;
    signal ap_predicate_pred1166_state3 : BOOLEAN;
    signal ap_predicate_pred1129_state3 : BOOLEAN;
    signal zext_ln1519_fu_2571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1504_fu_2576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_1_fu_2581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred1180_state3 : BOOLEAN;
    signal ap_predicate_pred1184_state3 : BOOLEAN;
    signal ap_predicate_pred1136_state3 : BOOLEAN;
    signal zext_ln1257_fu_1938_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1250_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1393_fu_1774_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1381_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1412_fu_1848_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1405_fu_1824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1575_fu_1552_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1563_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1593_fu_1628_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1586_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal trunc_ln571_fu_2037_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1256_fu_1920_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1252_fu_1914_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1412_fu_1842_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1411_fu_1830_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_1864_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_1790_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_1768_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1490_fu_2523_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_2541_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred826_state3 : BOOLEAN;
    signal ap_predicate_pred821_state3 : BOOLEAN;
    signal ap_predicate_pred833_state3 : BOOLEAN;
    signal add_ln1461_fu_1700_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_1622_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1592_fu_1610_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_1644_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_1570_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lfsr_r_1_fu_2308_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_2344_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_2380_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal x_fu_280 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_3_fu_284 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal outpix_4_fu_288 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal outpix_5_fu_292 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal srcYUV_read_local : STD_LOGIC;
    signal or_ln747_3_fu_2804_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ovrlayYUV_write_local : STD_LOGIC;
    signal blkYuv_ce0_local : STD_LOGIC;
    signal blkYuv_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgCheckerBoardArray_ce0_local : STD_LOGIC;
    signal tpgTartanBarArray_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_ce1_local : STD_LOGIC;
    signal tpgBarSelRgb_r_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce1_local : STD_LOGIC;
    signal tpgBarSelYuv_y_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_y_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce1_local : STD_LOGIC;
    signal tpgBarSelRgb_g_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_g_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce1_local : STD_LOGIC;
    signal tpgBarSelYuv_u_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_u_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce1_local : STD_LOGIC;
    signal tpgBarSelYuv_v_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_v_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce1_local : STD_LOGIC;
    signal tpgBarSelRgb_b_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_b_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal blkYuv_1_ce0_local : STD_LOGIC;
    signal whiYuv_ce0_local : STD_LOGIC;
    signal ap_predicate_pred1032_state3 : BOOLEAN;
    signal or_ln1563_fu_1510_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1568_fu_1526_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_1_fu_1494_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1454_fu_1684_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln565_fu_1479_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln1381_fu_1730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1386_fu_1746_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_3_fu_1502_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_2_fu_1498_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1250_fu_1898_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_1902_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_fu_1424_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln565_4_fu_1506_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_1932_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln736_1_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln736_2_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_2_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln736_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_1_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln736_1_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln736_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_82_fu_2098_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_fu_2114_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_2102_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_2118_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1415_fu_2166_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_2170_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_2182_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_2186_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_2284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_2280_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_2292_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_7_fu_2320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_2316_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_2328_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_8_fu_2356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_2352_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_2364_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_1_fu_2388_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_2410_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2428_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln1862_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_2438_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1600_fu_2472_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln565_2_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_2_fu_2491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln565_1_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_1_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_2608_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln565_fu_2623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_31_fu_2647_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_31_fu_2647_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_31_fu_2647_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_2683_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_33_fu_2706_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_33_fu_2706_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_33_fu_2706_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_2733_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_32_fu_2756_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_32_fu_2756_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_32_fu_2756_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_2211 : BOOLEAN;
    signal ap_condition_2215 : BOOLEAN;
    signal ap_condition_364 : BOOLEAN;
    signal ap_condition_764 : BOOLEAN;
    signal ap_condition_330 : BOOLEAN;
    signal ap_condition_357 : BOOLEAN;
    signal ap_condition_759 : BOOLEAN;
    signal ap_condition_350 : BOOLEAN;
    signal ap_condition_754 : BOOLEAN;
    signal ap_condition_344 : BOOLEAN;
    signal ap_condition_749 : BOOLEAN;
    signal ap_condition_427 : BOOLEAN;
    signal ap_condition_809 : BOOLEAN;
    signal ap_condition_420 : BOOLEAN;
    signal ap_condition_804 : BOOLEAN;
    signal ap_condition_413 : BOOLEAN;
    signal ap_condition_799 : BOOLEAN;
    signal ap_condition_406 : BOOLEAN;
    signal ap_condition_794 : BOOLEAN;
    signal ap_condition_399 : BOOLEAN;
    signal ap_condition_789 : BOOLEAN;
    signal ap_condition_392 : BOOLEAN;
    signal ap_condition_784 : BOOLEAN;
    signal ap_condition_385 : BOOLEAN;
    signal ap_condition_779 : BOOLEAN;
    signal ap_condition_378 : BOOLEAN;
    signal ap_condition_774 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;
    signal ap_condition_769 : BOOLEAN;
    signal ap_condition_433 : BOOLEAN;
    signal ap_condition_814 : BOOLEAN;
    signal ap_condition_2282 : BOOLEAN;
    signal ap_condition_2285 : BOOLEAN;
    signal ap_condition_2289 : BOOLEAN;
    signal ap_condition_2293 : BOOLEAN;
    signal ap_condition_2299 : BOOLEAN;
    signal ap_condition_2303 : BOOLEAN;
    signal ap_condition_2306 : BOOLEAN;
    signal ap_condition_2022 : BOOLEAN;
    signal ap_condition_1999 : BOOLEAN;
    signal ap_condition_847 : BOOLEAN;
    signal ap_condition_844 : BOOLEAN;
    signal ap_condition_839 : BOOLEAN;
    signal outpix_31_fu_2647_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_31_fu_2647_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_31_fu_2647_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_33_fu_2706_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_33_fu_2706_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_33_fu_2706_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_32_fu_2756_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_32_fu_2756_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_32_fu_2756_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        def : IN STD_LOGIC_VECTOR (9 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    blkYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0_local,
        ce0 => blkYuv_ce0_local,
        q0 => blkYuv_q0);

    tpgBarSelRgb_r_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0_local,
        ce0 => tpgBarSelRgb_r_ce0_local,
        q0 => tpgBarSelRgb_r_q0,
        address1 => tpgBarSelRgb_r_address1,
        ce1 => tpgBarSelRgb_r_ce1_local,
        q1 => tpgBarSelRgb_r_q1);

    tpgBarSelYuv_y_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0_local,
        ce0 => tpgBarSelYuv_y_ce0_local,
        q0 => tpgBarSelYuv_y_q0,
        address1 => tpgBarSelYuv_y_address1,
        ce1 => tpgBarSelYuv_y_ce1_local,
        q1 => tpgBarSelYuv_y_q1);

    tpgBarSelRgb_g_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0_local,
        ce0 => tpgBarSelRgb_g_ce0_local,
        q0 => tpgBarSelRgb_g_q0,
        address1 => tpgBarSelRgb_g_address1,
        ce1 => tpgBarSelRgb_g_ce1_local,
        q1 => tpgBarSelRgb_g_q1);

    tpgBarSelYuv_u_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0_local,
        ce0 => tpgBarSelYuv_u_ce0_local,
        q0 => tpgBarSelYuv_u_q0,
        address1 => tpgBarSelYuv_u_address1,
        ce1 => tpgBarSelYuv_u_ce1_local,
        q1 => tpgBarSelYuv_u_q1);

    tpgBarSelYuv_v_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0_local,
        ce0 => tpgBarSelYuv_v_ce0_local,
        q0 => tpgBarSelYuv_v_q0,
        address1 => tpgBarSelYuv_v_address1,
        ce1 => tpgBarSelYuv_v_ce1_local,
        q1 => tpgBarSelYuv_v_q1);

    tpgBarSelRgb_b_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0_local,
        ce0 => tpgBarSelRgb_b_ce0_local,
        q0 => tpgBarSelRgb_b_q0,
        address1 => tpgBarSelRgb_b_address1,
        ce1 => tpgBarSelRgb_b_ce1_local,
        q1 => tpgBarSelRgb_b_q1);

    tpgTartanBarArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0_local,
        q0 => tpgTartanBarArray_q0);

    whiYuv_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0_local,
        q0 => whiYuv_q0);

    blkYuv_1_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0_local,
        q0 => blkYuv_1_q0);

    tpgCheckerBoardArray_U : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0_local,
        q0 => tpgCheckerBoardArray_q0);

    grp_reg_ap_uint_10_s_fu_2139 : component design_1_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reg_ap_uint_10_s_fu_2139_ap_start,
        ap_done => grp_reg_ap_uint_10_s_fu_2139_ap_done,
        ap_idle => grp_reg_ap_uint_10_s_fu_2139_ap_idle,
        ap_ready => grp_reg_ap_uint_10_s_fu_2139_ap_ready,
        ap_ce => grp_reg_ap_uint_10_s_fu_2139_ap_ce,
        d => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_2139_ap_return);

    sparsemux_7_2_10_1_1_U71 : component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_31_fu_2647_p2,
        din1 => tpgBarSelYuv_u_q1,
        din2 => tpgBarSelYuv_v_q1,
        def => outpix_31_fu_2647_p7,
        sel => outpix_31_fu_2647_p8,
        dout => outpix_31_fu_2647_p9);

    sparsemux_7_2_10_1_1_U72 : component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_33_fu_2706_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_33_fu_2706_p7,
        sel => outpix_33_fu_2706_p8,
        dout => outpix_33_fu_2706_p9);

    sparsemux_7_2_10_1_1_U73 : component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => outpix_32_fu_2756_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => outpix_32_fu_2756_p7,
        sel => outpix_32_fu_2756_p8,
        dout => outpix_32_fu_2756_p9);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    grp_reg_ap_uint_10_s_fu_2139_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reg_ap_uint_10_s_fu_2139_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op270_call_state2_state1 = ap_const_boolean_1))) then 
                    grp_reg_ap_uint_10_s_fu_2139_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reg_ap_uint_10_s_fu_2139_ap_ready = ap_const_logic_1)) then 
                    grp_reg_ap_uint_10_s_fu_2139_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_18_reg_1211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 
    = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_18_reg_1211 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_18_reg_1211 <= ap_phi_reg_pp0_iter0_outpix_18_reg_1211;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_19_reg_1104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 
    = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_19_reg_1104 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_19_reg_1104 <= ap_phi_reg_pp0_iter0_outpix_19_reg_1104;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_20_reg_1015_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 
    = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_20_reg_1015 <= conv2_i_i_i295;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_20_reg_1015 <= ap_phi_reg_pp0_iter0_outpix_20_reg_1015;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_10_reg_853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_764)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_10_reg_853 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_364)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_10_reg_853 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_10_reg_853 <= ap_phi_reg_pp0_iter0_phi_ln1207_10_reg_853;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_11_reg_842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_759)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_11_reg_842 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_357)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_11_reg_842 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_11_reg_842 <= ap_phi_reg_pp0_iter0_phi_ln1207_11_reg_842;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_12_reg_831_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_754)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_12_reg_831 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_12_reg_831 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_12_reg_831 <= ap_phi_reg_pp0_iter0_phi_ln1207_12_reg_831;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_13_reg_820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_749)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_13_reg_820 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_344)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_13_reg_820 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_13_reg_820 <= ap_phi_reg_pp0_iter0_phi_ln1207_13_reg_820;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_1_reg_952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_809)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_1_reg_952 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_427)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_1_reg_952 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_1_reg_952 <= ap_phi_reg_pp0_iter0_phi_ln1207_1_reg_952;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_2_reg_941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_804)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_2_reg_941 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_420)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_2_reg_941 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_2_reg_941 <= ap_phi_reg_pp0_iter0_phi_ln1207_2_reg_941;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_3_reg_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_799)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_3_reg_930 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_413)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_3_reg_930 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_3_reg_930 <= ap_phi_reg_pp0_iter0_phi_ln1207_3_reg_930;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_4_reg_919_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_794)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_4_reg_919 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_406)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_4_reg_919 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_4_reg_919 <= ap_phi_reg_pp0_iter0_phi_ln1207_4_reg_919;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_5_reg_908_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_789)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_5_reg_908 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_399)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_5_reg_908 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_5_reg_908 <= ap_phi_reg_pp0_iter0_phi_ln1207_5_reg_908;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_6_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_784)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_6_reg_897 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_392)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_6_reg_897 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_6_reg_897 <= ap_phi_reg_pp0_iter0_phi_ln1207_6_reg_897;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_7_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_779)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_7_reg_886 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_385)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_7_reg_886 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_7_reg_886 <= ap_phi_reg_pp0_iter0_phi_ln1207_7_reg_886;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_8_reg_875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_774)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_8_reg_875 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_378)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_8_reg_875 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_8_reg_875 <= ap_phi_reg_pp0_iter0_phi_ln1207_8_reg_875;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_9_reg_864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_769)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_9_reg_864 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_371)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_9_reg_864 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_9_reg_864 <= ap_phi_reg_pp0_iter0_phi_ln1207_9_reg_864;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_reg_963_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_330)) then
                if ((ap_const_boolean_1 = ap_condition_814)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_963 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_433)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_963 <= grp_fu_1362_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_963 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_963;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1473_reg_2988 = ap_const_lv1_1) and (empty_81_reg_2958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((empty_81_reg_2958 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_974 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_974 <= ap_phi_reg_pp0_iter1_hHatch_reg_974;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_18_reg_1211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1055_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1034_state3 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter3_outpix_18_reg_1211 <= outpix_12_fu_2612_p3;
            elsif ((((or_ln1494_fu_2565_p2 = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_reg_2900 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred537_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred530_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred523_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred516_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred509_state3 = ap_const_boolean_1) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred502_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred495_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred488_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred481_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred474_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred467_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_predicate_pred460_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred453_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred446_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_outpix_18_reg_1211 <= ap_const_lv10_0;
            elsif (((or_ln1494_fu_2565_p2 = ap_const_lv1_1) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_reg_2900 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_18_reg_1211 <= ap_const_lv10_3FF;
            elsif (((ap_predicate_pred959_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_18_reg_1211 <= p_0_0_010243_out_i;
            elsif (((ap_predicate_pred955_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_18_reg_1211 <= outpix_9_fu_2398_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_18_reg_1211 <= ap_phi_reg_pp0_iter2_outpix_18_reg_1211;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_19_reg_1104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1055_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1034_state3 = ap_const_boolean_1)))) then 
                ap_phi_reg_pp0_iter3_outpix_19_reg_1104 <= outpix_31_fu_2647_p9;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred537_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred530_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred523_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred516_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred509_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred502_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred495_state3 
    = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred488_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred481_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred474_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred467_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred460_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred453_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_predicate_pred446_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_outpix_19_reg_1104 <= blkYuv_q0;
            elsif (((or_ln1494_fu_2565_p2 = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_reg_2900 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_19_reg_1104 <= ap_const_lv10_0;
            elsif (((or_ln1494_fu_2565_p2 = ap_const_lv1_1) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_reg_2900 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_19_reg_1104 <= ap_const_lv10_3FF;
            elsif (((ap_predicate_pred959_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_19_reg_1104 <= p_0_0_09245_out_i;
            elsif (((ap_predicate_pred955_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_19_reg_1104 <= outpix_29_fu_2446_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_19_reg_1104 <= ap_phi_reg_pp0_iter2_outpix_19_reg_1104;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_20_reg_1015_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1055_state3 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter3_outpix_20_reg_1015 <= tpgBarSelYuv_v_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1034_state3 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter3_outpix_20_reg_1015 <= tpgBarSelRgb_b_load_cast_fu_2667_p1;
            elsif ((((or_ln1494_fu_2565_p2 = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_reg_2900 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred537_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred530_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred523_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred516_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred509_state3 = ap_const_boolean_1) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred502_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred495_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred488_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred481_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred474_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred467_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_predicate_pred460_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred453_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred446_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_outpix_20_reg_1015 <= conv2_i_i_i295;
            elsif (((or_ln1494_fu_2565_p2 = ap_const_lv1_1) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (colorFormatLocal_read_reg_2900 = ap_const_lv8_0) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_20_reg_1015 <= conv2_i_i15_i;
            elsif (((ap_predicate_pred959_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_20_reg_1015 <= p_0_0_0247_out_i;
            elsif (((ap_predicate_pred955_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_20_reg_1015 <= outpix_30_fu_2420_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_outpix_20_reg_1015 <= ap_phi_reg_pp0_iter2_outpix_20_reg_1015;
            end if; 
        end if;
    end process;

    outpix_3_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_3_fu_284 <= outpix;
                elsif (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    outpix_3_fu_284 <= ap_phi_mux_outpix_24_phi_fu_1355_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_4_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_4_fu_288 <= outpix_1;
                elsif (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    outpix_4_fu_288 <= ap_phi_mux_outpix_25_phi_fu_1345_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_5_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_5_fu_292 <= outpix_2;
                elsif (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    outpix_5_fu_292 <= ap_phi_mux_outpix_26_phi_fu_1335_p4;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((empty_81_reg_2958 = ap_const_lv1_1) and (cmp_i_read_reg_2881 = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0)) or ((cmp_i_read_reg_2881 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_reg_2980) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((empty_81_reg_2958 = ap_const_lv1_0) and (cmp_i_read_reg_2881 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1454_reg_2984) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0)) or ((cmp_i_read_reg_2881 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_reg_2984) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_2980) 
    and (icmp_ln565_reg_2954 = ap_const_lv1_0)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((empty_81_reg_2958 = ap_const_lv1_1) and (cmp_i_read_reg_2881 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1454_reg_2984) and (ap_const_lv1_0 = and_ln1449_reg_2980) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2306)) then
                if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                    xBar_0 <= ap_const_lv11_0;
                elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1250_fu_1908_p2 = ap_const_lv1_1))) then 
                    xBar_0 <= add_ln1252_fu_1914_p2;
                elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1250_fu_1908_p2 = ap_const_lv1_0))) then 
                    xBar_0 <= sub_ln1256_fu_1920_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2022)) then
                if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                    xCount_0 <= ap_const_lv10_0;
                elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1405_fu_1824_p2 = ap_const_lv1_1))) then 
                    xCount_0 <= add_ln1407_fu_1864_p2;
                elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1405_fu_1824_p2 = ap_const_lv1_0))) then 
                    xCount_0 <= sub_ln1411_fu_1830_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_2_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1999)) then
                if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                    xCount_2_0 <= ap_const_lv10_0;
                elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1586_fu_1604_p2 = ap_const_lv1_1))) then 
                    xCount_2_0 <= add_ln1588_fu_1644_p2;
                elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1586_fu_1604_p2 = ap_const_lv1_0))) then 
                    xCount_2_0 <= sub_ln1592_fu_1610_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_predicate_pred821_state3 = ap_const_boolean_1)) then 
                    xCount_3_0 <= ap_const_lv10_0_5;
                elsif ((ap_predicate_pred826_state3 = ap_const_boolean_1)) then 
                    xCount_3_0 <= ap_const_lv10_0_4;
                elsif ((ap_const_boolean_1 = ap_condition_839)) then 
                    xCount_3_0 <= add_ln1480_fu_2541_p2;
                elsif ((ap_const_boolean_1 = ap_condition_844)) then 
                    xCount_3_0 <= ap_const_lv10_0_3;
                elsif ((ap_const_boolean_1 = ap_condition_847)) then 
                    xCount_3_0 <= sub_ln1490_fu_2523_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_280 <= add_ln565_fu_1457_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_280 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2022)) then
                if ((icmp_ln1381_fu_1736_p2 = ap_const_lv1_1)) then 
                    yCount <= ap_const_lv10_0_2;
                elsif (((ap_const_lv1_1 = and_ln1386_fu_1756_p2) and (icmp_ln1381_fu_1736_p2 = ap_const_lv1_0))) then 
                    yCount <= add_ln1388_fu_1790_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2299)) then 
                    yCount <= ap_const_lv10_0_1;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (cmp_i_read_read_fu_332_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_fu_1674_p2) and (patternId_val_load = ap_const_lv8_C)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (cmp_i_read_read_fu_332_p2 = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (cmp_i_read_read_fu_332_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1694_p2) and (ap_const_lv1_0 = and_ln1449_fu_1674_p2) and (patternId_val_load = ap_const_lv8_C)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_0) and (cmp_i_read_read_fu_332_p2 = ap_const_lv1_1) 
    and (ap_const_lv1_1 = and_ln1454_fu_1694_p2) and (patternId_val_load = ap_const_lv8_C)))))) then 
                yCount_1 <= ap_const_lv10_0;
            elsif (((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (cmp_i_read_read_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1454_fu_1694_p2) and (ap_const_lv1_0 = and_ln1449_fu_1674_p2) and (patternId_val_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                yCount_1 <= add_ln1461_fu_1700_p2;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1999)) then
                if ((icmp_ln1563_fu_1516_p2 = ap_const_lv1_1)) then 
                    yCount_2 <= ap_const_lv10_0_7;
                elsif (((ap_const_lv1_1 = and_ln1568_fu_1536_p2) and (icmp_ln1563_fu_1516_p2 = ap_const_lv1_0))) then 
                    yCount_2 <= add_ln1570_fu_1570_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2303)) then 
                    yCount_2 <= ap_const_lv10_0_6;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1449_reg_2980 <= and_ln1449_fu_1674_p2;
                and_ln1454_reg_2984 <= and_ln1454_fu_1694_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred1032_state3 <= ((patternId_val_load_read_reg_2906 = ap_const_lv8_9) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1034_state3 <= ((cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_9) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1055_state3 <= ((cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_9) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1129_state3 <= ((patternId_val_load_read_reg_2906 = ap_const_lv8_F) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1136_state3 <= ((patternId_val_load_read_reg_2906 = ap_const_lv8_B) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1162_state3 <= ((cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1166_state3 <= ((cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1180_state3 <= ((cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred1184_state3 <= ((cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred446_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_13) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred453_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_12) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred460_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_11) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred467_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_E) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred474_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_D) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred481_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_A) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred488_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_8) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred495_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_7) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred502_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_6) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred509_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_5) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred516_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_4) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred523_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_3) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred530_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_2) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred537_state3 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (patternId_val_load_read_reg_2906 = ap_const_lv8_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred821_state3 <= ((empty_81_reg_2958 = ap_const_lv1_1) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred826_state3 <= ((icmp_ln1473_reg_2988 = ap_const_lv1_1) and (empty_81_reg_2958 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred833_state3 <= ((icmp_ln1473_reg_2988 = ap_const_lv1_0) and (empty_81_reg_2958 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred955_state3 <= ((patternId_val_load_read_reg_2906 = ap_const_lv8_10) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                    ap_predicate_pred959_state3 <= ((patternId_val_load_read_reg_2906 = ap_const_lv8_0) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
                empty_81_reg_2958 <= empty_81_fu_1483_p2;
                empty_81_reg_2958_pp0_iter1_reg <= empty_81_reg_2958;
                icmp_ln1473_reg_2988 <= icmp_ln1473_fu_1724_p2;
                icmp_ln1473_reg_2988_pp0_iter1_reg <= icmp_ln1473_reg_2988;
                icmp_ln565_reg_2954 <= icmp_ln565_fu_1451_p2;
                icmp_ln565_reg_2954_pp0_iter1_reg <= icmp_ln565_reg_2954;
                or_ln736_reg_3004 <= or_ln736_fu_2026_p2;
                or_ln736_reg_3004_pp0_iter1_reg <= or_ln736_reg_3004;
                x_2_reg_2962 <= x_2_fu_1489_p1;
                x_2_reg_2962_pp0_iter1_reg <= x_2_reg_2962;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_hHatch_reg_974 <= ap_phi_reg_pp0_iter0_hHatch_reg_974;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_outpix_18_reg_1211 <= ap_phi_reg_pp0_iter1_outpix_18_reg_1211;
                ap_phi_reg_pp0_iter2_outpix_19_reg_1104 <= ap_phi_reg_pp0_iter1_outpix_19_reg_1104;
                ap_phi_reg_pp0_iter2_outpix_20_reg_1015 <= ap_phi_reg_pp0_iter1_outpix_20_reg_1015;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred955_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                bSerie <= lfsr_b_1_fu_2380_p3;
                gSerie <= lfsr_g_1_fu_2344_p3;
                rSerie <= lfsr_r_1_fu_2308_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln565_reg_2954_pp0_iter2_reg <= icmp_ln565_reg_2954_pp0_iter1_reg;
                or_ln1494_reg_3197 <= or_ln1494_fu_2565_p2;
                or_ln565_1_reg_3236 <= or_ln565_1_fu_2602_p2;
                or_ln565_2_reg_3179 <= or_ln565_2_fu_2497_p2;
                or_ln736_reg_3004_pp0_iter2_reg <= or_ln736_reg_3004_pp0_iter1_reg;
                outpix_11_reg_3133 <= p_0_0_0247_out_i;
                outpix_27_reg_3127 <= p_0_0_09245_out_i;
                outpix_28_reg_3121 <= p_0_0_010243_out_i;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1250_fu_1902_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_1898_p1) + unsigned(ap_const_lv12_1));
    add_ln1252_fu_1914_p2 <= std_logic_vector(unsigned(xBar_0) + unsigned(ap_const_lv11_1));
    add_ln1257_fu_1932_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_1506_p1) + unsigned(ap_const_lv3_1));
    add_ln1388_fu_1790_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_1768_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_1502_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_1864_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_1842_p2 <= std_logic_vector(unsigned(trunc_ln565_2_fu_1498_p1) + unsigned(ap_const_lv3_1));
    add_ln1461_fu_1700_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_2541_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1570_fu_1570_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_1552_p2 <= std_logic_vector(unsigned(vBarSel_1_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_1644_p2 <= std_logic_vector(unsigned(xCount_2_0) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_1622_p2 <= std_logic_vector(unsigned(trunc_ln565_1_fu_1494_p1) + unsigned(ap_const_lv3_1));
    add_ln565_fu_1457_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_1) + unsigned(ap_const_lv16_1));
    and_ln1386_fu_1756_p2 <= (icmp_ln1386_fu_1750_p2 and empty_81_fu_1483_p2);
    and_ln1449_fu_1674_p2 <= (empty_81_fu_1483_p2 and cmp11_i);
    and_ln1454_fu_1694_p2 <= (icmp_ln1454_fu_1688_p2 and empty_81_fu_1483_p2);
    and_ln1568_fu_1536_p2 <= (icmp_ln1568_fu_1530_p2 and empty_81_fu_1483_p2);
    and_ln1862_fu_2406_p2 <= (x_2_reg_2962_pp0_iter1_reg and icmp);
    and_ln565_1_fu_2596_p2 <= (xor_ln565_1_fu_2591_p2 and grp_fu_1374_p2);
    and_ln565_2_fu_2491_p2 <= (xor_ln565_2_fu_2486_p2 and grp_fu_1374_p2);
    and_ln565_fu_2628_p2 <= (xor_ln565_fu_2623_p2 and grp_fu_1374_p2);
    and_ln736_1_fu_2014_p2 <= (xor_ln736_1_fu_1990_p2 and and_ln736_fu_2008_p2);
    and_ln736_fu_2008_p2 <= (xor_ln736_2_fu_2002_p2 and icmp_ln736_fu_1978_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp270_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state2_pp0_stage0_iter1_ignore_call0, ap_block_state4_pp0_stage0_iter3_ignore_call0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp270 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3_ignore_call0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_ignore_call0)));
    end process;

        ap_block_pp0_stage0_ignoreCallOp270 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(srcYUV_empty_n, ap_predicate_op233_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op233_read_state2 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call0_assign_proc : process(srcYUV_empty_n, ap_predicate_op233_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call0 <= ((ap_predicate_op233_read_state2 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(ovrlayYUV_full_n, icmp_ln565_reg_2954_pp0_iter2_reg)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (ovrlayYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_ignore_call0_assign_proc : process(ovrlayYUV_full_n, icmp_ln565_reg_2954_pp0_iter2_reg)
    begin
                ap_block_state4_pp0_stage0_iter3_ignore_call0 <= ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (ovrlayYUV_full_n = ap_const_logic_0));
    end process;


    ap_condition_1999_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2)
    begin
                ap_condition_1999 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2022_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2)
    begin
                ap_condition_2022 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2211_assign_proc : process(patternId_val_load, icmp_ln565_reg_2954_pp0_iter1_reg, or_ln1494_fu_2565_p2)
    begin
                ap_condition_2211 <= ((or_ln1494_fu_2565_p2 = ap_const_lv1_1) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_condition_2215_assign_proc : process(patternId_val_load, icmp_ln565_reg_2954_pp0_iter1_reg, or_ln1494_fu_2565_p2)
    begin
                ap_condition_2215 <= ((or_ln1494_fu_2565_p2 = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_condition_2282_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_2954, ap_block_pp0_stage0, colorFormatLocal_read_reg_2900)
    begin
                ap_condition_2282 <= (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2285_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0, patternId_val_load_read_read_fu_392_p2)
    begin
                ap_condition_2285 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2289_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0, patternId_val_load_read_read_fu_392_p2)
    begin
                ap_condition_2289 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2293_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0, patternId_val_load_read_read_fu_392_p2)
    begin
                ap_condition_2293 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2299_assign_proc : process(empty_81_fu_1483_p2, icmp_ln1381_fu_1736_p2, and_ln1386_fu_1756_p2)
    begin
                ap_condition_2299 <= ((empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1386_fu_1756_p2) and (icmp_ln1381_fu_1736_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2303_assign_proc : process(empty_81_fu_1483_p2, icmp_ln1563_fu_1516_p2, and_ln1568_fu_1536_p2)
    begin
                ap_condition_2303 <= ((empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1568_fu_1536_p2) and (icmp_ln1563_fu_1516_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2306_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2)
    begin
                ap_condition_2306 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_330_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_330 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_344_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_344 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_13));
    end process;


    ap_condition_350_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_350 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_12));
    end process;


    ap_condition_357_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_357 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_11));
    end process;


    ap_condition_364_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_364 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_E));
    end process;


    ap_condition_371_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_371 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_D));
    end process;


    ap_condition_378_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_378 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_A));
    end process;


    ap_condition_385_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_385 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_8));
    end process;


    ap_condition_392_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_392 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_7));
    end process;


    ap_condition_399_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_399 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_6));
    end process;


    ap_condition_406_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_406 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_5));
    end process;


    ap_condition_413_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_413 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_4));
    end process;


    ap_condition_420_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_420 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_3));
    end process;


    ap_condition_427_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_427 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_2));
    end process;


    ap_condition_433_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_433 <= (not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1)) and not((colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_0)) and (icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_1));
    end process;


    ap_condition_749_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_749 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_13));
    end process;


    ap_condition_754_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_754 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_12));
    end process;


    ap_condition_759_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_759 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_11));
    end process;


    ap_condition_764_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_764 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_E));
    end process;


    ap_condition_769_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_769 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_D));
    end process;


    ap_condition_774_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_774 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_A));
    end process;


    ap_condition_779_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_779 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_8));
    end process;


    ap_condition_784_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_784 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_7));
    end process;


    ap_condition_789_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_789 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_6));
    end process;


    ap_condition_794_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_794 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_5));
    end process;


    ap_condition_799_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_799 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_4));
    end process;


    ap_condition_804_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_804 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_3));
    end process;


    ap_condition_809_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_809 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_2));
    end process;


    ap_condition_814_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load_read_read_fu_392_p2, colorFormatLocal_read_read_fu_386_p2)
    begin
                ap_condition_814 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (colorFormatLocal_read_read_fu_386_p2 = ap_const_lv8_1) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_1));
    end process;


    ap_condition_839_assign_proc : process(patternId_val_load, icmp_ln565_reg_2954_pp0_iter1_reg, empty_81_reg_2958_pp0_iter1_reg, icmp_ln1473_reg_2988_pp0_iter1_reg, icmp_ln1478_fu_2511_p2)
    begin
                ap_condition_839 <= ((icmp_ln1478_fu_2511_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_2988_pp0_iter1_reg = ap_const_lv1_0) and (empty_81_reg_2958_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_condition_844_assign_proc : process(patternId_val_load, icmp_ln565_reg_2954_pp0_iter1_reg, empty_81_reg_2958_pp0_iter1_reg, icmp_ln1473_reg_2988_pp0_iter1_reg, icmp_ln1478_fu_2511_p2, icmp_ln1483_fu_2517_p2)
    begin
                ap_condition_844 <= ((icmp_ln1483_fu_2517_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2511_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_2988_pp0_iter1_reg = ap_const_lv1_0) and (empty_81_reg_2958_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_condition_847_assign_proc : process(patternId_val_load, icmp_ln565_reg_2954_pp0_iter1_reg, empty_81_reg_2958_pp0_iter1_reg, icmp_ln1473_reg_2988_pp0_iter1_reg, icmp_ln1478_fu_2511_p2, icmp_ln1483_fu_2517_p2)
    begin
                ap_condition_847 <= ((icmp_ln1483_fu_2517_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2511_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_2988_pp0_iter1_reg = ap_const_lv1_0) and (empty_81_reg_2958_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln565_fu_1451_p2)
    begin
        if (((icmp_ln565_fu_1451_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_hHatch_phi_fu_978_p10_assign_proc : process(patternId_val_load, icmp_ln565_reg_2954_pp0_iter1_reg, empty_81_reg_2958_pp0_iter1_reg, icmp_ln1473_reg_2988_pp0_iter1_reg, icmp_ln1478_fu_2511_p2, icmp_ln1483_fu_2517_p2, ap_phi_reg_pp0_iter2_hHatch_reg_974)
    begin
        if (((icmp_ln1483_fu_2517_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2511_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_2988_pp0_iter1_reg = ap_const_lv1_0) and (empty_81_reg_2958_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C))) then 
            ap_phi_mux_hHatch_phi_fu_978_p10 <= ap_const_lv1_1;
        elsif ((((icmp_ln1483_fu_2517_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2511_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_2988_pp0_iter1_reg = ap_const_lv1_0) and (empty_81_reg_2958_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)) or ((icmp_ln1478_fu_2511_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_2988_pp0_iter1_reg = ap_const_lv1_0) and (empty_81_reg_2958_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter1_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C)))) then 
            ap_phi_mux_hHatch_phi_fu_978_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_hHatch_phi_fu_978_p10 <= ap_phi_reg_pp0_iter2_hHatch_reg_974;
        end if; 
    end process;


    ap_phi_mux_outpix_18_phi_fu_1216_p82_assign_proc : process(icmp_ln565_reg_2954_pp0_iter2_reg, patternId_val_load, patternId_val_load_read_reg_2906, colorFormatLocal_read_reg_2900, cmp33_i_read_reg_2890, or_ln1494_reg_3197, ap_phi_reg_pp0_iter3_outpix_18_reg_1211, outpix_14_fu_2737_p3, outpix_15_fu_2687_p3, outpix_3_fu_284)
    begin
        if ((((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F)) or ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F)))) then 
            ap_phi_mux_outpix_18_phi_fu_1216_p82 <= outpix_15_fu_2687_p3;
        elsif ((((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B)) or ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B)))) then 
            ap_phi_mux_outpix_18_phi_fu_1216_p82 <= outpix_14_fu_2737_p3;
        elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (or_ln1494_reg_3197 = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C))) then 
            ap_phi_mux_outpix_18_phi_fu_1216_p82 <= ap_const_lv10_0;
        elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (or_ln1494_reg_3197 = ap_const_lv1_1) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C))) then 
            ap_phi_mux_outpix_18_phi_fu_1216_p82 <= ap_const_lv10_3FF;
        elsif ((not((patternId_val_load_read_reg_2906 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_F)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_0)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_1)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_7)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_8)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_A)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_D)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_E)) and 
    not((patternId_val_load_read_reg_2906 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_13)) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_18_phi_fu_1216_p82 <= outpix_3_fu_284;
        else 
            ap_phi_mux_outpix_18_phi_fu_1216_p82 <= ap_phi_reg_pp0_iter3_outpix_18_reg_1211;
        end if; 
    end process;


    ap_phi_mux_outpix_19_phi_fu_1109_p82_assign_proc : process(icmp_ln565_reg_2954_pp0_iter2_reg, patternId_val_load, whiYuv_q0, blkYuv_1_q0, patternId_val_load_read_reg_2906, colorFormatLocal_read_reg_2900, cmp33_i_read_reg_2890, or_ln1494_reg_3197, ap_phi_reg_pp0_iter3_outpix_19_reg_1104, outpix_32_fu_2756_p9, outpix_33_fu_2706_p9, outpix_4_fu_288)
    begin
        if ((((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F)) or ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F)))) then 
            ap_phi_mux_outpix_19_phi_fu_1109_p82 <= outpix_33_fu_2706_p9;
        elsif ((((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B)) or ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B)))) then 
            ap_phi_mux_outpix_19_phi_fu_1109_p82 <= outpix_32_fu_2756_p9;
        elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (or_ln1494_reg_3197 = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C))) then 
            ap_phi_mux_outpix_19_phi_fu_1109_p82 <= blkYuv_1_q0;
        elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (or_ln1494_reg_3197 = ap_const_lv1_1) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C))) then 
            ap_phi_mux_outpix_19_phi_fu_1109_p82 <= whiYuv_q0;
        elsif ((not((patternId_val_load_read_reg_2906 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_F)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_0)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_1)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_7)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_8)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_A)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_D)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_E)) and 
    not((patternId_val_load_read_reg_2906 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_13)) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_19_phi_fu_1109_p82 <= outpix_4_fu_288;
        else 
            ap_phi_mux_outpix_19_phi_fu_1109_p82 <= ap_phi_reg_pp0_iter3_outpix_19_reg_1104;
        end if; 
    end process;


    ap_phi_mux_outpix_20_phi_fu_1018_p82_assign_proc : process(icmp_ln565_reg_2954_pp0_iter2_reg, conv2_i_i_i295, conv2_i_i15_i, patternId_val_load, tpgBarSelYuv_v_q0, patternId_val_load_read_reg_2906, colorFormatLocal_read_reg_2900, cmp33_i_read_reg_2890, or_ln1494_reg_3197, ap_phi_reg_pp0_iter3_outpix_20_reg_1015, tpgBarSelRgb_b_load_1_cast_fu_2778_p1, tpgBarSelRgb_b_load_2_cast_fu_2728_p1, outpix_5_fu_292)
    begin
        if ((((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F)) or ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_0) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B)))) then 
            ap_phi_mux_outpix_20_phi_fu_1018_p82 <= tpgBarSelYuv_v_q0;
        elsif (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_F))) then 
            ap_phi_mux_outpix_20_phi_fu_1018_p82 <= tpgBarSelRgb_b_load_2_cast_fu_2728_p1;
        elsif (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (cmp33_i_read_reg_2890 = ap_const_lv1_1) and (patternId_val_load_read_reg_2906 = ap_const_lv8_B))) then 
            ap_phi_mux_outpix_20_phi_fu_1018_p82 <= tpgBarSelRgb_b_load_1_cast_fu_2778_p1;
        elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (or_ln1494_reg_3197 = ap_const_lv1_0) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C))) then 
            ap_phi_mux_outpix_20_phi_fu_1018_p82 <= conv2_i_i_i295;
        elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (or_ln1494_reg_3197 = ap_const_lv1_1) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C))) then 
            ap_phi_mux_outpix_20_phi_fu_1018_p82 <= conv2_i_i15_i;
        elsif ((not((patternId_val_load_read_reg_2906 = ap_const_lv8_10)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_F)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_B)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_9)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_0)) and not((patternId_val_load = ap_const_lv8_C)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_1)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_2)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_3)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_4)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_5)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_6)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_7)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_8)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_A)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_D)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_E)) and 
    not((patternId_val_load_read_reg_2906 = ap_const_lv8_11)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_12)) and not((patternId_val_load_read_reg_2906 = ap_const_lv8_13)) and (icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_outpix_20_phi_fu_1018_p82 <= outpix_5_fu_292;
        else 
            ap_phi_mux_outpix_20_phi_fu_1018_p82 <= ap_phi_reg_pp0_iter3_outpix_20_reg_1015;
        end if; 
    end process;


    ap_phi_mux_outpix_24_phi_fu_1355_p4_assign_proc : process(cmp8_read_reg_2910, icmp_ln565_reg_2954_pp0_iter2_reg, cmp8, ap_phi_mux_outpix_18_phi_fu_1216_p82, outpix_34_fu_2797_p3, ap_phi_reg_pp0_iter3_outpix_24_reg_1352)
    begin
        if ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_2910 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_24_phi_fu_1355_p4 <= ap_phi_mux_outpix_18_phi_fu_1216_p82;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_24_phi_fu_1355_p4 <= outpix_34_fu_2797_p3;
            else 
                ap_phi_mux_outpix_24_phi_fu_1355_p4 <= ap_phi_reg_pp0_iter3_outpix_24_reg_1352;
            end if;
        else 
            ap_phi_mux_outpix_24_phi_fu_1355_p4 <= ap_phi_reg_pp0_iter3_outpix_24_reg_1352;
        end if; 
    end process;


    ap_phi_mux_outpix_25_phi_fu_1345_p4_assign_proc : process(cmp8_read_reg_2910, icmp_ln565_reg_2954_pp0_iter2_reg, cmp8, ap_phi_mux_outpix_19_phi_fu_1109_p82, outpix_35_fu_2790_p3, ap_phi_reg_pp0_iter3_outpix_25_reg_1342)
    begin
        if ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_2910 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_25_phi_fu_1345_p4 <= ap_phi_mux_outpix_19_phi_fu_1109_p82;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_25_phi_fu_1345_p4 <= outpix_35_fu_2790_p3;
            else 
                ap_phi_mux_outpix_25_phi_fu_1345_p4 <= ap_phi_reg_pp0_iter3_outpix_25_reg_1342;
            end if;
        else 
            ap_phi_mux_outpix_25_phi_fu_1345_p4 <= ap_phi_reg_pp0_iter3_outpix_25_reg_1342;
        end if; 
    end process;


    ap_phi_mux_outpix_26_phi_fu_1335_p4_assign_proc : process(cmp8_read_reg_2910, icmp_ln565_reg_2954_pp0_iter2_reg, cmp8, ap_phi_mux_outpix_20_phi_fu_1018_p82, outpix_36_fu_2783_p3, ap_phi_reg_pp0_iter3_outpix_26_reg_1332)
    begin
        if ((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((cmp8_read_reg_2910 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_26_phi_fu_1335_p4 <= ap_phi_mux_outpix_20_phi_fu_1018_p82;
            elsif ((cmp8 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_26_phi_fu_1335_p4 <= outpix_36_fu_2783_p3;
            else 
                ap_phi_mux_outpix_26_phi_fu_1335_p4 <= ap_phi_reg_pp0_iter3_outpix_26_reg_1332;
            end if;
        else 
            ap_phi_mux_outpix_26_phi_fu_1335_p4 <= ap_phi_reg_pp0_iter3_outpix_26_reg_1332;
        end if; 
    end process;


    ap_phi_mux_phi_ln1504_phi_fu_1008_p4_assign_proc : process(colorFormatLocal_read_reg_2900, grp_fu_1379_p3, ap_phi_reg_pp0_iter2_phi_ln1504_reg_1005, ap_condition_2211)
    begin
        if ((ap_const_boolean_1 = ap_condition_2211)) then
            if ((colorFormatLocal_read_reg_2900 = ap_const_lv8_1)) then 
                ap_phi_mux_phi_ln1504_phi_fu_1008_p4 <= ap_const_lv2_1;
            elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)))) then 
                ap_phi_mux_phi_ln1504_phi_fu_1008_p4 <= grp_fu_1379_p3;
            else 
                ap_phi_mux_phi_ln1504_phi_fu_1008_p4 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1005;
            end if;
        else 
            ap_phi_mux_phi_ln1504_phi_fu_1008_p4 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1005;
        end if; 
    end process;


    ap_phi_mux_phi_ln1519_phi_fu_998_p4_assign_proc : process(colorFormatLocal_read_reg_2900, grp_fu_1379_p3, ap_phi_reg_pp0_iter2_phi_ln1519_reg_995, ap_condition_2215)
    begin
        if ((ap_const_boolean_1 = ap_condition_2215)) then
            if ((colorFormatLocal_read_reg_2900 = ap_const_lv8_1)) then 
                ap_phi_mux_phi_ln1519_phi_fu_998_p4 <= ap_const_lv2_1;
            elsif ((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)))) then 
                ap_phi_mux_phi_ln1519_phi_fu_998_p4 <= grp_fu_1379_p3;
            else 
                ap_phi_mux_phi_ln1519_phi_fu_998_p4 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_995;
            end if;
        else 
            ap_phi_mux_phi_ln1519_phi_fu_998_p4 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_995;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hHatch_reg_974 <= "X";
    ap_phi_reg_pp0_iter0_outpix_18_reg_1211 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_19_reg_1104 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_20_reg_1015 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1207_10_reg_853 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_11_reg_842 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_12_reg_831 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_13_reg_820 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_1_reg_952 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_2_reg_941 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_3_reg_930 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_4_reg_919 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_5_reg_908 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_6_reg_897 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_7_reg_886 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_8_reg_875 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_9_reg_864 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_reg_963 <= "XX";
    ap_phi_reg_pp0_iter2_phi_ln1504_reg_1005 <= "XX";
    ap_phi_reg_pp0_iter2_phi_ln1519_reg_995 <= "XX";
    ap_phi_reg_pp0_iter3_outpix_24_reg_1352 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_outpix_25_reg_1342 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_outpix_26_reg_1332 <= "XXXXXXXXXX";

    ap_predicate_op233_read_state2_assign_proc : process(icmp_ln565_reg_2954, cmp8)
    begin
                ap_predicate_op233_read_state2 <= ((cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
    end process;


    ap_predicate_op270_call_state2_assign_proc : process(icmp_ln565_reg_2954, patternId_val_load)
    begin
                ap_predicate_op270_call_state2 <= ((patternId_val_load = ap_const_lv8_C) and (icmp_ln565_reg_2954 = ap_const_lv1_0));
    end process;


    ap_predicate_op270_call_state2_state1_assign_proc : process(icmp_ln565_fu_1451_p2, patternId_val_load)
    begin
                ap_predicate_op270_call_state2_state1 <= ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (patternId_val_load = ap_const_lv8_C));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_280, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_1 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_1 <= x_fu_280;
        end if; 
    end process;

    barWidth_cast_cast_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));
    blkYuv_1_address0 <= zext_ln1519_fu_2571_p1(2 - 1 downto 0);

    blkYuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            blkYuv_1_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    blkYuv_address0_local_assign_proc : process(patternId_val_load_read_reg_2906, zext_ln1207_13_fu_2079_p1, zext_ln1207_12_fu_2084_p1, zext_ln1207_11_fu_2089_p1, zext_ln1207_10_fu_2129_p1, zext_ln1207_9_fu_2134_p1, zext_ln1207_8_fu_2197_p1, zext_ln1207_7_fu_2216_p1, zext_ln1207_6_fu_2221_p1, zext_ln1207_5_fu_2226_p1, zext_ln1207_4_fu_2231_p1, zext_ln1207_3_fu_2236_p1, zext_ln1207_2_fu_2241_p1, zext_ln1207_1_fu_2246_p1, zext_ln1207_fu_2251_p1, ap_condition_2282)
    begin
        if ((ap_const_boolean_1 = ap_condition_2282)) then
            if ((patternId_val_load_read_reg_2906 = ap_const_lv8_1)) then 
                blkYuv_address0_local <= zext_ln1207_fu_2251_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_2)) then 
                blkYuv_address0_local <= zext_ln1207_1_fu_2246_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_3)) then 
                blkYuv_address0_local <= zext_ln1207_2_fu_2241_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_4)) then 
                blkYuv_address0_local <= zext_ln1207_3_fu_2236_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_5)) then 
                blkYuv_address0_local <= zext_ln1207_4_fu_2231_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_6)) then 
                blkYuv_address0_local <= zext_ln1207_5_fu_2226_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_7)) then 
                blkYuv_address0_local <= zext_ln1207_6_fu_2221_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_8)) then 
                blkYuv_address0_local <= zext_ln1207_7_fu_2216_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_A)) then 
                blkYuv_address0_local <= zext_ln1207_8_fu_2197_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_D)) then 
                blkYuv_address0_local <= zext_ln1207_9_fu_2134_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_E)) then 
                blkYuv_address0_local <= zext_ln1207_10_fu_2129_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_11)) then 
                blkYuv_address0_local <= zext_ln1207_11_fu_2089_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_12)) then 
                blkYuv_address0_local <= zext_ln1207_12_fu_2084_p1(2 - 1 downto 0);
            elsif ((patternId_val_load_read_reg_2906 = ap_const_lv8_13)) then 
                blkYuv_address0_local <= zext_ln1207_13_fu_2079_p1(2 - 1 downto 0);
            else 
                blkYuv_address0_local <= "XX";
            end if;
        else 
            blkYuv_address0_local <= "XX";
        end if; 
    end process;


    blkYuv_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_2954, ap_block_pp0_stage0_11001, patternId_val_load_read_reg_2906, colorFormatLocal_read_reg_2900)
    begin
        if (((not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_2) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_3) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (patternId_val_load_read_reg_2906 = ap_const_lv8_4) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_5) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_6) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_7) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_8) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_A) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_D) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 
    = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_E) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_11) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 = ap_const_lv8_12) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((colorFormatLocal_read_reg_2900 = ap_const_lv8_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_reg_2906 
    = ap_const_lv8_13) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            blkYuv_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cmp33_i_read_reg_2890 <= cmp33_i;
    cmp8_read_read_fu_398_p2 <= cmp8;
    cmp8_read_reg_2910 <= cmp8;
    cmp_i_read_read_fu_332_p2 <= cmp_i;
    cmp_i_read_reg_2881 <= cmp_i;
    colorFormatLocal_read_read_fu_386_p2 <= colorFormatLocal;
    colorFormatLocal_read_reg_2900 <= colorFormatLocal;
    empty_81_fu_1483_p2 <= "1" when (ap_sig_allocacmp_x_1 = ap_const_lv16_0) else "0";
    empty_82_fu_2098_p1 <= vBarSel_1_loc_1_out_i(1 - 1 downto 0);
    grp_fu_1362_p3 <= 
        ap_const_lv2_2 when (x_2_fu_1489_p1(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1369_p2 <= "1" when (colorFormatLocal = ap_const_lv8_1) else "0";
    grp_fu_1374_p2 <= "0" when (colorFormatLocal = ap_const_lv8_0) else "1";
    grp_fu_1379_p3 <= 
        ap_const_lv2_2 when (x_2_reg_2962_pp0_iter1_reg(0) = '1') else 
        ap_const_lv2_1;

    grp_reg_ap_uint_10_s_fu_2139_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp270)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp270) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_ap_uint_10_s_fu_2139_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_2139_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_ap_uint_10_s_fu_2139_ap_start <= grp_reg_ap_uint_10_s_fu_2139_ap_start_reg;

    hBarSel_0_assign_proc : process(empty_81_fu_1483_p2, icmp_ln1405_fu_1824_p2, add_ln1412_fu_1842_p2, ap_condition_2285)
    begin
        if ((ap_const_boolean_1 = ap_condition_2285)) then
            if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1405_fu_1824_p2 = ap_const_lv1_0))) then 
                hBarSel_0 <= add_ln1412_fu_1842_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1405_fu_1824_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1405_fu_1824_p2 = ap_const_lv1_0)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(hBarSel_0_loc_1_out_i, empty_81_fu_1483_p2, zext_ln1412_fu_1848_p1, icmp_ln1405_fu_1824_p2, ap_condition_2285)
    begin
        if ((ap_const_boolean_1 = ap_condition_2285)) then
            if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1405_fu_1824_p2 = ap_const_lv1_0))) then 
                hBarSel_0_loc_1_out_o <= zext_ln1412_fu_1848_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1405_fu_1824_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1405_fu_1824_p2 = ap_const_lv1_0)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_2_0_assign_proc : process(empty_81_fu_1483_p2, icmp_ln1586_fu_1604_p2, add_ln1593_fu_1622_p2, ap_condition_2289)
    begin
        if ((ap_const_boolean_1 = ap_condition_2289)) then
            if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                hBarSel_2_0 <= ap_const_lv3_0;
            elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1586_fu_1604_p2 = ap_const_lv1_0))) then 
                hBarSel_2_0 <= add_ln1593_fu_1622_p2;
            else 
                hBarSel_2_0 <= "XXX";
            end if;
        else 
            hBarSel_2_0 <= "XXX";
        end if; 
    end process;


    hBarSel_2_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1586_fu_1604_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1586_fu_1604_p2 = ap_const_lv1_0)))) then 
            hBarSel_2_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_2_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_2_0_loc_1_out_o_assign_proc : process(hBarSel_2_0_loc_1_out_i, empty_81_fu_1483_p2, zext_ln1593_fu_1628_p1, icmp_ln1586_fu_1604_p2, ap_condition_2289)
    begin
        if ((ap_const_boolean_1 = ap_condition_2289)) then
            if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                hBarSel_2_0_loc_1_out_o <= ap_const_lv8_0;
            elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1586_fu_1604_p2 = ap_const_lv1_0))) then 
                hBarSel_2_0_loc_1_out_o <= zext_ln1593_fu_1628_p1;
            else 
                hBarSel_2_0_loc_1_out_o <= hBarSel_2_0_loc_1_out_i;
            end if;
        else 
            hBarSel_2_0_loc_1_out_o <= hBarSel_2_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_2_0_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1586_fu_1604_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1586_fu_1604_p2 = ap_const_lv1_0)))) then 
            hBarSel_2_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_2_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(empty, empty_81_fu_1483_p2, zext_ln1257_fu_1938_p1, icmp_ln1250_fu_1908_p2, ap_condition_2293)
    begin
        if ((ap_const_boolean_1 = ap_condition_2293)) then
            if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                hBarSel_3_0 <= empty;
            elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1250_fu_1908_p2 = ap_const_lv1_0))) then 
                hBarSel_3_0 <= zext_ln1257_fu_1938_p1;
            else 
                hBarSel_3_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_3_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1250_fu_1908_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1250_fu_1908_p2 = ap_const_lv1_0)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(empty, hBarSel_3_0_loc_1_out_i, empty_81_fu_1483_p2, zext_ln1257_fu_1938_p1, icmp_ln1250_fu_1908_p2, ap_condition_2293)
    begin
        if ((ap_const_boolean_1 = ap_condition_2293)) then
            if ((empty_81_fu_1483_p2 = ap_const_lv1_1)) then 
                hBarSel_3_0_loc_1_out_o <= empty;
            elsif (((empty_81_fu_1483_p2 = ap_const_lv1_0) and (icmp_ln1250_fu_1908_p2 = ap_const_lv1_0))) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1257_fu_1938_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1250_fu_1908_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1250_fu_1908_p2 = ap_const_lv1_0)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1250_fu_1908_p2 <= "1" when (unsigned(add_ln1250_fu_1902_p2) < unsigned(barWidth_cast_cast_fu_1424_p1)) else "0";
    icmp_ln1381_fu_1736_p2 <= "1" when (or_ln1381_fu_1730_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_1750_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_1746_p1)) else "0";
    icmp_ln1405_fu_1824_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1454_fu_1688_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_1684_p1) else "0";
    icmp_ln1473_fu_1724_p2 <= "1" when (sub35_i = zext_ln565_fu_1479_p1) else "0";
    icmp_ln1478_fu_2511_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(grp_reg_ap_uint_10_s_fu_2139_ap_return)) else "0";
    icmp_ln1483_fu_2517_p2 <= "1" when (xCount_3_0 = grp_reg_ap_uint_10_s_fu_2139_ap_return) else "0";
    icmp_ln1563_fu_1516_p2 <= "1" when (or_ln1563_fu_1510_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_1530_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_1526_p1)) else "0";
    icmp_ln1586_fu_1604_p2 <= "1" when (unsigned(xCount_2_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln565_fu_1451_p2 <= "1" when (ap_sig_allocacmp_x_1 = loopWidth) else "0";
    icmp_ln736_1_fu_1984_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_1) < unsigned(passthruStartX_val_load)) else "0";
    icmp_ln736_2_fu_1996_p2 <= "1" when (unsigned(y) < unsigned(passthruStartY_val_load)) else "0";
    icmp_ln736_fu_1978_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_1) < unsigned(passthruEndX_val_load)) else "0";
    lfsr_b_1_fu_2380_p3 <= (xor_ln1853_fu_2374_p2 & lshr_ln2_fu_2364_p4);
    lfsr_g_1_fu_2344_p3 <= (xor_ln1846_fu_2338_p2 & lshr_ln1_fu_2328_p4);
    lfsr_r_1_fu_2308_p3 <= (xor_ln1839_fu_2302_p2 & lshr_ln_fu_2292_p4);
    lshr_ln1_fu_2328_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_2364_p4 <= bSerie(27 downto 1);
    lshr_ln_fu_2292_p4 <= rSerie(27 downto 1);
    or_ln1381_fu_1730_p2 <= (y or ap_sig_allocacmp_x_1);
    or_ln1415_fu_2186_p2 <= (trunc_ln1415_1_fu_2182_p1 or shl_ln_fu_2170_p3);
    or_ln1494_fu_2565_p2 <= (vHatch or ap_phi_mux_hHatch_phi_fu_978_p10);
    or_ln1563_fu_1510_p2 <= (y or ap_sig_allocacmp_x_1);
    or_ln565_1_fu_2602_p2 <= (grp_fu_1369_p2 or and_ln565_1_fu_2596_p2);
    or_ln565_2_fu_2497_p2 <= (grp_fu_1369_p2 or and_ln565_2_fu_2491_p2);
    or_ln565_fu_2634_p2 <= (grp_fu_1369_p2 or and_ln565_fu_2628_p2);
    or_ln736_fu_2026_p2 <= (xor_ln736_fu_2020_p2 or rev);
    or_ln747_3_fu_2804_p4 <= ((ap_phi_mux_outpix_26_phi_fu_1335_p4 & ap_phi_mux_outpix_25_phi_fu_1345_p4) & ap_phi_mux_outpix_24_phi_fu_1355_p4);
    outpix_12_fu_2612_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_2608_p1 when (cmp33_i(0) = '1') else 
        tpgBarSelYuv_y_q1;
    outpix_14_fu_2737_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_2733_p1 when (cmp33_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_15_fu_2687_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_2683_p1 when (cmp33_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_29_fu_2446_p3 <= 
        outpix_30_fu_2420_p3 when (and_ln1862_fu_2406_p2(0) = '1') else 
        tmp_5_fu_2438_p3;
    outpix_30_fu_2420_p3 <= (xor_ln1853_fu_2374_p2 & tmp_2_fu_2410_p4);
        outpix_31_fu_2647_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q1),10));

    outpix_31_fu_2647_p7 <= "XXXXXXXXXX";
    outpix_31_fu_2647_p8 <= (cmp33_i & or_ln565_fu_2634_p2);
        outpix_32_fu_2756_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_32_fu_2756_p7 <= "XXXXXXXXXX";
    outpix_32_fu_2756_p8 <= (cmp33_i & or_ln565_1_reg_3236);
        outpix_33_fu_2706_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),10));

    outpix_33_fu_2706_p7 <= "XXXXXXXXXX";
    outpix_33_fu_2706_p8 <= (cmp33_i & or_ln565_2_reg_3179);
    outpix_34_fu_2797_p3 <= 
        ap_phi_mux_outpix_18_phi_fu_1216_p82 when (or_ln736_reg_3004_pp0_iter2_reg(0) = '1') else 
        outpix_28_reg_3121;
    outpix_35_fu_2790_p3 <= 
        ap_phi_mux_outpix_19_phi_fu_1109_p82 when (or_ln736_reg_3004_pp0_iter2_reg(0) = '1') else 
        outpix_27_reg_3127;
    outpix_36_fu_2783_p3 <= 
        ap_phi_mux_outpix_20_phi_fu_1018_p82 when (or_ln736_reg_3004_pp0_iter2_reg(0) = '1') else 
        outpix_11_reg_3133;
    outpix_3_out <= outpix_3_fu_284;

    outpix_3_out_ap_vld_assign_proc : process(icmp_ln565_reg_2954_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            outpix_3_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_4_out <= outpix_4_fu_288;

    outpix_4_out_ap_vld_assign_proc : process(icmp_ln565_reg_2954_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            outpix_4_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_5_out <= outpix_5_fu_292;

    outpix_5_out_ap_vld_assign_proc : process(icmp_ln565_reg_2954_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            outpix_5_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_9_fu_2398_p3 <= (xor_ln1839_fu_2302_p2 & tmp_1_fu_2388_p4);

    ovrlayYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, ovrlayYUV_full_n, icmp_ln565_reg_2954_pp0_iter2_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ovrlayYUV_blk_n <= ovrlayYUV_full_n;
        else 
            ovrlayYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ovrlayYUV_din <= or_ln747_3_fu_2804_p4;
    ovrlayYUV_write <= ovrlayYUV_write_local;

    ovrlayYUV_write_local_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln565_reg_2954_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln565_reg_2954_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ovrlayYUV_write_local <= ap_const_logic_1;
        else 
            ovrlayYUV_write_local <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_010243_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_2954, cmp8, p_0_0_010243_out_i, ap_block_pp0_stage0, trunc_ln571_fu_2037_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_010243_out_o <= trunc_ln571_fu_2037_p1;
        else 
            p_0_0_010243_out_o <= p_0_0_010243_out_i;
        end if; 
    end process;


    p_0_0_010243_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_2954, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_010243_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_010243_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0247_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, srcYUV_dout, icmp_ln565_reg_2954, cmp8, p_0_0_0247_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_0247_out_o <= srcYUV_dout(29 downto 20);
        else 
            p_0_0_0247_out_o <= p_0_0_0247_out_i;
        end if; 
    end process;


    p_0_0_0247_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_2954, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_0247_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0247_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_09245_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, srcYUV_dout, icmp_ln565_reg_2954, cmp8, p_0_0_09245_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_09245_out_o <= srcYUV_dout(19 downto 10);
        else 
            p_0_0_09245_out_o <= p_0_0_09245_out_i;
        end if; 
    end process;


    p_0_0_09245_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln565_reg_2954, cmp8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8 = ap_const_lv1_1) and (icmp_ln565_reg_2954 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_09245_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09245_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patternId_val_load_read_read_fu_392_p2 <= patternId_val_load;
    patternId_val_load_read_reg_2906 <= patternId_val_load;
        sext_ln1600_fu_2472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

    shl_ln_fu_2170_p3 <= (trunc_ln1415_fu_2166_p1 & ap_const_lv3_0);

    srcYUV_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, srcYUV_empty_n, ap_predicate_op233_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op233_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            srcYUV_blk_n <= srcYUV_empty_n;
        else 
            srcYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    srcYUV_read <= srcYUV_read_local;

    srcYUV_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op233_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op233_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            srcYUV_read_local <= ap_const_logic_1;
        else 
            srcYUV_read_local <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1256_fu_1920_p2 <= std_logic_vector(unsigned(add_ln1252_fu_1914_p2) - unsigned(barWidth));
    sub_ln1411_fu_1830_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_2523_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(grp_reg_ap_uint_10_s_fu_2139_ap_return));
    sub_ln1592_fu_1610_p2 <= std_logic_vector(unsigned(xCount_2_0) - unsigned(barWidthMinSamples));
    tBarSel_fu_2118_p2 <= (trunc_ln1596_fu_2114_p1 or tmp_9_fu_2102_p3);
    tmp_1_fu_2388_p4 <= rSerie(27 downto 19);
    tmp_2_fu_2410_p4 <= bSerie(27 downto 19);
    tmp_4_fu_2428_p4 <= gSerie(27 downto 19);
    tmp_5_fu_2438_p3 <= (xor_ln1846_fu_2338_p2 & tmp_4_fu_2428_p4);
    tmp_6_fu_2284_p3 <= rSerie(3 downto 3);
    tmp_7_fu_2320_p3 <= gSerie(3 downto 3);
    tmp_8_fu_2356_p3 <= bSerie(3 downto 3);
    tmp_9_fu_2102_p3 <= (empty_82_fu_2098_p1 & ap_const_lv4_0);

    tpgBarSelRgb_b_address0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, zext_ln1600_1_fu_2476_p1, ap_predicate_pred1162_state3, zext_ln1419_1_fu_2581_p1, ap_predicate_pred1180_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_pred1180_state3 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1419_1_fu_2581_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1162_state3 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1600_1_fu_2476_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0_local <= "XXX";
        end if; 
    end process;

    tpgBarSelRgb_b_address1 <= zext_ln1260_fu_2206_p1(3 - 1 downto 0);

    tpgBarSelRgb_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_predicate_pred1162_state3, ap_predicate_pred1180_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1180_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1162_state3 = ap_const_boolean_1)))) then 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_b_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgBarSelRgb_b_ce1_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_2778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));

        tpgBarSelRgb_b_load_2_cast_fu_2728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),10));

        tpgBarSelRgb_b_load_cast_fu_2667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q1),10));


    tpgBarSelRgb_g_address0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, zext_ln1600_1_fu_2476_p1, ap_predicate_pred1129_state3, zext_ln1419_1_fu_2581_p1, ap_predicate_pred1136_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_pred1136_state3 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1419_1_fu_2581_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1129_state3 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1600_1_fu_2476_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0_local <= "XXX";
        end if; 
    end process;

    tpgBarSelRgb_g_address1 <= zext_ln1260_fu_2206_p1(3 - 1 downto 0);

    tpgBarSelRgb_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_predicate_pred1129_state3, ap_predicate_pred1136_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1136_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1129_state3 = ap_const_boolean_1)))) then 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_g_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgBarSelRgb_g_ce1_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_address0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, zext_ln1600_1_fu_2476_p1, ap_predicate_pred1162_state3, zext_ln1419_1_fu_2581_p1, ap_predicate_pred1180_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_pred1180_state3 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1419_1_fu_2581_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1162_state3 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1600_1_fu_2476_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0_local <= "XXX";
        end if; 
    end process;

    tpgBarSelRgb_r_address1 <= zext_ln1260_fu_2206_p1(3 - 1 downto 0);

    tpgBarSelRgb_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_predicate_pred1162_state3, ap_predicate_pred1180_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1180_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1162_state3 = ap_const_boolean_1)))) then 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgBarSelRgb_r_ce1_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_2733_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_2_cast_fu_2683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),10));

        tpgBarSelRgb_r_load_cast_fu_2608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q1),10));


    tpgBarSelYuv_u_address0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, zext_ln1600_1_fu_2476_p1, ap_predicate_pred1129_state3, zext_ln1419_1_fu_2581_p1, ap_predicate_pred1136_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_pred1136_state3 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1419_1_fu_2581_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1129_state3 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1600_1_fu_2476_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0_local <= "XXX";
        end if; 
    end process;

    tpgBarSelYuv_u_address1 <= zext_ln1260_fu_2206_p1(3 - 1 downto 0);

    tpgBarSelYuv_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_predicate_pred1129_state3, ap_predicate_pred1136_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1136_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1129_state3 = ap_const_boolean_1)))) then 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_u_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgBarSelYuv_u_ce1_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, zext_ln1600_1_fu_2476_p1, ap_predicate_pred1129_state3, zext_ln1419_1_fu_2581_p1, ap_predicate_pred1136_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_pred1136_state3 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1419_1_fu_2581_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1129_state3 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1600_1_fu_2476_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0_local <= "XXX";
        end if; 
    end process;

    tpgBarSelYuv_v_address1 <= zext_ln1260_fu_2206_p1(3 - 1 downto 0);

    tpgBarSelYuv_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_predicate_pred1129_state3, ap_predicate_pred1136_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1136_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1129_state3 = ap_const_boolean_1)))) then 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgBarSelYuv_v_ce1_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, zext_ln1600_1_fu_2476_p1, ap_predicate_pred1166_state3, zext_ln1419_1_fu_2581_p1, ap_predicate_pred1184_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_pred1184_state3 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1419_1_fu_2581_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred1166_state3 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1600_1_fu_2476_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0_local <= "XXX";
        end if; 
    end process;

    tpgBarSelYuv_y_address1 <= zext_ln1260_fu_2206_p1(3 - 1 downto 0);

    tpgBarSelYuv_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_predicate_pred1166_state3, ap_predicate_pred1184_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1184_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1166_state3 = ap_const_boolean_1)))) then 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgBarSelYuv_y_ce1_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1600_fu_2124_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1419_fu_2192_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgTartanBarArray_ce0_local <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1415_1_fu_2182_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_2166_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1596_fu_2114_p1 <= hBarSel_2_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1838_fu_2280_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_2316_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_2352_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln565_1_fu_1494_p1 <= hBarSel_2_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_2_fu_1498_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_3_fu_1502_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_1506_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln571_fu_2037_p1 <= srcYUV_dout(10 - 1 downto 0);

    vBarSel_assign_proc : process(icmp_ln1381_fu_1736_p2, add_ln1393_fu_1768_p2, ap_condition_2285, ap_condition_2299)
    begin
        if ((ap_const_boolean_1 = ap_condition_2285)) then
            if ((icmp_ln1381_fu_1736_p2 = ap_const_lv1_1)) then 
                vBarSel <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_2299)) then 
                vBarSel <= add_ln1393_fu_1768_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(add_ln1575_fu_1552_p2, icmp_ln1563_fu_1516_p2, ap_condition_2289, ap_condition_2303)
    begin
        if ((ap_const_boolean_1 = ap_condition_2289)) then
            if ((icmp_ln1563_fu_1516_p2 = ap_const_lv1_1)) then 
                vBarSel_1 <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2303)) then 
                vBarSel_1 <= add_ln1575_fu_1552_p2;
            else 
                vBarSel_1 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_1 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1563_fu_1516_p2, and_ln1568_fu_1536_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1563_fu_1516_p2 = ap_const_lv1_1)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1568_fu_1536_p2) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1563_fu_1516_p2 = ap_const_lv1_0)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_1_loc_1_out_o_assign_proc : process(vBarSel_1_loc_1_out_i, add_ln1575_fu_1552_p2, icmp_ln1563_fu_1516_p2, ap_condition_2289, ap_condition_2303)
    begin
        if ((ap_const_boolean_1 = ap_condition_2289)) then
            if ((icmp_ln1563_fu_1516_p2 = ap_const_lv1_1)) then 
                vBarSel_1_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2303)) then 
                vBarSel_1_loc_1_out_o <= add_ln1575_fu_1552_p2;
            else 
                vBarSel_1_loc_1_out_o <= vBarSel_1_loc_1_out_i;
            end if;
        else 
            vBarSel_1_loc_1_out_o <= vBarSel_1_loc_1_out_i;
        end if; 
    end process;


    vBarSel_1_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1563_fu_1516_p2, and_ln1568_fu_1536_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1563_fu_1516_p2 = ap_const_lv1_1)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1568_fu_1536_p2) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1563_fu_1516_p2 = ap_const_lv1_0)))) then 
            vBarSel_1_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1381_fu_1736_p2, and_ln1386_fu_1756_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1381_fu_1736_p2 = ap_const_lv1_1)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1386_fu_1756_p2) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1381_fu_1736_p2 = ap_const_lv1_0)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(vBarSel_loc_1_out_i, zext_ln1393_fu_1774_p1, icmp_ln1381_fu_1736_p2, ap_condition_2285, ap_condition_2299)
    begin
        if ((ap_const_boolean_1 = ap_condition_2285)) then
            if ((icmp_ln1381_fu_1736_p2 = ap_const_lv1_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2299)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_1774_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1451_p2, ap_block_pp0_stage0_11001, patternId_val_load_read_read_fu_392_p2, empty_81_fu_1483_p2, icmp_ln1381_fu_1736_p2, and_ln1386_fu_1756_p2)
    begin
        if ((((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1381_fu_1736_p2 = ap_const_lv1_1)) or ((icmp_ln565_fu_1451_p2 = ap_const_lv1_0) and (empty_81_fu_1483_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1386_fu_1756_p2) and (patternId_val_load_read_read_fu_392_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1381_fu_1736_p2 = ap_const_lv1_0)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1504_fu_2576_p1(2 - 1 downto 0);

    whiYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            whiYuv_ce0_local <= ap_const_logic_1;
        else 
            whiYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    x_2_fu_1489_p1 <= ap_sig_allocacmp_x_1(1 - 1 downto 0);
    xor_ln1839_fu_2302_p2 <= (trunc_ln1838_fu_2280_p1 xor tmp_6_fu_2284_p3);
    xor_ln1846_fu_2338_p2 <= (trunc_ln1845_fu_2316_p1 xor tmp_7_fu_2320_p3);
    xor_ln1853_fu_2374_p2 <= (trunc_ln1852_fu_2352_p1 xor tmp_8_fu_2356_p3);
    xor_ln565_1_fu_2591_p2 <= (x_2_reg_2962_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln565_2_fu_2486_p2 <= (x_2_reg_2962_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln565_fu_2623_p2 <= (x_2_reg_2962_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln736_1_fu_1990_p2 <= (icmp_ln736_1_fu_1984_p2 xor ap_const_lv1_1);
    xor_ln736_2_fu_2002_p2 <= (icmp_ln736_2_fu_1996_p2 xor ap_const_lv1_1);
    xor_ln736_fu_2020_p2 <= (ap_const_lv1_1 xor and_ln736_1_fu_2014_p2);
    zext_ln1207_10_fu_2129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_10_reg_853),64));
    zext_ln1207_11_fu_2089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_11_reg_842),64));
    zext_ln1207_12_fu_2084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_12_reg_831),64));
    zext_ln1207_13_fu_2079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_13_reg_820),64));
    zext_ln1207_1_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_1_reg_952),64));
    zext_ln1207_2_fu_2241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_2_reg_941),64));
    zext_ln1207_3_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_3_reg_930),64));
    zext_ln1207_4_fu_2231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_4_reg_919),64));
    zext_ln1207_5_fu_2226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_5_reg_908),64));
    zext_ln1207_6_fu_2221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_6_reg_897),64));
    zext_ln1207_7_fu_2216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_7_reg_886),64));
    zext_ln1207_8_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_8_reg_875),64));
    zext_ln1207_9_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_9_reg_864),64));
    zext_ln1207_fu_2251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_phi_ln1207_reg_963),64));
    zext_ln1250_fu_1898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1257_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_1932_p2),8));
    zext_ln1260_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_3_0_loc_1_out_i),64));
    zext_ln1386_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_1768_p2),8));
    zext_ln1412_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_1842_p2),8));
    zext_ln1419_1_fu_2581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1419_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_2186_p2),64));
    zext_ln1454_fu_1684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_1),11));
    zext_ln1504_fu_2576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_phi_ln1504_phi_fu_1008_p4),64));
    zext_ln1519_fu_2571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_phi_ln1519_phi_fu_998_p4),64));
    zext_ln1568_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1593_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_1622_p2),8));
    zext_ln1600_1_fu_2476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1600_fu_2472_p1),64));
    zext_ln1600_fu_2124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_2118_p2),64));
    zext_ln565_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_1),17));
end behav;
