Simulator report for arbitration
Mon Oct 28 01:13:55 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 347 nodes    ;
; Simulation Coverage         ;      75.20 % ;
; Total Number of Transitions ; 16048        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                           ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                                     ; Setting         ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Simulation mode                                                                            ; Functional      ; Timing        ;
; Start time                                                                                 ; 0 ns            ; 0 ns          ;
; Simulation results format                                                                  ; CVWF            ;               ;
; Vector input source                                                                        ; arbitration.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On              ; On            ;
; Check outputs                                                                              ; Off             ; Off           ;
; Report simulation coverage                                                                 ; On              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On              ; On            ;
; Display missing 1-value coverage report                                                    ; On              ; On            ;
; Display missing 0-value coverage report                                                    ; On              ; On            ;
; Detect setup and hold time violations                                                      ; Off             ; Off           ;
; Detect glitches                                                                            ; Off             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off             ; Off           ;
; Generate Signal Activity File                                                              ; Off             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off             ; Off           ;
; Group bus channels in simulation results                                                   ; Off             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto            ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      75.20 % ;
; Total nodes checked                                 ; 347          ;
; Total output ports checked                          ; 383          ;
; Total output ports with complete 1/0-value coverage ; 288          ;
; Total output ports with no 1/0-value coverage       ; 52           ;
; Total output ports with no 1-value coverage         ; 84           ;
; Total output ports with no 0-value coverage         ; 63           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arbitration|busreq1                                                                                                          ; |arbitration|busreq1                                                                                                            ; pin_out          ;
; |arbitration|clk                                                                                                              ; |arbitration|clk                                                                                                                ; out              ;
; |arbitration|inst21                                                                                                           ; |arbitration|inst21                                                                                                             ; out0             ;
; |arbitration|inst22                                                                                                           ; |arbitration|inst22                                                                                                             ; out0             ;
; |arbitration|busreq0                                                                                                          ; |arbitration|busreq0                                                                                                            ; pin_out          ;
; |arbitration|busreq3                                                                                                          ; |arbitration|busreq3                                                                                                            ; pin_out          ;
; |arbitration|busreq2                                                                                                          ; |arbitration|busreq2                                                                                                            ; pin_out          ;
; |arbitration|address[2]                                                                                                       ; |arbitration|address[2]                                                                                                         ; pin_out          ;
; |arbitration|address[1]                                                                                                       ; |arbitration|address[1]                                                                                                         ; pin_out          ;
; |arbitration|address[0]                                                                                                       ; |arbitration|address[0]                                                                                                         ; pin_out          ;
; |arbitration|gdfx_temp0[2]                                                                                                    ; |arbitration|gdfx_temp0[2]                                                                                                      ; out0             ;
; |arbitration|gdfx_temp0[1]                                                                                                    ; |arbitration|gdfx_temp0[1]                                                                                                      ; out0             ;
; |arbitration|gdfx_temp0[0]                                                                                                    ; |arbitration|gdfx_temp0[0]                                                                                                      ; out0             ;
; |arbitration|output0[3]                                                                                                       ; |arbitration|output0[3]                                                                                                         ; pin_out          ;
; |arbitration|output0[2]                                                                                                       ; |arbitration|output0[2]                                                                                                         ; pin_out          ;
; |arbitration|output0[1]                                                                                                       ; |arbitration|output0[1]                                                                                                         ; pin_out          ;
; |arbitration|gdfx_temp1[3]                                                                                                    ; |arbitration|gdfx_temp1[3]                                                                                                      ; out0             ;
; |arbitration|gdfx_temp1[2]                                                                                                    ; |arbitration|gdfx_temp1[2]                                                                                                      ; out0             ;
; |arbitration|gdfx_temp1[1]                                                                                                    ; |arbitration|gdfx_temp1[1]                                                                                                      ; out0             ;
; |arbitration|output1[2]                                                                                                       ; |arbitration|output1[2]                                                                                                         ; pin_out          ;
; |arbitration|output2[3]                                                                                                       ; |arbitration|output2[3]                                                                                                         ; pin_out          ;
; |arbitration|output2[2]                                                                                                       ; |arbitration|output2[2]                                                                                                         ; pin_out          ;
; |arbitration|output2[1]                                                                                                       ; |arbitration|output2[1]                                                                                                         ; pin_out          ;
; |arbitration|output3[3]                                                                                                       ; |arbitration|output3[3]                                                                                                         ; pin_out          ;
; |arbitration|output3[1]                                                                                                       ; |arbitration|output3[1]                                                                                                         ; pin_out          ;
; |arbitration|output4[2]                                                                                                       ; |arbitration|output4[2]                                                                                                         ; pin_out          ;
; |arbitration|slave:inst18|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]    ; |arbitration|slave:inst18|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |arbitration|slave:inst18|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]           ; |arbitration|slave:inst18|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |arbitration|slave:inst13|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]    ; |arbitration|slave:inst13|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |arbitration|slave:inst13|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]           ; |arbitration|slave:inst13|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |arbitration|slave:inst12|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]    ; |arbitration|slave:inst12|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |arbitration|slave:inst12|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]           ; |arbitration|slave:inst12|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |arbitration|slave:inst11|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]    ; |arbitration|slave:inst11|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |arbitration|slave:inst11|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]           ; |arbitration|slave:inst11|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |arbitration|slave:inst10|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]    ; |arbitration|slave:inst10|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |arbitration|slave:inst10|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]           ; |arbitration|slave:inst10|lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |arbitration|master:inst4|inst18                                                                                              ; |arbitration|master:inst4|inst18                                                                                                ; out0             ;
; |arbitration|master:inst4|inst20                                                                                              ; |arbitration|master:inst4|inst20                                                                                                ; out0             ;
; |arbitration|master:inst4|inst15                                                                                              ; |arbitration|master:inst4|inst15                                                                                                ; out0             ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0    ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0      ; sumout           ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0    ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1    ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1      ; sumout           ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1    ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2    ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2      ; sumout           ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[2]  ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]               ; regout           ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[1]  ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]               ; regout           ;
; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[0]  ; |arbitration|master:inst4|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]               ; regout           ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0             ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1             ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout               ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0             ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1             ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout               ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1             ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout               ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |arbitration|master:inst4|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |arbitration|master:inst4|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |arbitration|master:inst4|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |arbitration|master:inst4|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |arbitration|master:inst4|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|master:inst4|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]          ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2       ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3       ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4       ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5     ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5       ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4]   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]                ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[3]   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3]                ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[2]   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2]                ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[1]   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1]                ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[0]   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0]                ; regout           ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]          ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
; |arbitration|master:inst4|RS-trigger:inst14|inst6                                                                             ; |arbitration|master:inst4|RS-trigger:inst14|inst6                                                                               ; out0             ;
; |arbitration|master:inst4|RS-trigger:inst14|inst5                                                                             ; |arbitration|master:inst4|RS-trigger:inst14|inst5                                                                               ; out0             ;
; |arbitration|master:inst4|RS-trigger:inst14|inst                                                                              ; |arbitration|master:inst4|RS-trigger:inst14|inst                                                                                ; out0             ;
; |arbitration|master:inst4|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                    ; |arbitration|master:inst4|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; regout           ;
; |arbitration|master:inst6|inst15                                                                                              ; |arbitration|master:inst6|inst15                                                                                                ; out0             ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0    ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0      ; sumout           ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0    ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1    ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1      ; sumout           ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1    ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2    ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2      ; sumout           ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[2]  ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]               ; regout           ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[1]  ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]               ; regout           ;
; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[0]  ; |arbitration|master:inst6|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]               ; regout           ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0             ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1             ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout               ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0             ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1             ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout               ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0             ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1             ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout               ; |arbitration|master:inst6|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |arbitration|master:inst6|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |arbitration|master:inst6|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |arbitration|master:inst6|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|master:inst6|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]          ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2       ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3       ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4       ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5     ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5       ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4]   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]                ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[3]   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3]                ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[2]   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2]                ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[1]   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1]                ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[0]   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0]                ; regout           ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]          ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
; |arbitration|master:inst6|RS-trigger:inst14|inst6                                                                             ; |arbitration|master:inst6|RS-trigger:inst14|inst6                                                                               ; out0             ;
; |arbitration|master:inst6|RS-trigger:inst14|inst5                                                                             ; |arbitration|master:inst6|RS-trigger:inst14|inst5                                                                               ; out0             ;
; |arbitration|master:inst6|RS-trigger:inst14|inst                                                                              ; |arbitration|master:inst6|RS-trigger:inst14|inst                                                                                ; out0             ;
; |arbitration|master:inst6|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                    ; |arbitration|master:inst6|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; regout           ;
; |arbitration|arbitr:inst25|inst23                                                                                             ; |arbitration|arbitr:inst25|inst23                                                                                               ; out0             ;
; |arbitration|master:inst|inst19                                                                                               ; |arbitration|master:inst|inst19                                                                                                 ; out0             ;
; |arbitration|master:inst|inst15                                                                                               ; |arbitration|master:inst|inst15                                                                                                 ; out0             ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0     ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0       ; sumout           ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0     ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1     ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1       ; sumout           ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1     ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2     ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2       ; sumout           ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[2]   ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                ; regout           ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[1]   ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                ; regout           ;
; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[0]   ; |arbitration|master:inst|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                ; regout           ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0              ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0                ; out0             ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1              ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1                ; out0             ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout                ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout                  ; out0             ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0              ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0                ; out0             ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1              ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1                ; out0             ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout                ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout                  ; out0             ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1              ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1                ; out0             ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout                ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout                  ; out0             ;
; |arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |arbitration|master:inst|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |arbitration|master:inst|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |arbitration|master:inst|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |arbitration|master:inst|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |arbitration|master:inst|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |arbitration|master:inst|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                    ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                      ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0  ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0    ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]    ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]           ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]             ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]           ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]             ; out0             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0        ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1        ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2        ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3        ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4      ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4        ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[3]    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3]                 ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[2]    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2]                 ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[1]    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1]                 ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[0]    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0]                 ; regout           ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                    ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                      ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0  ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0    ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]    ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]           ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]             ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]           ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]             ; out0             ;
; |arbitration|master:inst|RS-trigger:inst14|inst6                                                                              ; |arbitration|master:inst|RS-trigger:inst14|inst6                                                                                ; out0             ;
; |arbitration|master:inst|RS-trigger:inst14|inst5                                                                              ; |arbitration|master:inst|RS-trigger:inst14|inst5                                                                                ; out0             ;
; |arbitration|master:inst|RS-trigger:inst14|inst                                                                               ; |arbitration|master:inst|RS-trigger:inst14|inst                                                                                 ; out0             ;
; |arbitration|master:inst|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                     ; |arbitration|master:inst|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                       ; regout           ;
; |arbitration|master:inst3|inst15                                                                                              ; |arbitration|master:inst3|inst15                                                                                                ; out0             ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0    ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0      ; sumout           ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0    ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1    ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1      ; sumout           ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1    ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2    ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2      ; sumout           ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[2]  ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]               ; regout           ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[1]  ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]               ; regout           ;
; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[0]  ; |arbitration|master:inst3|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]               ; regout           ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0             ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1             ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout               ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0             ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1             ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout               ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w1_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0             ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1             ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~1               ; out0             ;
; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout               ; |arbitration|master:inst3|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout                 ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2       ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3       ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4     ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4       ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[3]   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3]                ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[2]   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2]                ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[1]   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1]                ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[0]   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0]                ; regout           ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
; |arbitration|master:inst3|RS-trigger:inst14|inst6                                                                             ; |arbitration|master:inst3|RS-trigger:inst14|inst6                                                                               ; out0             ;
; |arbitration|master:inst3|RS-trigger:inst14|inst5                                                                             ; |arbitration|master:inst3|RS-trigger:inst14|inst5                                                                               ; out0             ;
; |arbitration|master:inst3|RS-trigger:inst14|inst                                                                              ; |arbitration|master:inst3|RS-trigger:inst14|inst                                                                                ; out0             ;
; |arbitration|master:inst3|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                    ; |arbitration|master:inst3|RS-trigger:inst14|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; regout           ;
; |arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                ; |arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                  ; out0             ;
; |arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                ; |arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                  ; out0             ;
; |arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                ; |arbitration|master:inst4|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                  ; out0             ;
; |arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                ; |arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                  ; out0             ;
; |arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                ; |arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                  ; out0             ;
; |arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                ; |arbitration|master:inst6|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                  ; out0             ;
; |arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                 ; |arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                   ; out0             ;
; |arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                 ; |arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                   ; out0             ;
; |arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                 ; |arbitration|master:inst|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                   ; out0             ;
; |arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                ; |arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~0                  ; out0             ;
; |arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                ; |arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~1                  ; out0             ;
; |arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                ; |arbitration|master:inst3|lpm_compare1:inst17|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|op_1~2                  ; out0             ;
; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0             ; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0               ; out0             ;
; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1             ; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1               ; out0             ;
; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2             ; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2               ; out0             ;
; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3             ; |arbitration|master:inst4|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3               ; out0             ;
; |arbitration|master:inst4|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0             ; |arbitration|master:inst4|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0             ; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1             ; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2             ; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3             ; |arbitration|master:inst6|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0             ; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1             ; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~2             ; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~2               ; out0             ;
; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~3             ; |arbitration|master:inst6|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~3               ; out0             ;
; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0              ; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0                ; out0             ;
; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1              ; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1                ; out0             ;
; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2              ; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2                ; out0             ;
; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3              ; |arbitration|master:inst|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3                ; out0             ;
; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0             ; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0               ; out0             ;
; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1             ; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1               ; out0             ;
; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2             ; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2               ; out0             ;
; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3             ; |arbitration|master:inst3|lpm_add_sub2:inst26|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3               ; out0             ;
; |arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0             ; |arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~0               ; out0             ;
; |arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1             ; |arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~1               ; out0             ;
; |arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~2             ; |arbitration|master:inst3|lpm_add_sub3:inst29|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated|op_1~2               ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                               ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arbitration|output0[0]                                                                                                     ; |arbitration|output0[0]                                                                                                        ; pin_out          ;
; |arbitration|gdfx_temp1[0]                                                                                                  ; |arbitration|gdfx_temp1[0]                                                                                                     ; out0             ;
; |arbitration|output1[3]                                                                                                     ; |arbitration|output1[3]                                                                                                        ; pin_out          ;
; |arbitration|output1[0]                                                                                                     ; |arbitration|output1[0]                                                                                                        ; pin_out          ;
; |arbitration|output2[0]                                                                                                     ; |arbitration|output2[0]                                                                                                        ; pin_out          ;
; |arbitration|output3[2]                                                                                                     ; |arbitration|output3[2]                                                                                                        ; pin_out          ;
; |arbitration|output3[0]                                                                                                     ; |arbitration|output3[0]                                                                                                        ; pin_out          ;
; |arbitration|output4[3]                                                                                                     ; |arbitration|output4[3]                                                                                                        ; pin_out          ;
; |arbitration|output4[0]                                                                                                     ; |arbitration|output4[0]                                                                                                        ; pin_out          ;
; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|slave:inst13|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|slave:inst12|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|slave:inst10|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0           ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0              ; out0             ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |arbitration|master:inst6|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |arbitration|master:inst6|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0            ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5       ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6       ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7       ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]                ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]                ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]                ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]                ; regout           ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |arbitration|master:inst3|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |arbitration|master:inst3|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |arbitration|master:inst3|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |arbitration|master:inst3|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |arbitration|master:inst3|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |arbitration|master:inst3|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]               ; regout           ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                               ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arbitration|output1[1]                                                                                                     ; |arbitration|output1[1]                                                                                                        ; pin_out          ;
; |arbitration|output4[1]                                                                                                     ; |arbitration|output4[1]                                                                                                        ; pin_out          ;
; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |arbitration|slave:inst18|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |arbitration|slave:inst11|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |arbitration|master:inst4|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0           ; |arbitration|master:inst4|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0              ; out0             ;
; |arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst4|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |arbitration|master:inst4|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst4|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |arbitration|master:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst6|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |arbitration|master:inst6|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst6|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |arbitration|master:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0            ; |arbitration|master:inst|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_44e:auto_generated|l1_w2_n0_mux_dataout~0               ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |arbitration|master:inst|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5       ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6       ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7    ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7       ; sumout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]                ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]                ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]                ; regout           ;
; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4]  ; |arbitration|master:inst|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]                ; regout           ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |arbitration|master:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |arbitration|master:inst3|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |arbitration|master:inst3|lpm_compare0:inst11|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4] ; |arbitration|master:inst3|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]               ; regout           ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |arbitration|master:inst3|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Oct 28 01:13:54 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arbitration -c arbitration
Info: Using vector source file "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5/arbitration.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of arbitration.vwf called arbitration.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 60.0 ns on register "|arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|arbitration|master:inst3|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 160.0 ns on register "|arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 180.0 ns on register "|arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 180.0 ns on register "|arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 180.0 ns on register "|arbitration|master:inst4|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 240.0 ns on register "|arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 240.0 ns on register "|arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 240.0 ns on register "|arbitration|master:inst6|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 360.0 ns on register "|arbitration|master:inst|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[2]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      75.20 %
Info: Number of transitions in simulation is 16048
Info: Vector file arbitration.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Mon Oct 28 01:13:55 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


