<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</p>
        <p>Date: Thu Jul 25 14:24:51 2024
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0</td>
                <td>(1163, 0)</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_Y</td>
                <td>532</td>
            </tr>
            <tr>
                <td>2</td>
                <td>I_2/U0_GB0</td>
                <td>(1166, 1)</td>
                <td>I_2/U0_gbs_1</td>
                <td>19</td>
            </tr>
            <tr>
                <td>3</td>
                <td>I_2/U0</td>
                <td>(1154, 0)</td>
                <td>I_2/U0_Y</td>
                <td>14</td>
            </tr>
            <tr>
                <td>4</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_GB0</td>
                <td>(1175, 0)</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_gbs_1</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>CLK100MHZ</td>
                <td>R18</td>
                <td>HSIO56PB0/CLKIN_N_8/CCC_NE_CLKIN_N_8/CCC_NE_PLL1_OUT0</td>
                <td>CLK100MHZ_ibuf/U_IOPAD:Y</td>
                <td>(2028, 169)</td>
                <td>I_2/U0_GB0</td>
                <td>CLK100MHZ_ibuf/YIN</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>CLK100MHZ</td>
                <td>R18</td>
                <td>HSIO56PB0/CLKIN_N_8/CCC_NE_CLKIN_N_8/CCC_NE_PLL1_OUT0</td>
                <td>CLK100MHZ_ibuf/U_IOPAD:Y</td>
                <td>(2028, 169)</td>
                <td>I_2/U0</td>
                <td>CLK100MHZ_ibuf/YIN</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>(1140, 10)</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td>ROUTED</td>
                <td>3</td>
            </tr>
            <tr>
                <td>2</td>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>(1140, 10)</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_GB0</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td>ROUTED</td>
                <td>3</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <p>(none)</p>
        <h2>CCC Input Connections</h2>
        <p>(none)</p>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0</td>
                <td>(1163, 0)</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_Y</td>
                <td>532</td>
                <td>1</td>
                <td>(731, 43)</td>
                <td>258</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(731, 70)</td>
                <td>274</td>
            </tr>
            <tr>
                <td>2</td>
                <td>I_2/U0_GB0</td>
                <td>(1166, 1)</td>
                <td>I_2/U0_gbs_1</td>
                <td>19</td>
                <td/>
                <td>(1598, 17)</td>
                <td>19</td>
            </tr>
            <tr>
                <td>3</td>
                <td>I_2/U0</td>
                <td>(1154, 0)</td>
                <td>I_2/U0_Y</td>
                <td>14</td>
                <td/>
                <td>(727, 17)</td>
                <td>14</td>
            </tr>
            <tr>
                <td>4</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_GB0</td>
                <td>(1175, 0)</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_gbs_1</td>
                <td>1</td>
                <td/>
                <td>(1601, 16)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>3</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>4</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>9</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>58</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
