Donald Alpert , Dror Avnon, Architecture of the Pentium Microprocessor, IEEE Micro, v.13 n.3, p.11-21, May 1993[doi>10.1109/40.216745]
ANDERSON, S. F. ET AL. 1967. The IBM System/ 360 Model 91: Floating-point execution unit. IBM J. Res. (Jan.) 34-53.
Tom Asprey , Gregory S. Averill , Eric DeLano , Russ Mason , Bill Weiner , Jeff Yetter, Performance Features of the PA7100 Microprocessor, IEEE Micro, v.13 n.3, p.22-35, May 1993[doi>10.1109/40.216746]
ATKINS, D.E. 1968. Higher-radix division using estimates of the divisor and partial remainders. IEEE Trans. Comput. (Oct.) 925-934.
P. Bannon , J. Keller, Internal architecture of Alpha 21164 microprocessor, Proceedings of the 40th IEEE Computer Society International Conference, p.79, March 05-09, 1995
Michael K. Becker , Michael S. Allen , Charles R. Moore , John S. Muhich , David P. Tuttle, The Power PC 601 Microprocessor, IEEE Micro, v.13 n.5, p.54-68, September 1993[doi>10.1109/40.238002]
BERRY, M., CHEN, D., KOSS, P., AND KUCK, D. 1988. The Perfect Club benchmarks: Effective performance evaluation of supercomputers. CSRD Rep. No. 827, Center for Supercomputing Research and Development, University of Illinois at Urbana-Champaign, Nov.
BERRY, M., CYBENKO, G., AND LARSON, J. 1991. Scientific benchmark characterizations. Parallel Comput. (Dec.) 1173-1194.
BRIGGS, W. S. AND MATULA, D.W. 1993. A 17 ~ 69 multiply and add unit with redundant binary feedback and single cycle latency. In Proceedings of the 11th IEEE Symposium on Computer Arithmetic, June 163-170.
Brad Burgess , Nasr Ullah , Peter Van Overen , Deene Ogden, The PowerPC 603 microprocessor, Communications of the ACM, v.37 n.6, p.34-42, June 1994[doi>10.1145/175208.175212]
CASE, B. 1995. SPEC95 retires SPEC92. Microprocessor Rep. (Aug.) 11-14.
T. Coe , P. T. P. Tang, It Takes Six Ones To Reach a Flaw, Proceedings of the 12th Symposium on Computer Arithmetic, p.140, July 19-21, 1995
CONTE, T.M. 1993. Architectural resource requirements of contemporary benchmarks: A wish list. In Proceedings of the 26th Annual Hawaii International Conference on System Sciences, IEEE, Jan. 517-529.
DARLEY, H. M. ET AL. 1989. Floating-point/integer processor with divide and square root functions. U.S. Patent 4,878,190, Oct.
Merrick Darley , Bill Kronlage , Dvaid Bural , Bob Churchill , David Pulling , Paul Wang , Rick Iwamoto , Larry Yang, The TMS390C602A Floating-Point Coprocessor for Sparc Systems, IEEE Micro, v.10 n.3, p.36-47, May 1990[doi>10.1109/40.56324]
DIXIT, K.M. 1991. The SPEC benchmarks. Parallel Computing, (Dec.) 1195-1209.
MiloTs Dragutin Ercegovac , Tomas Lang, Division and Square Root: Digit-Recurrence Algorithms and Implementations, Kluwer Academic Publishers, Norwell, MA, 1994
ERCEGOVAC, M.D., LANG, T., AND MONTUSCHI, P. 1993. Very high radix division with selection by rounding and prescaling. In Proceedings of the 11th IEEE Symposium on Computer Arithmetic, IEEE, June 112-119.
FOWLER, D. L. AND SMITH, J.E. 1989. An accurate, high speed implementation of division by reciprocal approximation. In Proceedings of the 9th IEEE Symposium on Computer Arithmetic, Sept. 60-67.
FRANTZESKAKIS, E. N. AND LIU, K. J.R. 1994. A class of square root and division free algorithms and architectures for QRD-based adaptive signal processing. IRE Trans. Signal Process. (Sept.) 2455-2469.
GOLUB, G. H. AND VAN LOAN, C.F. 1989. Matrix Computations. The Johns Hopkins University Press, Baltimore, Second Ed.
D. Greenley , J. Bauman , D. Chang , D. Chen , R. Eltejaein , P. Ferolito , P. Fu , R. Garner , D. Greenhill , H. Grewal , K. Holdbrook , B. Kim , L. Kohn , H. Kwan , M. Levitt , G. Maturana , D. Mrazek , C. Narasimhaiah , K. Normoyle , N. Parveen , P. Patel , A. Prabhu , M. Tremblay , M. Wong , L. Yang , K. Yarlagadda , R. Yu , R. Yung , G. Zyner, UltraSPARC: the next generation superscalar 64-bit SPARC, Proceedings of the 40th IEEE Computer Society International Conference, p.442, March 05-09, 1995
T Gross, Software implementation of floating-point arithmetic on a reduced-instruction-set, Journal of Parallel and Distributed Computing, v.2 n.4, p.362-375, November 1985[doi>10.1016/0743-7315(85)90020-6]
GWENNAP, L. 1994. PA-7200 enables inexpensive MP systems: HP's next-generation PA- RISC also contains unique "assist" cache. Microprocessor Rep. (Jan.).
GWENNAP, L. 1995a. Hal reveals multichip SPARC processor: High-performance CPU for Hal systems only--no merchant sales. Microprocessor Rep. 9, 3 (Mar.) 1,6-11.
GWENNAP, L. 1995b. Intel's P6 uses decoupled superscalar design: Next generation of x86 integrates L2 cache in package with CPU. Microprocessor Rep. 9, 2 (Feb.) 9-15.
David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
D. Hunt, Advanced performance features of the 64-bit PA-8000, Proceedings of the 40th IEEE Computer Society International Conference, p.123, March 05-09, 1995
IEEE STANDARD FOR BINARY FLOATING-POINT ARITHMETIC. 1985. New York ANSI/IEEE Std. 754--1985, Aug.
Egil Juliussen, Which low-end workstation?, IEEE Spectrum, v.31 n.4, p.51-65, April 1994[doi>10.1109/6.272235]
H. Kabuo , T. Taniguchi , A. Miyoshi , H. Yamashita , M. Urano , H. Edamatsu , S. Kuninobu, Accurate Rounding Scheme for the Newton-Raphson Method Using Redundant Binary Representation, IEEE Transactions on Computers, v.43 n.1, p.43-51, January 1994[doi>10.1109/12.250608]
KAHAN, W. 1994. Using MathCAD 3.1 on a Mac, Aug.
Les Kohn , Neal Margulis, Introducing the Intel i860 64-Bit Microprocessor, IEEE Micro, v.9 n.4, p.15-30, July 1989[doi>10.1109/40.31485]
T. Lang , P. Montuschi, Very-high radix combined division and square root with prescaling and selection by rounding, Proceedings of the 12th Symposium on Computer Arithmetic, p.124, July 19-21, 1995
Lu, P. Y. AND DAWALLU, K. 1989. A VLSI module for IEEE floating-pont multiplication/division/square root. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, 366-368.
P. W. Markstein, Computation of elementary functions on the IBM RISC System/6000 processor, IBM Journal of Research and Development, v.34 n.1, p.111-119, Jan. 1990[doi>10.1147/rd.341.0111]
Gensoh Matsubara , Nobuhiro Ide , Haruyuki Tago , Seigo Suzuki , Nobuyuki Goto, 30-ns 55-b Radix 2 Division and Square Root Using a Self-Timed Circuit, Proceedings of the 12th Symposium on Computer Arithmetic, p.98, July 19-21, 1995
Edward McLellan, The Alpha AXP Architecture and 21064 Processor, IEEE Micro, v.13 n.3, p.36-47, May 1993[doi>10.1109/40.216747]
McQUILLAN, S. E. AND MCCANNY, J.V. 1991. A VLSI architecture for multiplication, division, and square root. In Proceedings of the 1991 International Conference on Acoustics, Speech and Signal Processing, IEEE, May 1205-1208.
McQUILLAN, S.E., MCCANNY, J.V., AND HAMILL, R. 1993. New algorithms and VLSI architectures for SRT division and square root. In Proceedings of the 11th IEEE Symposium on Computer Arithmetic, IEEE, June 80-86.
MIPS TECHNOLOGIES, INC. 1994a. Mountain View, CA. RIO000 Microprocessor: Product Overview, Oct.
MIPS TECHNOLOGIES, INC. 1994b. Mountain View, CA. R8000 Microprocessor Chip Set: Product Overview, Aug.
Sunil Mirapuri , Michael Woodacre , Nader Vasseghi, The Mips R4000 Processor, IEEE Micro, v.12 n.2, p.10-22, March 1992[doi>10.1109/40.127580]
MISRA, M. 1990. IBM RISC System~6000 Technology. IBM.
MOLER, C. 1995. A tale of two numbers. SIAM News 28, 1 Jan. 1,16.
R. K. Montoye , E. Hokenek , S. L. Runyon, Design of the IBM RISC System/6000 floating-point execution unit, IBM Journal of Research and Development, v.34 n.1, p.59-70, Jan. 1990[doi>10.1147/rd.341.0059]
Stuart F. Oberman , Michael J. Flynn, An Analysis of Division Algorithms and Implementations, Stanford University, Stanford, CA, 1995
Stuart F. Oberman , Michael J. Flynn, Design Issues in Floating-Point Division, Stanford University, Stanford, CA, 1994
PENG, V., SAMUDRALA, S., AND GAVRIELOV, M. 1987. On the implementation of shifters, multipliers, and dividers in VLSI floating point units. In Proceedings of the 8th IEEE Symposium on Computer Arithmetic, IEEE, May 95-102.
SARMA, D. D. AND MATULA, D.W. 1993. Measuring the accuracy of ROM reciprocal tables. In Proceedings of the 11th IEEE Symposium on Computer Arithmetic, (June) 95-102.
Debjit Das Sarma , David W. Matula, Faithful Bipartite ROM Reciprocal Tables, Proceedings of the 12th Symposium on Computer Arithmetic, p.17, July 19-21, 1995
Norman R. Scott, Computer number systems and arithmetic, Prentice-Hall, Inc., Upper Saddle River, NJ, 1984
SHARANGPANI, H.P. AND BARTON, M.L. 1994. Statistical analysis of floating point flaw in the PentiumTM processor. Tech. Rep., Intel Corporation, Nov.
SIMHA, S. 1993. R4400 Microprocessor: Product Information. MIPS Technologies, Inc., Mountain View, CA. Sept.
S. Peter Song , Marvin Denman , Joe Chang, The PowerPC 604 RISC microprocessor, IEEE Micro, v.14 n.5, p.8-17, October 1994[doi>10.1109/MM.1994.363071]
STEARNS, C.C. 1989. Subtractive floating-point division and square root for VLSI DSP. In European Conference on Circuit Theory and Design. Sept. 405-409.
SUN MICROSYSTEMS COMPUTER CORPORATION. 1992. Mountain View, CA. The SuperSPARCTM Microprocessor, May.
TAYLOR, G.S. 1985. Radix 16 SRT dividers with overlapped quotient selection stages. In Proceedings of the 7th IEEE Symposium on Computer Arithmetic, IEEE, June 64-71.
Shlomo Waser , Michael J. Flynn, Introduction to Arithmetic for Digital Systems Designers, Harcourt Brace College Publishers, 1995
WEICKER, R.P. 1991. A detailed look at some popular benchmarks. Parallel Computing, (Dec.) 1153-1172.
Steven V. White , Phil D. Hester , Jack W. Kemp , G. Jeanette McWilliams, How Does Processor MHZ Relate to End-User Performance? Part I, IEEE Micro, v.13 n.4, p.8-16, July 1993[doi>10.1109/40.229710]
WHITE, S.W. 1994. POWER2: Architecture and performance. In Digest of Papers: COMPCON Spring 1994, IEEE, Feb. 384-388.
WILLIAMS, T.E. 1991. A zero-overhead selftimed 160-ns 54-b CMOS divider. IEEE J. Solid-State Circuits, Nov. 1651-1661.
Derek Wong , Michael Flynn, Fast Division Using Accurate Quotient Approximations to Reduce the Number of Iterations, IEEE Transactions on Computers, v.41 n.8, p.981-995, August 1992[doi>10.1109/12.156541]
