{"vcs1":{"timestamp_begin":1678130600.666936515, "rt":0.38, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1678130601.106692216, "rt":0.39, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678130601.545438069, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678130600.361316941}
{"VCS_COMP_START_TIME": 1678130600.361316941}
{"VCS_COMP_END_TIME": 1678130601.812579356}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338628}}
{"stitch_vcselab": {"peak_mem": 238960}}
