{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1602362682743 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1602362682745 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1602362684511 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1602362684515 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1602362684516 ""}
{ "Info" "" "" "2020.10.10.13:45:13 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.10.10.13:45:13 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1602362713240 ""}
{ "Info" "" "" "2020.10.10.13:45:13 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.10.10.13:45:13 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1602362713250 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.10.10.13:45:41 Info: Saving generation log to C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system" {  } {  } 0 0 "2020.10.10.13:45:41 Info: Saving generation log to C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system" 0 0 "Shell" 0 -1 1602362741266 ""}
{ "Info" "" "" "2020.10.10.13:45:41 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.10.10.13:45:41 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1602362741267 ""}
{ "Info" "" "" "2020.10.10.13:45:41 Info: qsys-generate C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.10.10.13:45:41 Info: qsys-generate C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1602362741273 ""}
{ "Info" "soc_system.qsys" "" "2020.10.10.13:45:41 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2020.10.10.13:45:41 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1602362741314 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Reading input file" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Reading input file" 0 0 "Shell" 0 -1 1602362742458 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1602362742462 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1602362742462 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1602362742463 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1602362742464 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1602362742465 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1602362742467 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1602362742488 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1602362742489 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1602362742490 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1602362742490 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1602362742491 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1602362742492 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1602362742492 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1602362742493 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1602362742494 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1602362742494 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Building connections" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Building connections" 0 0 "Shell" 0 -1 1602362742495 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Parameterizing connections" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1602362742497 ""}
{ "Info" "" "" "2020.10.10.13:45:42 Info: Validating" {  } {  } 0 0 "2020.10.10.13:45:42 Info: Validating" 0 0 "Shell" 0 -1 1602362742499 ""}
{ "Info" "" "" "2020.10.10.13:45:56 Info: Done reading input file" {  } {  } 0 0 "2020.10.10.13:45:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1602362756041 ""}
{ "Info" "" "" "2020.10.10.13:46:03 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.10.10.13:46:03 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1602362763688 ""}
{ "Info" "" "" "2020.10.10.13:46:03 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.10.13:46:03 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1602362763688 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.10.10.13:46:03 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.10.10.13:46:03 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1602362763689 ""}
{ "Warning" "" "" "2020.10.10.13:46:03 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.10.10.13:46:03 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1602362763689 ""}
{ "Warning" "" "" "2020.10.10.13:46:03 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.10.10.13:46:03 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1602362763689 ""}
{ "Info" "" "" "2020.10.10.13:46:03 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.10.10.13:46:03 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1602362763692 ""}
{ "Info" "" "" "2020.10.10.13:46:03 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.10.10.13:46:03 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1602362763692 ""}
{ "Info" "" "" "2020.10.10.13:46:03 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.10.10.13:46:03 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1602362763693 ""}
{ "Info" "" "" "2020.10.10.13:46:05 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2020.10.10.13:46:05 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1602362765157 ""}
{ "Info" "" "" "2020.10.10.13:46:19 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.10.10.13:46:19 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1602362779266 ""}
{ "Warning" "" "" "2020.10.10.13:46:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.10.10.13:46:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1602362780728 ""}
{ "Warning" "" "" "2020.10.10.13:46:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.10.10.13:46:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1602362780728 ""}
{ "Warning" "" "" "2020.10.10.13:46:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.10.13:46:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1602362780730 ""}
{ "Warning" "" "" "2020.10.10.13:46:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.10.13:46:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1602362780731 ""}
{ "Info" "" "" "2020.10.10.13:46:34 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2020.10.10.13:46:34 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1602362794205 ""}
{ "Info" "" "" "2020.10.10.13:46:34 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.10.10.13:46:34 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1602362794216 ""}
{ "Info" "" "" "2020.10.10.13:46:34 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.10.10.13:46:34 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1602362794997 ""}
{ "Info" "" "" "2020.10.10.13:46:35 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.10.13:46:35 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1602362795543 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.10.10.13:46:35 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.10.10.13:46:35 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1602362795546 ""}
{ "Warning" "" "" "2020.10.10.13:46:35 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.10.10.13:46:35 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1602362795547 ""}
{ "Warning" "" "" "2020.10.10.13:46:35 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.10.10.13:46:35 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1602362795548 ""}
{ "Info" "" "" "2020.10.10.13:46:42 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.10.10.13:46:42 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1602362802177 ""}
{ "Info" "" "" "2020.10.10.13:46:42 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2020.10.10.13:46:42 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1602362802182 ""}
{ "Info" "" "" "2020.10.10.13:46:42 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.10.13:46:42 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1602362802197 ""}
{ "Info" "  ]" "" "2020.10.10.13:46:42 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0003_jtag_uart_gen" {  } {  } 0 0 "2020.10.10.13:46:42 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0003_jtag_uart_gen" 0 0 "Shell" 0 -1 1602362802197 ""}
{ "Info" "" "" "2020.10.10.13:46:42 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.10.13:46:42 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1602362802685 ""}
{ "Info" "" "" "2020.10.10.13:46:42 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.10.10.13:46:42 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1602362802693 ""}
{ "Info" "" "" "2020.10.10.13:46:42 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.10.10.13:46:42 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1602362802702 ""}
{ "Info" "  ]" "" "2020.10.10.13:46:42 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2020.10.10.13:46:42 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1602362802702 ""}
{ "Info" "" "" "2020.10.10.13:46:43 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.10.10.13:46:43 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1602362803281 ""}
{ "Info" "" "" "2020.10.10.13:46:43 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2020.10.10.13:46:43 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1602362803291 ""}
{ "Info" "" "" "2020.10.10.13:46:43 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.10.10.13:46:43 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1602362803307 ""}
{ "Info" "" "" "2020.10.10.13:46:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:46:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362812021 ""}
{ "Info" "" "" "2020.10.10.13:46:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:46:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362813215 ""}
{ "Info" "" "" "2020.10.10.13:46:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:46:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362814417 ""}
{ "Info" "" "" "2020.10.10.13:46:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:46:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362815698 ""}
{ "Info" "" "" "2020.10.10.13:47:01 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.10.10.13:47:01 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1602362821788 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1602362825513 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1602362825526 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1602362825533 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1602362825543 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1602362825580 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1602362825620 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1602362825627 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1602362825636 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1602362825642 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1602362825651 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1602362825664 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1602362825672 ""}
{ "Info" "" "" "2020.10.10.13:47:05 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.10.10.13:47:05 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1602362825854 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1602362828484 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1602362828493 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1602362828498 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1602362828509 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1602362828516 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1602362828525 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1602362828545 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1602362828561 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1602362828579 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1602362828595 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1602362828615 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1602362828630 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1602362828639 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828647 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828648 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1602362828664 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828693 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828694 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828695 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1602362828702 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1602362828712 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1602362828720 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1602362828740 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1602362828759 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828763 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1602362828775 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828778 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1602362828784 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1602362828794 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1602362828804 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1602362828821 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828826 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1602362828843 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828847 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1602362828862 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828866 ""}
{ "Info" "" "" "2020.10.10.13:47:08 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2020.10.10.13:47:08 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1602362828872 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828876 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362828877 ""}
{ "Info" "" "" "2020.10.10.13:47:11 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.10.10.13:47:11 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1602362831293 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1602362833618 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1602362833630 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833633 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833634 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833634 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1602362833650 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1602362833667 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1602362833674 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1602362833686 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833691 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1602362833696 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1602362833711 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833714 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1602362833807 ""}
{ "Info" "verbosity_pkg.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833808 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833808 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833809 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833809 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833810 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833810 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1602362833811 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1602362833833 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.10.10.13:47:13 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1602362833841 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" {  } {  } 0 0 "2020.10.10.13:47:13 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" 0 0 "Shell" 0 -1 1602362833843 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.10.10.13:47:13 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1602362833881 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1602362833881 ""}
{ "Info" "" "" "2020.10.10.13:47:13 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.10.10.13:47:13 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1602362833882 ""}
{ "Info" " --use-relative-paths=true" "" "2020.10.10.13:47:13 Info: sim-script-gen --spd=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:13 Info: sim-script-gen --spd=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362833882 ""}
{ "Info" " --use-relative-paths=true" "" "2020.10.10.13:47:13 Info: Doing: ip-make-simscript --spd=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:13 Info: Doing: ip-make-simscript --spd=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362833887 ""}
{ "Info" " directory:" "" "2020.10.10.13:47:15 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:15 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362835245 ""}
{ "Info" "msim_setup.tcl" "" "2020.10.10.13:47:15 Info:     mentor" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     mentor" 0 0 "Shell" 0 -1 1602362835255 ""}
{ "Info" " directory:" "" "2020.10.10.13:47:15 Info: Generating the following file(s) for VCS simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:15 Info: Generating the following file(s) for VCS simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362835271 ""}
{ "Info" "vcs_setup.sh" "" "2020.10.10.13:47:15 Info:     synopsys/vcs" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1602362835279 ""}
{ "Info" " directory:" "" "2020.10.10.13:47:15 Info: Generating the following file(s) for VCSMX simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:15 Info: Generating the following file(s) for VCSMX simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362835303 ""}
{ "Info" "synopsys_sim.setup" "" "2020.10.10.13:47:15 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1602362835309 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.10.10.13:47:15 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1602362835318 ""}
{ "Info" " directory:" "" "2020.10.10.13:47:15 Info: Generating the following file(s) for NCSIM simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:15 Info: Generating the following file(s) for NCSIM simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362835347 ""}
{ "Info" "cds.lib" "" "2020.10.10.13:47:15 Info:     cadence" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     cadence" 0 0 "Shell" 0 -1 1602362835352 ""}
{ "Info" "hdl.var" "" "2020.10.10.13:47:15 Info:     cadence" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     cadence" 0 0 "Shell" 0 -1 1602362835520 ""}
{ "Info" "ncsim_setup.sh" "" "2020.10.10.13:47:15 Info:     cadence" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     cadence" 0 0 "Shell" 0 -1 1602362835528 ""}
{ "Info" " directory" "" "2020.10.10.13:47:15 Info:     54 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     54 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1602362835528 ""}
{ "Info" " directory:" "" "2020.10.10.13:47:15 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:15 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362835533 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.10.10.13:47:15 Info:     aldec" {  } {  } 0 0 "2020.10.10.13:47:15 Info:     aldec" 0 0 "Shell" 0 -1 1602362835539 ""}
{ "Info" "." "" "2020.10.10.13:47:15 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.10.10.13:47:15 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1602362835539 ""}
{ "Info" "" "" "2020.10.10.13:47:15 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.10.10.13:47:15 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1602362835539 ""}
{ "Info" "" "" "2020.10.10.13:47:15 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.10.10.13:47:15 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1602362835540 ""}
{ "Info" "" "" "2020.10.10.13:47:15 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.10.10.13:47:15 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1602362835540 ""}
{ "Info" "" "" "2020.10.10.13:47:15 Info: qsys-generate C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.10.10.13:47:15 Info: qsys-generate C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1602362835540 ""}
{ "Info" "soc_system.qsys" "" "2020.10.10.13:47:15 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2020.10.10.13:47:15 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1602362835543 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Reading input file" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Reading input file" 0 0 "Shell" 0 -1 1602362836725 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1602362836733 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1602362836733 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1602362836734 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1602362836734 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1602362836734 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1602362836736 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1602362836741 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1602362836741 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1602362836741 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1602362836741 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1602362836742 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1602362836742 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1602362836743 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1602362836743 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1602362836744 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1602362836744 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Building connections" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Building connections" 0 0 "Shell" 0 -1 1602362836745 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Parameterizing connections" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1602362836747 ""}
{ "Info" "" "" "2020.10.10.13:47:16 Info: Validating" {  } {  } 0 0 "2020.10.10.13:47:16 Info: Validating" 0 0 "Shell" 0 -1 1602362836747 ""}
{ "Info" "" "" "2020.10.10.13:47:30 Info: Done reading input file" {  } {  } 0 0 "2020.10.10.13:47:30 Info: Done reading input file" 0 0 "Shell" 0 -1 1602362850633 ""}
{ "Info" "" "" "2020.10.10.13:47:38 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.10.10.13:47:38 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1602362858505 ""}
{ "Info" "" "" "2020.10.10.13:47:38 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.10.13:47:38 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1602362858506 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.10.10.13:47:38 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.10.10.13:47:38 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1602362858506 ""}
{ "Warning" "" "" "2020.10.10.13:47:38 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.10.10.13:47:38 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1602362858506 ""}
{ "Warning" "" "" "2020.10.10.13:47:38 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.10.10.13:47:38 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1602362858506 ""}
{ "Info" "" "" "2020.10.10.13:47:38 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.10.10.13:47:38 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1602362858508 ""}
{ "Info" "" "" "2020.10.10.13:47:38 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.10.10.13:47:38 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1602362858508 ""}
{ "Info" "" "" "2020.10.10.13:47:38 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.10.10.13:47:38 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1602362858508 ""}
{ "Info" "" "" "2020.10.10.13:47:39 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.10.10.13:47:39 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1602362859099 ""}
{ "Info" "" "" "2020.10.10.13:47:39 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.10.10.13:47:39 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1602362859099 ""}
{ "Info" "" "" "2020.10.10.13:47:39 Info:" {  } {  } 0 0 "2020.10.10.13:47:39 Info:" 0 0 "Shell" 0 -1 1602362859099 ""}
{ "Info" "" "" "2020.10.10.13:47:39 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.10.10.13:47:39 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1602362859099 ""}
{ "Info" "" "" "2020.10.10.13:47:39 Info: qsys-generate C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.10.10.13:47:39 Info: qsys-generate C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\troy\\Desktop\\my_first_hps-fpga_base\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1602362859100 ""}
{ "Info" "soc_system.qsys" "" "2020.10.10.13:47:39 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2020.10.10.13:47:39 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1602362859103 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Reading input file" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Reading input file" 0 0 "Shell" 0 -1 1602362860253 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1602362860254 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1602362860254 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1602362860255 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1602362860255 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1602362860255 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1602362860257 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1602362860261 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1602362860261 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1602362860262 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1602362860262 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1602362860263 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1602362860263 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1602362860263 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1602362860263 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1602362860264 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1602362860264 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Building connections" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Building connections" 0 0 "Shell" 0 -1 1602362860264 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Parameterizing connections" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1602362860266 ""}
{ "Info" "" "" "2020.10.10.13:47:40 Info: Validating" {  } {  } 0 0 "2020.10.10.13:47:40 Info: Validating" 0 0 "Shell" 0 -1 1602362860266 ""}
{ "Info" "" "" "2020.10.10.13:47:54 Info: Done reading input file" {  } {  } 0 0 "2020.10.10.13:47:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1602362874011 ""}
{ "Info" "" "" "2020.10.10.13:48:01 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.10.10.13:48:01 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1602362881565 ""}
{ "Info" "" "" "2020.10.10.13:48:01 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.10.13:48:01 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1602362881566 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.10.10.13:48:01 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.10.10.13:48:01 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1602362881566 ""}
{ "Warning" "" "" "2020.10.10.13:48:01 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.10.10.13:48:01 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1602362881566 ""}
{ "Warning" "" "" "2020.10.10.13:48:01 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.10.10.13:48:01 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1602362881566 ""}
{ "Info" "" "" "2020.10.10.13:48:01 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.10.10.13:48:01 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1602362881570 ""}
{ "Info" "" "" "2020.10.10.13:48:01 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.10.10.13:48:01 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1602362881570 ""}
{ "Info" "" "" "2020.10.10.13:48:01 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.10.10.13:48:01 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1602362881571 ""}
{ "Info" "" "" "2020.10.10.13:48:03 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.10.10.13:48:03 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1602362883736 ""}
{ "Info" "" "" "2020.10.10.13:48:15 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.10.10.13:48:15 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1602362895825 ""}
{ "Warning" "" "" "2020.10.10.13:48:17 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.10.10.13:48:17 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1602362897344 ""}
{ "Warning" "" "" "2020.10.10.13:48:17 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.10.10.13:48:17 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1602362897345 ""}
{ "Warning" "" "" "2020.10.10.13:48:17 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.10.13:48:17 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1602362897346 ""}
{ "Warning" "" "" "2020.10.10.13:48:17 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.10.10.13:48:17 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1602362897346 ""}
{ "Info" "" "" "2020.10.10.13:48:30 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2020.10.10.13:48:30 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1602362910414 ""}
{ "Info" "" "" "2020.10.10.13:48:30 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.10.10.13:48:30 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1602362910424 ""}
{ "Info" "" "" "2020.10.10.13:48:31 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.10.10.13:48:31 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1602362911160 ""}
{ "Info" "" "" "2020.10.10.13:48:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.10.10.13:48:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1602362911699 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.10.10.13:48:31 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.10.10.13:48:31 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1602362911704 ""}
{ "Warning" "" "" "2020.10.10.13:48:31 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.10.10.13:48:31 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1602362911706 ""}
{ "Warning" "" "" "2020.10.10.13:48:31 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.10.10.13:48:31 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1602362911707 ""}
{ "Info" "" "" "2020.10.10.13:48:37 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.10.10.13:48:37 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1602362917803 ""}
{ "Info" "" "" "2020.10.10.13:48:37 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2020.10.10.13:48:37 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1602362917808 ""}
{ "Info" "" "" "2020.10.10.13:48:37 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.10.13:48:37 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1602362917818 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2020.10.10.13:48:37 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0056_jtag_uart_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0056_jtag_uart_gen/" {  } {  } 0 0 "2020.10.10.13:48:37 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0056_jtag_uart_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0056_jtag_uart_gen/" 0 0 "Shell" 0 -1 1602362917819 ""}
{ "Info" "" "" "2020.10.10.13:48:38 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.10.10.13:48:38 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1602362918256 ""}
{ "Info" "" "" "2020.10.10.13:48:38 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.10.10.13:48:38 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1602362918261 ""}
{ "Info" "" "" "2020.10.10.13:48:38 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.10.10.13:48:38 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1602362918271 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.10.10.13:48:38 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0057_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0057_onchip_memory2_0_gen/" {  } {  } 0 0 "2020.10.10.13:48:38 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0057_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/troy/AppData/Local/Temp/alt8545_2995598998477360313.dir/0057_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1602362918271 ""}
{ "Info" "" "" "2020.10.10.13:48:38 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.10.10.13:48:38 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1602362918836 ""}
{ "Info" "" "" "2020.10.10.13:48:38 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2020.10.10.13:48:38 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1602362918848 ""}
{ "Info" "" "" "2020.10.10.13:48:38 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.10.10.13:48:38 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1602362918865 ""}
{ "Info" "" "" "2020.10.10.13:48:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:48:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362927428 ""}
{ "Info" "" "" "2020.10.10.13:48:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:48:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362928600 ""}
{ "Info" "" "" "2020.10.10.13:48:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:48:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362929756 ""}
{ "Info" "" "" "2020.10.10.13:48:50 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.10.10.13:48:50 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1602362930963 ""}
{ "Info" "" "" "2020.10.10.13:48:57 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.10.10.13:48:57 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1602362937063 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1602362940658 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1602362940664 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1602362940672 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1602362940678 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1602362940693 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1602362940721 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1602362940726 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1602362940730 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1602362940735 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1602362940739 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1602362940747 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1602362940757 ""}
{ "Info" "" "" "2020.10.10.13:49:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.10.10.13:49:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1602362940840 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1602362943409 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1602362943415 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1602362943421 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1602362943426 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1602362943434 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1602362943438 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1602362943458 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1602362943475 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1602362943492 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1602362943507 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1602362943526 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1602362943544 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1602362943552 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943557 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943558 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1602362943565 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943586 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943587 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943587 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1602362943592 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1602362943602 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1602362943612 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1602362943630 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1602362943647 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943652 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1602362943663 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943666 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1602362943672 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1602362943678 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1602362943685 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1602362943699 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943704 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1602362943722 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943726 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1602362943740 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943743 ""}
{ "Info" "" "" "2020.10.10.13:49:03 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2020.10.10.13:49:03 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1602362943746 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943750 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:03 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362943761 ""}
{ "Info" "" "" "2020.10.10.13:49:06 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.10.10.13:49:06 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1602362946180 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1602362948685 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1602362948692 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362948696 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362948696 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362948696 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1602362948710 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1602362948725 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1602362948733 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1602362948745 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362948748 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1602362948753 ""}
{ "Info" "" "" "2020.10.10.13:49:08 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.10.10.13:49:08 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1602362948769 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.10.10.13:49:08 Info: Reusing file C:/Users/troy/Desktop/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1602362948772 ""}
{ "Info" "" "" "2020.10.10.13:49:35 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.10.10.13:49:35 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1602362975764 ""}
{ "Info" "" "" "2020.10.10.13:49:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.10.10.13:49:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1602362975896 ""}
{ "Info" "" "" "2020.10.10.13:49:35 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.10.10.13:49:35 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1602362975905 ""}
{ "Info" "" "" "2020.10.10.13:49:35 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" {  } {  } 0 0 "2020.10.10.13:49:35 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" 0 0 "Shell" 0 -1 1602362975908 ""}
{ "Info" "" "" "2020.10.10.13:49:36 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.10.10.13:49:36 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1602362976859 ""}
{ "Info" "" "" "2020.10.10.13:49:36 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.10.10.13:49:36 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1602362976859 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1602362986656 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1602362986656 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1602362996076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602362996076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 13:49:56 2020 " "Processing ended: Sat Oct 10 13:49:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602362996076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:28 " "Elapsed time: 00:05:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602362996076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:09 " "Total CPU time (on all processors): 00:06:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602362996076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1602362996076 ""}
