
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011488 <.init>:
   11488:	push	{r3, lr}
   1148c:	bl	118dc <ftello64@plt+0x50>
   11490:	pop	{r3, pc}

Disassembly of section .plt:

00011494 <pthread_mutex_unlock@plt-0x14>:
   11494:	push	{lr}		; (str lr, [sp, #-4]!)
   11498:	ldr	lr, [pc, #4]	; 114a4 <pthread_mutex_unlock@plt-0x4>
   1149c:	add	lr, pc, lr
   114a0:	ldr	pc, [lr, #8]!
   114a4:	andeq	r0, r3, ip, asr fp

000114a8 <pthread_mutex_unlock@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #48, 20	; 0x30000
   114b0:	ldr	pc, [ip, #2908]!	; 0xb5c

000114b4 <calloc@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #48, 20	; 0x30000
   114bc:	ldr	pc, [ip, #2900]!	; 0xb54

000114c0 <fputs_unlocked@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #48, 20	; 0x30000
   114c8:	ldr	pc, [ip, #2892]!	; 0xb4c

000114cc <wctype@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #48, 20	; 0x30000
   114d4:	ldr	pc, [ip, #2884]!	; 0xb44

000114d8 <raise@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #48, 20	; 0x30000
   114e0:	ldr	pc, [ip, #2876]!	; 0xb3c

000114e4 <wcrtomb@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #48, 20	; 0x30000
   114ec:	ldr	pc, [ip, #2868]!	; 0xb34

000114f0 <iconv_close@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #48, 20	; 0x30000
   114f8:	ldr	pc, [ip, #2860]!	; 0xb2c

000114fc <iswctype@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #48, 20	; 0x30000
   11504:	ldr	pc, [ip, #2852]!	; 0xb24

00011508 <iconv@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #48, 20	; 0x30000
   11510:	ldr	pc, [ip, #2844]!	; 0xb1c

00011514 <strcmp@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #48, 20	; 0x30000
   1151c:	ldr	pc, [ip, #2836]!	; 0xb14

00011520 <pthread_mutex_destroy@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #48, 20	; 0x30000
   11528:	ldr	pc, [ip, #2828]!	; 0xb0c

0001152c <fflush@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #48, 20	; 0x30000
   11534:	ldr	pc, [ip, #2820]!	; 0xb04

00011538 <wcwidth@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #48, 20	; 0x30000
   11540:	ldr	pc, [ip, #2812]!	; 0xafc

00011544 <memmove@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #48, 20	; 0x30000
   1154c:	ldr	pc, [ip, #2804]!	; 0xaf4

00011550 <free@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #48, 20	; 0x30000
   11558:	ldr	pc, [ip, #2796]!	; 0xaec

0001155c <pthread_mutex_lock@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #48, 20	; 0x30000
   11564:	ldr	pc, [ip, #2788]!	; 0xae4

00011568 <ferror@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #48, 20	; 0x30000
   11570:	ldr	pc, [ip, #2780]!	; 0xadc

00011574 <_exit@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #48, 20	; 0x30000
   1157c:	ldr	pc, [ip, #2772]!	; 0xad4

00011580 <memcpy@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #48, 20	; 0x30000
   11588:	ldr	pc, [ip, #2764]!	; 0xacc

0001158c <pthread_mutex_init@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #48, 20	; 0x30000
   11594:	ldr	pc, [ip, #2756]!	; 0xac4

00011598 <towlower@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #48, 20	; 0x30000
   115a0:	ldr	pc, [ip, #2748]!	; 0xabc

000115a4 <mbsinit@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #48, 20	; 0x30000
   115ac:	ldr	pc, [ip, #2740]!	; 0xab4

000115b0 <memcmp@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #48, 20	; 0x30000
   115b8:	ldr	pc, [ip, #2732]!	; 0xaac

000115bc <stpcpy@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #48, 20	; 0x30000
   115c4:	ldr	pc, [ip, #2724]!	; 0xaa4

000115c8 <dcgettext@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #48, 20	; 0x30000
   115d0:	ldr	pc, [ip, #2716]!	; 0xa9c

000115d4 <strdup@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #48, 20	; 0x30000
   115dc:	ldr	pc, [ip, #2708]!	; 0xa94

000115e0 <dup2@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #48, 20	; 0x30000
   115e8:	ldr	pc, [ip, #2700]!	; 0xa8c

000115ec <realloc@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #48, 20	; 0x30000
   115f4:	ldr	pc, [ip, #2692]!	; 0xa84

000115f8 <textdomain@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #48, 20	; 0x30000
   11600:	ldr	pc, [ip, #2684]!	; 0xa7c

00011604 <iswcntrl@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #48, 20	; 0x30000
   1160c:	ldr	pc, [ip, #2676]!	; 0xa74

00011610 <iswprint@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #48, 20	; 0x30000
   11618:	ldr	pc, [ip, #2668]!	; 0xa6c

0001161c <__fxstat64@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #48, 20	; 0x30000
   11624:	ldr	pc, [ip, #2660]!	; 0xa64

00011628 <fwrite@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #48, 20	; 0x30000
   11630:	ldr	pc, [ip, #2652]!	; 0xa5c

00011634 <lseek64@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #48, 20	; 0x30000
   1163c:	ldr	pc, [ip, #2644]!	; 0xa54

00011640 <__ctype_get_mb_cur_max@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #48, 20	; 0x30000
   11648:	ldr	pc, [ip, #2636]!	; 0xa4c

0001164c <fread@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #48, 20	; 0x30000
   11654:	ldr	pc, [ip, #2628]!	; 0xa44

00011658 <__fpending@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #48, 20	; 0x30000
   11660:	ldr	pc, [ip, #2620]!	; 0xa3c

00011664 <mbrtowc@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #48, 20	; 0x30000
   1166c:	ldr	pc, [ip, #2612]!	; 0xa34

00011670 <error@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #48, 20	; 0x30000
   11678:	ldr	pc, [ip, #2604]!	; 0xa2c

0001167c <open64@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #48, 20	; 0x30000
   11684:	ldr	pc, [ip, #2596]!	; 0xa24

00011688 <malloc@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #48, 20	; 0x30000
   11690:	ldr	pc, [ip, #2588]!	; 0xa1c

00011694 <iconv_open@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #48, 20	; 0x30000
   1169c:	ldr	pc, [ip, #2580]!	; 0xa14

000116a0 <__libc_start_main@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #48, 20	; 0x30000
   116a8:	ldr	pc, [ip, #2572]!	; 0xa0c

000116ac <__freading@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #48, 20	; 0x30000
   116b4:	ldr	pc, [ip, #2564]!	; 0xa04

000116b8 <__ctype_tolower_loc@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #48, 20	; 0x30000
   116c0:	ldr	pc, [ip, #2556]!	; 0x9fc

000116c4 <__ctype_toupper_loc@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #48, 20	; 0x30000
   116cc:	ldr	pc, [ip, #2548]!	; 0x9f4

000116d0 <__gmon_start__@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #48, 20	; 0x30000
   116d8:	ldr	pc, [ip, #2540]!	; 0x9ec

000116dc <freopen64@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #48, 20	; 0x30000
   116e4:	ldr	pc, [ip, #2532]!	; 0x9e4

000116e8 <getopt_long@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #48, 20	; 0x30000
   116f0:	ldr	pc, [ip, #2524]!	; 0x9dc

000116f4 <__ctype_b_loc@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #48, 20	; 0x30000
   116fc:	ldr	pc, [ip, #2516]!	; 0x9d4

00011700 <exit@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #48, 20	; 0x30000
   11708:	ldr	pc, [ip, #2508]!	; 0x9cc

0001170c <iswspace@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #48, 20	; 0x30000
   11714:	ldr	pc, [ip, #2500]!	; 0x9c4

00011718 <strlen@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #48, 20	; 0x30000
   11720:	ldr	pc, [ip, #2492]!	; 0x9bc

00011724 <strchr@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #48, 20	; 0x30000
   1172c:	ldr	pc, [ip, #2484]!	; 0x9b4

00011730 <__errno_location@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #48, 20	; 0x30000
   11738:	ldr	pc, [ip, #2476]!	; 0x9ac

0001173c <iswalnum@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #48, 20	; 0x30000
   11744:	ldr	pc, [ip, #2468]!	; 0x9a4

00011748 <__sprintf_chk@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #48, 20	; 0x30000
   11750:	ldr	pc, [ip, #2460]!	; 0x99c

00011754 <__cxa_atexit@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #48, 20	; 0x30000
   1175c:	ldr	pc, [ip, #2452]!	; 0x994

00011760 <setvbuf@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #48, 20	; 0x30000
   11768:	ldr	pc, [ip, #2444]!	; 0x98c

0001176c <memset@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #48, 20	; 0x30000
   11774:	ldr	pc, [ip, #2436]!	; 0x984

00011778 <btowc@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #48, 20	; 0x30000
   11780:	ldr	pc, [ip, #2428]!	; 0x97c

00011784 <__printf_chk@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #48, 20	; 0x30000
   1178c:	ldr	pc, [ip, #2420]!	; 0x974

00011790 <fileno@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #48, 20	; 0x30000
   11798:	ldr	pc, [ip, #2412]!	; 0x96c

0001179c <__fprintf_chk@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #48, 20	; 0x30000
   117a4:	ldr	pc, [ip, #2404]!	; 0x964

000117a8 <memchr@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #48, 20	; 0x30000
   117b0:	ldr	pc, [ip, #2396]!	; 0x95c

000117b4 <fclose@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #48, 20	; 0x30000
   117bc:	ldr	pc, [ip, #2388]!	; 0x954

000117c0 <strnlen@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #48, 20	; 0x30000
   117c8:	ldr	pc, [ip, #2380]!	; 0x94c

000117cc <fseeko64@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #48, 20	; 0x30000
   117d4:	ldr	pc, [ip, #2372]!	; 0x944

000117d8 <__overflow@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #48, 20	; 0x30000
   117e0:	ldr	pc, [ip, #2364]!	; 0x93c

000117e4 <setlocale@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #48, 20	; 0x30000
   117ec:	ldr	pc, [ip, #2356]!	; 0x934

000117f0 <__explicit_bzero_chk@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #48, 20	; 0x30000
   117f8:	ldr	pc, [ip, #2348]!	; 0x92c

000117fc <strrchr@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #48, 20	; 0x30000
   11804:	ldr	pc, [ip, #2340]!	; 0x924

00011808 <nl_langinfo@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #48, 20	; 0x30000
   11810:	ldr	pc, [ip, #2332]!	; 0x91c

00011814 <clearerr_unlocked@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #48, 20	; 0x30000
   1181c:	ldr	pc, [ip, #2324]!	; 0x914

00011820 <__strtoll_internal@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #48, 20	; 0x30000
   11828:	ldr	pc, [ip, #2316]!	; 0x90c

0001182c <fopen64@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #48, 20	; 0x30000
   11834:	ldr	pc, [ip, #2308]!	; 0x904

00011838 <qsort@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #48, 20	; 0x30000
   11840:	ldr	pc, [ip, #2300]!	; 0x8fc

00011844 <bindtextdomain@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #48, 20	; 0x30000
   1184c:	ldr	pc, [ip, #2292]!	; 0x8f4

00011850 <towupper@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #48, 20	; 0x30000
   11858:	ldr	pc, [ip, #2284]!	; 0x8ec

0001185c <strncmp@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #48, 20	; 0x30000
   11864:	ldr	pc, [ip, #2276]!	; 0x8e4

00011868 <abort@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #48, 20	; 0x30000
   11870:	ldr	pc, [ip, #2268]!	; 0x8dc

00011874 <close@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #48, 20	; 0x30000
   1187c:	ldr	pc, [ip, #2260]!	; 0x8d4

00011880 <__assert_fail@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #48, 20	; 0x30000
   11888:	ldr	pc, [ip, #2252]!	; 0x8cc

0001188c <ftello64@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #48, 20	; 0x30000
   11894:	ldr	pc, [ip, #2244]!	; 0x8c4

Disassembly of section .text:

000118a0 <.text>:
   118a0:	mov	fp, #0
   118a4:	mov	lr, #0
   118a8:	pop	{r1}		; (ldr r1, [sp], #4)
   118ac:	mov	r2, sp
   118b0:	push	{r2}		; (str r2, [sp, #-4]!)
   118b4:	push	{r0}		; (str r0, [sp, #-4]!)
   118b8:	ldr	ip, [pc, #16]	; 118d0 <ftello64@plt+0x44>
   118bc:	push	{ip}		; (str ip, [sp, #-4]!)
   118c0:	ldr	r0, [pc, #12]	; 118d4 <ftello64@plt+0x48>
   118c4:	ldr	r3, [pc, #12]	; 118d8 <ftello64@plt+0x4c>
   118c8:	bl	116a0 <__libc_start_main@plt>
   118cc:	bl	11868 <abort@plt>
   118d0:	ldrdeq	r0, [r3], -r8
   118d4:	muleq	r1, ip, ip
   118d8:	andeq	r0, r3, r8, ror r9
   118dc:	ldr	r3, [pc, #20]	; 118f8 <ftello64@plt+0x6c>
   118e0:	ldr	r2, [pc, #20]	; 118fc <ftello64@plt+0x70>
   118e4:	add	r3, pc, r3
   118e8:	ldr	r2, [r3, r2]
   118ec:	cmp	r2, #0
   118f0:	bxeq	lr
   118f4:	b	116d0 <__gmon_start__@plt>
   118f8:	andeq	r0, r3, r4, lsl r7
   118fc:	andeq	r0, r0, ip, asr r1
   11900:	ldr	r0, [pc, #24]	; 11920 <ftello64@plt+0x94>
   11904:	ldr	r3, [pc, #24]	; 11924 <ftello64@plt+0x98>
   11908:	cmp	r3, r0
   1190c:	bxeq	lr
   11910:	ldr	r3, [pc, #16]	; 11928 <ftello64@plt+0x9c>
   11914:	cmp	r3, #0
   11918:	bxeq	lr
   1191c:	bx	r3
   11920:	andeq	r2, r4, r8, asr #3
   11924:	andeq	r2, r4, r8, asr #3
   11928:	andeq	r0, r0, r0
   1192c:	ldr	r0, [pc, #36]	; 11958 <ftello64@plt+0xcc>
   11930:	ldr	r1, [pc, #36]	; 1195c <ftello64@plt+0xd0>
   11934:	sub	r1, r1, r0
   11938:	asr	r1, r1, #2
   1193c:	add	r1, r1, r1, lsr #31
   11940:	asrs	r1, r1, #1
   11944:	bxeq	lr
   11948:	ldr	r3, [pc, #16]	; 11960 <ftello64@plt+0xd4>
   1194c:	cmp	r3, #0
   11950:	bxeq	lr
   11954:	bx	r3
   11958:	andeq	r2, r4, r8, asr #3
   1195c:	andeq	r2, r4, r8, asr #3
   11960:	andeq	r0, r0, r0
   11964:	push	{r4, lr}
   11968:	ldr	r4, [pc, #24]	; 11988 <ftello64@plt+0xfc>
   1196c:	ldrb	r3, [r4]
   11970:	cmp	r3, #0
   11974:	popne	{r4, pc}
   11978:	bl	11900 <ftello64@plt+0x74>
   1197c:	mov	r3, #1
   11980:	strb	r3, [r4]
   11984:	pop	{r4, pc}
   11988:	andeq	r2, r4, ip, ror #3
   1198c:	b	1192c <ftello64@plt+0xa0>
   11990:	push	{fp, lr}
   11994:	mov	fp, sp
   11998:	sub	sp, sp, #56	; 0x38
   1199c:	mov	r4, r0
   119a0:	cmp	r0, #0
   119a4:	bne	11c58 <ftello64@plt+0x3cc>
   119a8:	movw	r1, #2603	; 0xa2b
   119ac:	mov	r0, #0
   119b0:	mov	r2, #5
   119b4:	movt	r1, #3
   119b8:	bl	115c8 <dcgettext@plt>
   119bc:	mov	r1, r0
   119c0:	movw	r0, #10224	; 0x27f0
   119c4:	movt	r0, #4
   119c8:	ldr	r2, [r0]
   119cc:	mov	r0, #1
   119d0:	mov	r3, r2
   119d4:	bl	11784 <__printf_chk@plt>
   119d8:	movw	r1, #2694	; 0xa86
   119dc:	mov	r0, #0
   119e0:	mov	r2, #5
   119e4:	movt	r1, #3
   119e8:	bl	115c8 <dcgettext@plt>
   119ec:	movw	r7, #8676	; 0x21e4
   119f0:	movt	r7, #4
   119f4:	ldr	r1, [r7]
   119f8:	bl	114c0 <fputs_unlocked@plt>
   119fc:	movw	r1, #4282	; 0x10ba
   11a00:	mov	r0, #0
   11a04:	mov	r2, #5
   11a08:	movt	r1, #3
   11a0c:	bl	115c8 <dcgettext@plt>
   11a10:	ldr	r1, [r7]
   11a14:	bl	114c0 <fputs_unlocked@plt>
   11a18:	movw	r1, #4338	; 0x10f2
   11a1c:	mov	r0, #0
   11a20:	mov	r2, #5
   11a24:	movt	r1, #3
   11a28:	bl	115c8 <dcgettext@plt>
   11a2c:	ldr	r1, [r7]
   11a30:	bl	114c0 <fputs_unlocked@plt>
   11a34:	movw	r1, #2772	; 0xad4
   11a38:	mov	r0, #0
   11a3c:	mov	r2, #5
   11a40:	movt	r1, #3
   11a44:	bl	115c8 <dcgettext@plt>
   11a48:	ldr	r1, [r7]
   11a4c:	bl	114c0 <fputs_unlocked@plt>
   11a50:	movw	r1, #2913	; 0xb61
   11a54:	mov	r0, #0
   11a58:	mov	r2, #5
   11a5c:	movt	r1, #3
   11a60:	bl	115c8 <dcgettext@plt>
   11a64:	ldr	r1, [r7]
   11a68:	bl	114c0 <fputs_unlocked@plt>
   11a6c:	movw	r1, #3041	; 0xbe1
   11a70:	mov	r0, #0
   11a74:	mov	r2, #5
   11a78:	movt	r1, #3
   11a7c:	bl	115c8 <dcgettext@plt>
   11a80:	ldr	r1, [r7]
   11a84:	bl	114c0 <fputs_unlocked@plt>
   11a88:	movw	r1, #3390	; 0xd3e
   11a8c:	mov	r0, #0
   11a90:	mov	r2, #5
   11a94:	movt	r1, #3
   11a98:	bl	115c8 <dcgettext@plt>
   11a9c:	ldr	r1, [r7]
   11aa0:	bl	114c0 <fputs_unlocked@plt>
   11aa4:	movw	r1, #3808	; 0xee0
   11aa8:	mov	r0, #0
   11aac:	mov	r2, #5
   11ab0:	movt	r1, #3
   11ab4:	bl	115c8 <dcgettext@plt>
   11ab8:	ldr	r1, [r7]
   11abc:	bl	114c0 <fputs_unlocked@plt>
   11ac0:	movw	r1, #4014	; 0xfae
   11ac4:	mov	r0, #0
   11ac8:	mov	r2, #5
   11acc:	movt	r1, #3
   11ad0:	bl	115c8 <dcgettext@plt>
   11ad4:	ldr	r1, [r7]
   11ad8:	bl	114c0 <fputs_unlocked@plt>
   11adc:	movw	r1, #4059	; 0xfdb
   11ae0:	mov	r0, #0
   11ae4:	mov	r2, #5
   11ae8:	movt	r1, #3
   11aec:	bl	115c8 <dcgettext@plt>
   11af0:	ldr	r1, [r7]
   11af4:	bl	114c0 <fputs_unlocked@plt>
   11af8:	movw	r0, #5448	; 0x1548
   11afc:	mov	r2, #48	; 0x30
   11b00:	mov	r6, sp
   11b04:	movw	r5, #4113	; 0x1011
   11b08:	movt	r0, #3
   11b0c:	movt	r5, #3
   11b10:	add	r1, r0, #32
   11b14:	add	r3, r0, #16
   11b18:	vld1.64	{d18-d19}, [r0], r2
   11b1c:	vld1.64	{d16-d17}, [r1]
   11b20:	vld1.64	{d20-d21}, [r3]
   11b24:	add	r1, r6, #32
   11b28:	vldr	d22, [r0]
   11b2c:	add	r0, r6, #16
   11b30:	vst1.64	{d16-d17}, [r1]
   11b34:	movw	r1, #4413	; 0x113d
   11b38:	vst1.64	{d20-d21}, [r0]
   11b3c:	mov	r0, r6
   11b40:	vst1.64	{d18-d19}, [r0], r2
   11b44:	movt	r1, #3
   11b48:	vstr	d22, [r0]
   11b4c:	mov	r0, r5
   11b50:	bl	11514 <strcmp@plt>
   11b54:	cmp	r0, #0
   11b58:	ldrne	r1, [r6, #8]!
   11b5c:	cmpne	r1, #0
   11b60:	bne	11b4c <ftello64@plt+0x2c0>
   11b64:	ldr	r6, [r6, #4]
   11b68:	movw	r1, #4508	; 0x119c
   11b6c:	mov	r0, #0
   11b70:	mov	r2, #5
   11b74:	movt	r1, #3
   11b78:	bl	115c8 <dcgettext@plt>
   11b7c:	movw	r2, #4222	; 0x107e
   11b80:	movw	r3, #4531	; 0x11b3
   11b84:	mov	r1, r0
   11b88:	mov	r0, #1
   11b8c:	movt	r2, #3
   11b90:	movt	r3, #3
   11b94:	bl	11784 <__printf_chk@plt>
   11b98:	cmp	r6, #0
   11b9c:	mov	r0, #5
   11ba0:	mov	r1, #0
   11ba4:	moveq	r6, r5
   11ba8:	bl	117e4 <setlocale@plt>
   11bac:	cmp	r0, #0
   11bb0:	beq	11be8 <ftello64@plt+0x35c>
   11bb4:	movw	r1, #4571	; 0x11db
   11bb8:	mov	r2, #3
   11bbc:	movt	r1, #3
   11bc0:	bl	1185c <strncmp@plt>
   11bc4:	cmp	r0, #0
   11bc8:	beq	11be8 <ftello64@plt+0x35c>
   11bcc:	movw	r1, #4575	; 0x11df
   11bd0:	mov	r0, #0
   11bd4:	mov	r2, #5
   11bd8:	movt	r1, #3
   11bdc:	bl	115c8 <dcgettext@plt>
   11be0:	ldr	r1, [r7]
   11be4:	bl	114c0 <fputs_unlocked@plt>
   11be8:	movw	r1, #4646	; 0x1226
   11bec:	mov	r0, #0
   11bf0:	mov	r2, #5
   11bf4:	movt	r1, #3
   11bf8:	bl	115c8 <dcgettext@plt>
   11bfc:	movw	r2, #4531	; 0x11b3
   11c00:	mov	r1, r0
   11c04:	mov	r0, #1
   11c08:	mov	r3, r5
   11c0c:	movt	r2, #3
   11c10:	bl	11784 <__printf_chk@plt>
   11c14:	movw	r1, #4673	; 0x1241
   11c18:	mov	r0, #0
   11c1c:	mov	r2, #5
   11c20:	movt	r1, #3
   11c24:	bl	115c8 <dcgettext@plt>
   11c28:	movw	r3, #3040	; 0xbe0
   11c2c:	mov	r1, r0
   11c30:	movw	r0, #4441	; 0x1159
   11c34:	cmp	r6, r5
   11c38:	mov	r2, r6
   11c3c:	movt	r0, #3
   11c40:	movt	r3, #3
   11c44:	moveq	r3, r0
   11c48:	mov	r0, #1
   11c4c:	bl	11784 <__printf_chk@plt>
   11c50:	mov	r0, r4
   11c54:	bl	11700 <exit@plt>
   11c58:	movw	r0, #8664	; 0x21d8
   11c5c:	movw	r1, #2564	; 0xa04
   11c60:	mov	r2, #5
   11c64:	movt	r0, #4
   11c68:	movt	r1, #3
   11c6c:	ldr	r5, [r0]
   11c70:	mov	r0, #0
   11c74:	bl	115c8 <dcgettext@plt>
   11c78:	mov	r2, r0
   11c7c:	movw	r0, #10224	; 0x27f0
   11c80:	mov	r1, #1
   11c84:	movt	r0, #4
   11c88:	ldr	r3, [r0]
   11c8c:	mov	r0, r5
   11c90:	bl	1179c <__fprintf_chk@plt>
   11c94:	mov	r0, r4
   11c98:	bl	11700 <exit@plt>
   11c9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ca0:	add	fp, sp, #28
   11ca4:	sub	sp, sp, #68	; 0x44
   11ca8:	mov	r8, r0
   11cac:	ldr	r0, [r1]
   11cb0:	mov	r9, r1
   11cb4:	bl	15e4c <ftello64@plt+0x45c0>
   11cb8:	movw	r1, #3040	; 0xbe0
   11cbc:	mov	r0, #6
   11cc0:	movt	r1, #3
   11cc4:	bl	117e4 <setlocale@plt>
   11cc8:	movw	r6, #4226	; 0x1082
   11ccc:	movw	r1, #4117	; 0x1015
   11cd0:	movt	r6, #3
   11cd4:	movt	r1, #3
   11cd8:	mov	r0, r6
   11cdc:	bl	11844 <bindtextdomain@plt>
   11ce0:	mov	r0, r6
   11ce4:	bl	115f8 <textdomain@plt>
   11ce8:	movw	r0, #23244	; 0x5acc
   11cec:	movt	r0, #1
   11cf0:	bl	309dc <ftello64@plt+0x1f150>
   11cf4:	movw	r6, #4141	; 0x102d
   11cf8:	movw	r4, #5120	; 0x1400
   11cfc:	movw	r7, #8680	; 0x21e8
   11d00:	movw	sl, #8572	; 0x217c
   11d04:	mov	r5, #0
   11d08:	movt	r6, #3
   11d0c:	movt	r4, #3
   11d10:	movt	r7, #4
   11d14:	movt	sl, #4
   11d18:	b	11d2c <ftello64@plt+0x4a0>
   11d1c:	movw	r0, #10040	; 0x2738
   11d20:	mov	r1, #1
   11d24:	movt	r0, #4
   11d28:	strb	r1, [r0, #1]
   11d2c:	mov	r0, r8
   11d30:	mov	r1, r9
   11d34:	mov	r2, r6
   11d38:	mov	r3, r4
   11d3c:	str	r5, [sp]
   11d40:	bl	116e8 <getopt_long@plt>
   11d44:	add	r0, r0, #3
   11d48:	cmp	r0, #122	; 0x7a
   11d4c:	bhi	14734 <ftello64@plt+0x2ea8>
   11d50:	add	r1, pc, #0
   11d54:	ldr	pc, [r1, r0, lsl #2]
   11d58:	andeq	r4, r1, ip, lsr r7
   11d5c:	muleq	r1, r4, r7
   11d60:	andeq	r2, r1, r0, lsl #3
   11d64:	andeq	r4, r1, r4, lsr r7
   11d68:	andeq	r4, r1, r4, lsr r7
   11d6c:	andeq	r4, r1, r4, lsr r7
   11d70:	andeq	r4, r1, r4, lsr r7
   11d74:	andeq	r4, r1, r4, lsr r7
   11d78:	andeq	r4, r1, r4, lsr r7
   11d7c:	andeq	r4, r1, r4, lsr r7
   11d80:	andeq	r4, r1, r4, lsr r7
   11d84:	andeq	r4, r1, r4, lsr r7
   11d88:	andeq	r4, r1, r4, lsr r7
   11d8c:	andeq	r1, r1, r4, asr #30
   11d90:	andeq	r4, r1, r4, lsr r7
   11d94:	andeq	r4, r1, r4, lsr r7
   11d98:	andeq	r4, r1, r4, lsr r7
   11d9c:	andeq	r4, r1, r4, lsr r7
   11da0:	andeq	r4, r1, r4, lsr r7
   11da4:	andeq	r4, r1, r4, lsr r7
   11da8:	andeq	r4, r1, r4, lsr r7
   11dac:	andeq	r4, r1, r4, lsr r7
   11db0:	andeq	r4, r1, r4, lsr r7
   11db4:	andeq	r4, r1, r4, lsr r7
   11db8:	andeq	r4, r1, r4, lsr r7
   11dbc:	andeq	r4, r1, r4, lsr r7
   11dc0:	andeq	r4, r1, r4, lsr r7
   11dc4:	andeq	r4, r1, r4, lsr r7
   11dc8:	andeq	r4, r1, r4, lsr r7
   11dcc:	andeq	r4, r1, r4, lsr r7
   11dd0:	andeq	r4, r1, r4, lsr r7
   11dd4:	andeq	r4, r1, r4, lsr r7
   11dd8:	andeq	r4, r1, r4, lsr r7
   11ddc:	andeq	r4, r1, r4, lsr r7
   11de0:	andeq	r4, r1, r4, lsr r7
   11de4:	andeq	r4, r1, r4, lsr r7
   11de8:	andeq	r4, r1, r4, lsr r7
   11dec:	andeq	r4, r1, r4, lsr r7
   11df0:	andeq	r4, r1, r4, lsr r7
   11df4:	andeq	r4, r1, r4, lsr r7
   11df8:	andeq	r4, r1, r4, lsr r7
   11dfc:	andeq	r4, r1, r4, lsr r7
   11e00:	andeq	r4, r1, r4, lsr r7
   11e04:	andeq	r4, r1, r4, lsr r7
   11e08:	andeq	r4, r1, r4, lsr r7
   11e0c:	andeq	r4, r1, r4, lsr r7
   11e10:	andeq	r4, r1, r4, lsr r7
   11e14:	andeq	r4, r1, r4, lsr r7
   11e18:	andeq	r4, r1, r4, lsr r7
   11e1c:	andeq	r4, r1, r4, lsr r7
   11e20:	andeq	r4, r1, r4, lsr r7
   11e24:	andeq	r4, r1, r4, lsr r7
   11e28:	andeq	r4, r1, r4, lsr r7
   11e2c:	andeq	r4, r1, r4, lsr r7
   11e30:	andeq	r4, r1, r4, lsr r7
   11e34:	andeq	r4, r1, r4, lsr r7
   11e38:	andeq	r4, r1, r4, lsr r7
   11e3c:	andeq	r4, r1, r4, lsr r7
   11e40:	andeq	r4, r1, r4, lsr r7
   11e44:	andeq	r4, r1, r4, lsr r7
   11e48:	andeq	r4, r1, r4, lsr r7
   11e4c:	andeq	r4, r1, r4, lsr r7
   11e50:	andeq	r4, r1, r4, lsr r7
   11e54:	andeq	r4, r1, r4, lsr r7
   11e58:	andeq	r4, r1, r4, lsr r7
   11e5c:	andeq	r4, r1, r4, lsr r7
   11e60:	andeq	r4, r1, r4, lsr r7
   11e64:	andeq	r4, r1, r4, lsr r7
   11e68:	andeq	r2, r1, r8, asr #1
   11e6c:	andeq	r4, r1, r4, lsr r7
   11e70:	andeq	r4, r1, r4, lsr r7
   11e74:	andeq	r4, r1, r4, lsr r7
   11e78:	andeq	r4, r1, r4, lsr r7
   11e7c:	andeq	r2, r1, r4, lsl #2
   11e80:	andeq	r2, r1, ip, lsl r1
   11e84:	andeq	r4, r1, r4, lsr r7
   11e88:	andeq	r4, r1, r4, lsr r7
   11e8c:	andeq	r4, r1, r4, lsr r7
   11e90:	andeq	r4, r1, r4, lsr r7
   11e94:	andeq	r4, r1, r4, lsr r7
   11e98:	strheq	r2, [r1], -r4
   11e9c:	andeq	r4, r1, r4, lsr r7
   11ea0:	ldrdeq	r2, [r1], -ip
   11ea4:	andeq	r4, r1, r4, lsr r7
   11ea8:	andeq	r4, r1, r4, lsr r7
   11eac:	strdeq	r2, [r1], -r0
   11eb0:	andeq	r1, r1, r0, lsr #31
   11eb4:	andeq	r2, r1, r0, lsr r1
   11eb8:	andeq	r4, r1, r4, lsr r7
   11ebc:	andeq	r4, r1, r4, lsr r7
   11ec0:	andeq	r1, r1, ip, asr #31
   11ec4:	andeq	r4, r1, r4, lsr r7
   11ec8:	andeq	r4, r1, r4, lsr r7
   11ecc:	andeq	r4, r1, r4, lsr r7
   11ed0:	andeq	r4, r1, r4, lsr r7
   11ed4:	andeq	r4, r1, r4, lsr r7
   11ed8:	andeq	r4, r1, r4, lsr r7
   11edc:	andeq	r4, r1, r4, lsr r7
   11ee0:	andeq	r4, r1, r4, lsr r7
   11ee4:	andeq	r4, r1, r4, lsr r7
   11ee8:	andeq	r4, r1, r4, lsr r7
   11eec:	andeq	r2, r1, r4, asr #2
   11ef0:	andeq	r4, r1, r4, lsr r7
   11ef4:	andeq	r4, r1, r4, lsr r7
   11ef8:	andeq	r4, r1, r4, lsr r7
   11efc:	andeq	r1, r1, ip, lsl sp
   11f00:	andeq	r2, r1, r4
   11f04:	andeq	r4, r1, r4, lsr r7
   11f08:	andeq	r2, r1, r8, asr r1
   11f0c:	andeq	r4, r1, r4, lsr r7
   11f10:	andeq	r4, r1, r4, lsr r7
   11f14:	andeq	r4, r1, r4, lsr r7
   11f18:	andeq	r4, r1, r4, lsr r7
   11f1c:	andeq	r4, r1, r4, lsr r7
   11f20:			; <UNDEFINED> instruction: 0x00011fb8
   11f24:	andeq	r4, r1, r4, lsr r7
   11f28:	andeq	r4, r1, r4, lsr r7
   11f2c:	andeq	r2, r1, ip, ror #2
   11f30:	andeq	r4, r1, r4, lsr r7
   11f34:	andeq	r1, r1, ip, lsr #26
   11f38:	andeq	r4, r1, r4, lsr r7
   11f3c:	andeq	r4, r1, r4, lsr r7
   11f40:	andeq	r2, r1, ip, asr r0
   11f44:	ldr	r0, [sl]
   11f48:	ldr	r1, [r7]
   11f4c:	mov	r2, #4
   11f50:	mov	r5, r9
   11f54:	movw	r9, #5424	; 0x1530
   11f58:	str	r2, [sp]
   11f5c:	movw	r2, #5432	; 0x1538
   11f60:	movt	r9, #3
   11f64:	movt	r2, #3
   11f68:	mov	r3, r9
   11f6c:	str	r0, [sp, #4]
   11f70:	mov	r0, #1
   11f74:	str	r0, [sp, #8]
   11f78:	movw	r0, #4213	; 0x1075
   11f7c:	movt	r0, #3
   11f80:	bl	158f8 <ftello64@plt+0x406c>
   11f84:	ldr	r0, [r9, r0, lsl #2]
   11f88:	movw	r1, #10040	; 0x2738
   11f8c:	mov	r9, r5
   11f90:	mov	r5, #0
   11f94:	movt	r1, #4
   11f98:	str	r0, [r1, #24]
   11f9c:	b	11d2c <ftello64@plt+0x4a0>
   11fa0:	ldr	r0, [r7]
   11fa4:	movw	r1, #8688	; 0x21f0
   11fa8:	movt	r1, #4
   11fac:	str	r0, [r1]
   11fb0:	bl	1484c <ftello64@plt+0x2fc0>
   11fb4:	b	11d2c <ftello64@plt+0x4a0>
   11fb8:	ldr	r0, [r7]
   11fbc:	movw	r1, #10040	; 0x2738
   11fc0:	movt	r1, #4
   11fc4:	str	r0, [r1, #20]
   11fc8:	b	11d2c <ftello64@plt+0x4a0>
   11fcc:	ldr	r0, [r7]
   11fd0:	movw	r1, #8980	; 0x2314
   11fd4:	movt	r1, #4
   11fd8:	str	r0, [r1]
   11fdc:	bl	1484c <ftello64@plt+0x2fc0>
   11fe0:	movw	r0, #8980	; 0x2314
   11fe4:	movt	r0, #4
   11fe8:	ldr	r0, [r0]
   11fec:	ldrb	r0, [r0]
   11ff0:	cmp	r0, #0
   11ff4:	movweq	r0, #8980	; 0x2314
   11ff8:	movteq	r0, #4
   11ffc:	streq	r5, [r0]
   12000:	b	11d2c <ftello64@plt+0x4a0>
   12004:	ldr	r0, [r7]
   12008:	movw	r1, #3040	; 0xbe0
   1200c:	mov	r2, #0
   12010:	add	r3, sp, #40	; 0x28
   12014:	movt	r1, #3
   12018:	str	r1, [sp]
   1201c:	mov	r1, #0
   12020:	bl	2cfd8 <ftello64@plt+0x1b74c>
   12024:	ldr	r1, [sp, #40]	; 0x28
   12028:	ldr	r3, [sp, #44]	; 0x2c
   1202c:	subs	r2, r1, #1
   12030:	sbc	r3, r3, #0
   12034:	cmp	r0, #0
   12038:	bne	1479c <ftello64@plt+0x2f10>
   1203c:	mvn	r0, #-2147483648	; 0x80000000
   12040:	subs	r0, r2, r0
   12044:	sbcs	r0, r3, #0
   12048:	bcs	1479c <ftello64@plt+0x2f10>
   1204c:	movw	r0, #8552	; 0x2168
   12050:	movt	r0, #4
   12054:	str	r1, [r0]
   12058:	b	11d2c <ftello64@plt+0x4a0>
   1205c:	ldr	r0, [r7]
   12060:	movw	r1, #3040	; 0xbe0
   12064:	mov	r2, #0
   12068:	add	r3, sp, #40	; 0x28
   1206c:	movt	r1, #3
   12070:	str	r1, [sp]
   12074:	mov	r1, #0
   12078:	bl	2cfd8 <ftello64@plt+0x1b74c>
   1207c:	ldr	r1, [sp, #40]	; 0x28
   12080:	ldr	r3, [sp, #44]	; 0x2c
   12084:	subs	r2, r1, #1
   12088:	sbc	r3, r3, #0
   1208c:	cmp	r0, #0
   12090:	bne	147a8 <ftello64@plt+0x2f1c>
   12094:	mvn	r0, #-2147483648	; 0x80000000
   12098:	subs	r0, r2, r0
   1209c:	sbcs	r0, r3, #0
   120a0:	bcs	147a8 <ftello64@plt+0x2f1c>
   120a4:	movw	r0, #8552	; 0x2168
   120a8:	movt	r0, #4
   120ac:	str	r1, [r0, #4]
   120b0:	b	11d2c <ftello64@plt+0x4a0>
   120b4:	ldr	r0, [r7]
   120b8:	movw	r1, #8552	; 0x2168
   120bc:	movt	r1, #4
   120c0:	str	r0, [r1, #12]
   120c4:	b	11d2c <ftello64@plt+0x4a0>
   120c8:	movw	r0, #10040	; 0x2738
   120cc:	mov	r1, #1
   120d0:	movt	r0, #4
   120d4:	strb	r1, [r0, #3]
   120d8:	b	11d2c <ftello64@plt+0x4a0>
   120dc:	movw	r0, #10040	; 0x2738
   120e0:	mov	r1, #2
   120e4:	movt	r0, #4
   120e8:	str	r1, [r0, #24]
   120ec:	b	11d2c <ftello64@plt+0x4a0>
   120f0:	movw	r0, #10040	; 0x2738
   120f4:	mov	r1, #1
   120f8:	movt	r0, #4
   120fc:	strb	r1, [r0, #4]
   12100:	b	11d2c <ftello64@plt+0x4a0>
   12104:	ldr	r0, [r7]
   12108:	movw	r1, #8552	; 0x2168
   1210c:	movt	r1, #4
   12110:	str	r0, [r1, #8]
   12114:	bl	1484c <ftello64@plt+0x2fc0>
   12118:	b	11d2c <ftello64@plt+0x4a0>
   1211c:	movw	r0, #10040	; 0x2738
   12120:	mov	r1, #1
   12124:	movt	r0, #4
   12128:	strb	r1, [r0]
   1212c:	b	11d2c <ftello64@plt+0x4a0>
   12130:	movw	r0, #10040	; 0x2738
   12134:	mov	r1, #3
   12138:	movt	r0, #4
   1213c:	str	r1, [r0, #24]
   12140:	b	11d2c <ftello64@plt+0x4a0>
   12144:	ldr	r0, [r7]
   12148:	movw	r1, #10040	; 0x2738
   1214c:	movt	r1, #4
   12150:	str	r0, [r1, #12]
   12154:	b	11d2c <ftello64@plt+0x4a0>
   12158:	ldr	r0, [r7]
   1215c:	movw	r1, #10040	; 0x2738
   12160:	movt	r1, #4
   12164:	str	r0, [r1, #16]
   12168:	b	11d2c <ftello64@plt+0x4a0>
   1216c:	movw	r0, #10040	; 0x2738
   12170:	mov	r1, #1
   12174:	movt	r0, #4
   12178:	strb	r1, [r0, #2]
   1217c:	b	11d2c <ftello64@plt+0x4a0>
   12180:	movw	r0, #8656	; 0x21d0
   12184:	movt	r0, #4
   12188:	ldr	r0, [r0]
   1218c:	cmp	r0, r8
   12190:	bne	121e4 <ftello64@plt+0x958>
   12194:	mov	r0, #4
   12198:	bl	2c988 <ftello64@plt+0x1b0fc>
   1219c:	movw	r5, #10040	; 0x2738
   121a0:	movt	r5, #4
   121a4:	str	r0, [r5, #28]
   121a8:	mov	r0, #8
   121ac:	bl	2c988 <ftello64@plt+0x1b0fc>
   121b0:	str	r0, [r5, #32]
   121b4:	mov	r0, #8
   121b8:	bl	2c988 <ftello64@plt+0x1b0fc>
   121bc:	mov	r1, #1
   121c0:	str	r0, [r5, #36]	; 0x24
   121c4:	str	r1, [r5, #40]	; 0x28
   121c8:	mov	r1, #0
   121cc:	ldr	r0, [r5, #28]
   121d0:	str	r1, [r0]
   121d4:	ldr	r0, [r5, #24]
   121d8:	cmp	r0, #0
   121dc:	bne	123b0 <ftello64@plt+0xb24>
   121e0:	b	1239c <ftello64@plt+0xb10>
   121e4:	movw	r6, #10040	; 0x2738
   121e8:	movt	r6, #4
   121ec:	ldrb	r1, [r6]
   121f0:	cmp	r1, #0
   121f4:	beq	1225c <ftello64@plt+0x9d0>
   121f8:	mov	r0, #1
   121fc:	str	r0, [r6, #40]	; 0x28
   12200:	mov	r0, #4
   12204:	bl	2c988 <ftello64@plt+0x1b0fc>
   12208:	str	r0, [r6, #28]
   1220c:	mov	r0, #8
   12210:	bl	2c988 <ftello64@plt+0x1b0fc>
   12214:	str	r0, [r6, #32]
   12218:	mov	r0, #8
   1221c:	bl	2c988 <ftello64@plt+0x1b0fc>
   12220:	str	r0, [r6, #36]	; 0x24
   12224:	movw	r0, #8656	; 0x21d0
   12228:	movt	r0, #4
   1222c:	ldr	r7, [r0]
   12230:	ldr	r6, [r9, r7, lsl #2]
   12234:	ldrb	r0, [r6]
   12238:	cmp	r0, #0
   1223c:	beq	12318 <ftello64@plt+0xa8c>
   12240:	movw	r1, #5704	; 0x1648
   12244:	mov	r0, r6
   12248:	movt	r1, #3
   1224c:	bl	11514 <strcmp@plt>
   12250:	cmp	r0, #0
   12254:	movne	r0, r6
   12258:	b	1231c <ftello64@plt+0xa90>
   1225c:	sub	r0, r8, r0
   12260:	mov	r1, #4
   12264:	str	r0, [r6, #40]	; 0x28
   12268:	bl	2ca58 <ftello64@plt+0x1b1cc>
   1226c:	str	r0, [r6, #28]
   12270:	mov	r1, #8
   12274:	ldr	r0, [r6, #40]	; 0x28
   12278:	bl	2ca58 <ftello64@plt+0x1b1cc>
   1227c:	str	r0, [r6, #32]
   12280:	mov	r1, #8
   12284:	ldr	r0, [r6, #40]	; 0x28
   12288:	bl	2ca58 <ftello64@plt+0x1b1cc>
   1228c:	str	r0, [r6, #36]	; 0x24
   12290:	mov	r5, r6
   12294:	ldr	sl, [r6, #40]	; 0x28
   12298:	cmp	sl, #1
   1229c:	blt	12390 <ftello64@plt+0xb04>
   122a0:	movw	r0, #8656	; 0x21d0
   122a4:	mov	r6, #0
   122a8:	movt	r0, #4
   122ac:	ldr	r0, [r0]
   122b0:	add	r7, r9, r0, lsl #2
   122b4:	movw	r9, #5704	; 0x1648
   122b8:	add	r4, r0, #1
   122bc:	movt	r9, #3
   122c0:	ldr	r5, [r7, r6, lsl #2]
   122c4:	ldrb	r0, [r5]
   122c8:	cmp	r0, #0
   122cc:	mov	r0, #0
   122d0:	beq	122e8 <ftello64@plt+0xa5c>
   122d4:	mov	r0, r5
   122d8:	mov	r1, r9
   122dc:	bl	11514 <strcmp@plt>
   122e0:	cmp	r0, #0
   122e4:	movne	r0, r5
   122e8:	movw	r5, #10040	; 0x2738
   122ec:	movt	r5, #4
   122f0:	ldr	r1, [r5, #28]
   122f4:	str	r0, [r1, r6, lsl #2]
   122f8:	movw	r1, #8656	; 0x21d0
   122fc:	add	r0, r4, r6
   12300:	add	r6, r6, #1
   12304:	movt	r1, #4
   12308:	cmp	r6, sl
   1230c:	str	r0, [r1]
   12310:	blt	122c0 <ftello64@plt+0xa34>
   12314:	b	12390 <ftello64@plt+0xb04>
   12318:	mov	r0, #0
   1231c:	movw	r1, #10040	; 0x2738
   12320:	movt	r1, #4
   12324:	ldr	r1, [r1, #28]
   12328:	str	r0, [r1]
   1232c:	movw	r1, #8656	; 0x21d0
   12330:	add	r0, r7, #1
   12334:	movt	r1, #4
   12338:	cmp	r0, r8
   1233c:	str	r0, [r1]
   12340:	bge	12380 <ftello64@plt+0xaf4>
   12344:	movw	r1, #8676	; 0x21e4
   12348:	ldr	r0, [r9, r0, lsl #2]
   1234c:	movt	r1, #4
   12350:	ldr	r2, [r1]
   12354:	movw	r1, #4263	; 0x10a7
   12358:	movt	r1, #3
   1235c:	bl	15be0 <ftello64@plt+0x4354>
   12360:	cmp	r0, #0
   12364:	beq	14810 <ftello64@plt+0x2f84>
   12368:	movw	r0, #8656	; 0x21d0
   1236c:	movt	r0, #4
   12370:	mov	r1, r0
   12374:	ldr	r0, [r0]
   12378:	add	r0, r0, #1
   1237c:	str	r0, [r1]
   12380:	movw	r5, #10040	; 0x2738
   12384:	cmp	r0, r8
   12388:	movt	r5, #4
   1238c:	blt	147c8 <ftello64@plt+0x2f3c>
   12390:	ldr	r0, [r5, #24]
   12394:	cmp	r0, #0
   12398:	bne	123b0 <ftello64@plt+0xb24>
   1239c:	ldrb	r0, [r5]
   123a0:	mov	r1, #1
   123a4:	cmp	r0, #0
   123a8:	movwne	r1, #2
   123ac:	str	r1, [r5, #24]
   123b0:	ldrb	r0, [r5, #1]
   123b4:	movw	sl, #8552	; 0x2168
   123b8:	movw	r8, #8980	; 0x2314
   123bc:	movw	r6, #8688	; 0x21f0
   123c0:	movt	sl, #4
   123c4:	movt	r8, #4
   123c8:	movt	r6, #4
   123cc:	cmp	r0, #1
   123d0:	bne	123fc <ftello64@plt+0xb70>
   123d4:	mov	r4, #0
   123d8:	bl	116c4 <__ctype_toupper_loc@plt>
   123dc:	movw	r1, #9272	; 0x2438
   123e0:	movt	r1, #4
   123e4:	ldr	r2, [r0]
   123e8:	ldr	r2, [r2, r4, lsl #2]
   123ec:	strb	r2, [r1, r4]
   123f0:	add	r4, r4, #1
   123f4:	cmp	r4, #256	; 0x100
   123f8:	bne	123e4 <ftello64@plt+0xb58>
   123fc:	ldr	r0, [r6]
   12400:	cmp	r0, #0
   12404:	beq	12470 <ftello64@plt+0xbe4>
   12408:	ldrb	r0, [r0]
   1240c:	cmp	r0, #0
   12410:	bne	124a0 <ftello64@plt+0xc14>
   12414:	mov	r0, #0
   12418:	str	r0, [r6]
   1241c:	ldr	r0, [r8]
   12420:	cmp	r0, #0
   12424:	bne	124b8 <ftello64@plt+0xc2c>
   12428:	ldr	r0, [r5, #12]
   1242c:	cmp	r0, #0
   12430:	bne	124d0 <ftello64@plt+0xc44>
   12434:	movw	r0, #10040	; 0x2738
   12438:	movt	r0, #4
   1243c:	ldrb	r0, [r0]
   12440:	cmp	r0, #0
   12444:	beq	146c8 <ftello64@plt+0x2e3c>
   12448:	movw	r4, #9528	; 0x2538
   1244c:	mov	r1, #1
   12450:	mov	r2, #256	; 0x100
   12454:	movt	r4, #4
   12458:	mov	r0, r4
   1245c:	bl	1176c <memset@plt>
   12460:	mov	r0, #0
   12464:	strb	r0, [r4, #32]
   12468:	strh	r0, [r4, #9]
   1246c:	b	12538 <ftello64@plt+0xcac>
   12470:	ldrb	r0, [r5]
   12474:	cmp	r0, #0
   12478:	bne	12488 <ftello64@plt+0xbfc>
   1247c:	ldrb	r0, [r5, #2]
   12480:	cmp	r0, #1
   12484:	bne	12494 <ftello64@plt+0xc08>
   12488:	movw	r0, #3039	; 0xbdf
   1248c:	movt	r0, #3
   12490:	b	1249c <ftello64@plt+0xc10>
   12494:	movw	r0, #4931	; 0x1343
   12498:	movt	r0, #3
   1249c:	str	r0, [r6]
   124a0:	movw	r0, #8688	; 0x21f0
   124a4:	movt	r0, #4
   124a8:	bl	14ebc <ftello64@plt+0x3630>
   124ac:	ldr	r0, [r8]
   124b0:	cmp	r0, #0
   124b4:	beq	12428 <ftello64@plt+0xb9c>
   124b8:	movw	r0, #8980	; 0x2314
   124bc:	movt	r0, #4
   124c0:	bl	14ebc <ftello64@plt+0x3630>
   124c4:	ldr	r0, [r5, #12]
   124c8:	cmp	r0, #0
   124cc:	beq	12538 <ftello64@plt+0xcac>
   124d0:	add	r1, sp, #40	; 0x28
   124d4:	bl	14dc8 <ftello64@plt+0x353c>
   124d8:	movw	r4, #9528	; 0x2538
   124dc:	mov	r1, #1
   124e0:	mov	r2, #256	; 0x100
   124e4:	movt	r4, #4
   124e8:	mov	r0, r4
   124ec:	bl	1176c <memset@plt>
   124f0:	ldr	r0, [sp, #40]	; 0x28
   124f4:	ldr	r1, [sp, #44]	; 0x2c
   124f8:	cmp	r0, r1
   124fc:	bcs	12518 <ftello64@plt+0xc8c>
   12500:	mov	r2, #0
   12504:	mov	r3, r0
   12508:	ldrb	r7, [r3], #1
   1250c:	cmp	r1, r3
   12510:	strb	r2, [r4, r7]
   12514:	bne	12508 <ftello64@plt+0xc7c>
   12518:	movw	r1, #10040	; 0x2738
   1251c:	movt	r1, #4
   12520:	ldrb	r1, [r1]
   12524:	cmp	r1, #1
   12528:	moveq	r1, #0
   1252c:	strbeq	r1, [r4, #32]
   12530:	strheq	r1, [r4, #9]
   12534:	bl	15bb8 <ftello64@plt+0x432c>
   12538:	movw	r5, #10040	; 0x2738
   1253c:	movt	r5, #4
   12540:	ldr	r0, [r5, #16]
   12544:	cmp	r0, #0
   12548:	beq	1256c <ftello64@plt+0xce0>
   1254c:	movw	r4, #10160	; 0x27b0
   12550:	movt	r4, #4
   12554:	add	r1, r4, #8
   12558:	bl	14c94 <ftello64@plt+0x3408>
   1255c:	ldr	r0, [r4, #16]
   12560:	cmp	r0, #0
   12564:	moveq	r0, #0
   12568:	streq	r0, [r5, #16]
   1256c:	ldr	r0, [r5, #20]
   12570:	cmp	r0, #0
   12574:	beq	12598 <ftello64@plt+0xd0c>
   12578:	movw	r4, #10160	; 0x27b0
   1257c:	movt	r4, #4
   12580:	add	r1, r4, #20
   12584:	bl	14c94 <ftello64@plt+0x3408>
   12588:	ldr	r0, [r4, #28]
   1258c:	cmp	r0, #0
   12590:	moveq	r0, #0
   12594:	streq	r0, [r5, #20]
   12598:	mov	r7, #0
   1259c:	str	r7, [r5, #80]	; 0x50
   125a0:	str	r7, [r5, #84]	; 0x54
   125a4:	str	r7, [r5, #72]	; 0x48
   125a8:	str	r7, [r5, #44]	; 0x2c
   125ac:	str	r7, [r5, #48]	; 0x30
   125b0:	ldr	r0, [r5, #40]	; 0x28
   125b4:	cmp	r0, #1
   125b8:	blt	12bb8 <ftello64@plt+0x132c>
   125bc:	movw	r4, #9528	; 0x2538
   125c0:	movt	r4, #4
   125c4:	ldr	r0, [r5, #28]
   125c8:	ldr	r1, [r5, #36]	; 0x24
   125cc:	ldr	r0, [r0, r7, lsl #2]
   125d0:	add	r1, r1, r7, lsl #3
   125d4:	bl	14dc8 <ftello64@plt+0x353c>
   125d8:	ldr	r1, [r5, #36]	; 0x24
   125dc:	mov	r0, r5
   125e0:	str	r7, [sp, #20]
   125e4:	ldrb	r0, [r0, #2]
   125e8:	ldr	r9, [r1, r7, lsl #3]!
   125ec:	cmp	r0, #1
   125f0:	ldr	r5, [r1, #4]!
   125f4:	mov	sl, r9
   125f8:	str	r1, [sp, #32]
   125fc:	mov	r1, #0
   12600:	str	r1, [sp, #24]
   12604:	bne	12678 <ftello64@plt+0xdec>
   12608:	cmp	r9, r5
   1260c:	mov	sl, r9
   12610:	bcs	12640 <ftello64@plt+0xdb4>
   12614:	bl	116f4 <__ctype_b_loc@plt>
   12618:	ldr	r0, [r0]
   1261c:	mov	sl, r9
   12620:	ldrb	r1, [sl]
   12624:	add	r1, r0, r1, lsl #1
   12628:	ldrb	r1, [r1, #1]
   1262c:	tst	r1, #32
   12630:	bne	12640 <ftello64@plt+0xdb4>
   12634:	add	sl, sl, #1
   12638:	cmp	sl, r5
   1263c:	bcc	12620 <ftello64@plt+0xd94>
   12640:	sub	r0, sl, r9
   12644:	cmp	sl, r5
   12648:	str	r0, [sp, #24]
   1264c:	bcs	12678 <ftello64@plt+0xdec>
   12650:	bl	116f4 <__ctype_b_loc@plt>
   12654:	ldr	r0, [r0]
   12658:	ldrb	r1, [sl]
   1265c:	add	r1, r0, r1, lsl #1
   12660:	ldrb	r1, [r1, #1]
   12664:	tst	r1, #32
   12668:	beq	12678 <ftello64@plt+0xdec>
   1266c:	add	sl, sl, #1
   12670:	cmp	sl, r5
   12674:	bcc	12658 <ftello64@plt+0xdcc>
   12678:	cmp	r9, r5
   1267c:	bcs	12b58 <ftello64@plt+0x12cc>
   12680:	str	r9, [sp, #28]
   12684:	ldr	r0, [r6]
   12688:	cmp	r0, #0
   1268c:	beq	126e4 <ftello64@plt+0xe58>
   12690:	movw	r0, #10160	; 0x27b0
   12694:	sub	r2, r5, r9
   12698:	mov	r1, r9
   1269c:	mov	r3, #0
   126a0:	movt	r0, #4
   126a4:	str	r2, [sp]
   126a8:	add	r0, r0, #32
   126ac:	str	r0, [sp, #4]
   126b0:	add	r0, r6, #4
   126b4:	bl	1d97c <ftello64@plt+0xc0f0>
   126b8:	cmn	r0, #1
   126bc:	beq	126e4 <ftello64@plt+0xe58>
   126c0:	cmp	r0, #0
   126c4:	beq	14700 <ftello64@plt+0x2e74>
   126c8:	cmn	r0, #2
   126cc:	beq	146fc <ftello64@plt+0x2e70>
   126d0:	movw	r0, #10160	; 0x27b0
   126d4:	movt	r0, #4
   126d8:	ldr	r0, [r0, #40]	; 0x28
   126dc:	ldr	r0, [r0]
   126e0:	add	r5, r9, r0
   126e4:	mov	r1, r5
   126e8:	str	r5, [sp, #36]	; 0x24
   126ec:	mov	r7, r1
   126f0:	cmp	r1, r9
   126f4:	bls	12718 <ftello64@plt+0xe8c>
   126f8:	bl	116f4 <__ctype_b_loc@plt>
   126fc:	mov	r1, r7
   12700:	ldr	r0, [r0]
   12704:	ldrb	r2, [r1, #-1]!
   12708:	add	r0, r0, r2, lsl #1
   1270c:	ldrb	r0, [r0, #1]
   12710:	tst	r0, #32
   12714:	bne	126ec <ftello64@plt+0xe60>
   12718:	mov	r5, r9
   1271c:	b	12750 <ftello64@plt+0xec4>
   12720:	ldr	r0, [sp, #40]	; 0x28
   12724:	ldr	r1, [sp, #44]	; 0x2c
   12728:	sub	r3, r9, r0
   1272c:	sub	r2, r7, r0
   12730:	stm	r6, {r0, r1, r3}
   12734:	movw	r1, #10040	; 0x2738
   12738:	str	r2, [r6, #12]
   1273c:	ldr	r0, [sp, #20]
   12740:	movt	r1, #4
   12744:	str	r0, [r6, #24]
   12748:	add	r0, ip, #1
   1274c:	str	r0, [r1, #72]	; 0x48
   12750:	mov	r6, r5
   12754:	ldr	r0, [r8]
   12758:	cmp	r0, #0
   1275c:	bne	12774 <ftello64@plt+0xee8>
   12760:	b	127e0 <ftello64@plt+0xf54>
   12764:	add	r6, r6, #1
   12768:	ldr	r0, [r8]
   1276c:	cmp	r0, #0
   12770:	beq	127e0 <ftello64@plt+0xf54>
   12774:	movw	r0, #10160	; 0x27b0
   12778:	sub	r2, r7, r6
   1277c:	mov	r1, r6
   12780:	mov	r3, #0
   12784:	movt	r0, #4
   12788:	str	r2, [sp]
   1278c:	add	r0, r0, #44	; 0x2c
   12790:	str	r0, [sp, #4]
   12794:	add	r0, r8, #4
   12798:	bl	1d97c <ftello64@plt+0xc0f0>
   1279c:	cmn	r0, #1
   127a0:	beq	12b3c <ftello64@plt+0x12b0>
   127a4:	cmn	r0, #2
   127a8:	beq	146fc <ftello64@plt+0x2e70>
   127ac:	movw	r0, #10160	; 0x27b0
   127b0:	movt	r0, #4
   127b4:	mov	r1, r0
   127b8:	ldr	r0, [r0, #48]	; 0x30
   127bc:	ldr	r1, [r1, #52]	; 0x34
   127c0:	ldr	r0, [r0]
   127c4:	ldr	r1, [r1]
   127c8:	add	r5, r6, r1
   127cc:	add	r6, r6, r0
   127d0:	cmp	r5, r6
   127d4:	beq	12764 <ftello64@plt+0xed8>
   127d8:	b	1282c <ftello64@plt+0xfa0>
   127dc:	add	r6, r6, #1
   127e0:	cmp	r6, r7
   127e4:	bcs	127f8 <ftello64@plt+0xf6c>
   127e8:	ldrb	r0, [r6]
   127ec:	ldrb	r0, [r4, r0]
   127f0:	cmp	r0, #0
   127f4:	beq	127dc <ftello64@plt+0xf50>
   127f8:	cmp	r6, r7
   127fc:	beq	12b3c <ftello64@plt+0x12b0>
   12800:	bcs	12764 <ftello64@plt+0xed8>
   12804:	mov	r5, r6
   12808:	ldrb	r0, [r5]
   1280c:	ldrb	r0, [r4, r0]
   12810:	cmp	r0, #0
   12814:	beq	12824 <ftello64@plt+0xf98>
   12818:	add	r5, r5, #1
   1281c:	cmp	r5, r7
   12820:	bcc	12808 <ftello64@plt+0xf7c>
   12824:	cmp	r5, r6
   12828:	beq	12764 <ftello64@plt+0xed8>
   1282c:	movw	r2, #10040	; 0x2738
   12830:	sub	r0, r5, r6
   12834:	str	r6, [sp, #40]	; 0x28
   12838:	movt	r2, #4
   1283c:	str	r0, [sp, #44]	; 0x2c
   12840:	ldr	r1, [r2, #44]	; 0x2c
   12844:	cmp	r0, r1
   12848:	strgt	r0, [r2, #44]	; 0x2c
   1284c:	ldrb	r0, [r2, #2]
   12850:	cmp	r0, #1
   12854:	beq	12860 <ftello64@plt+0xfd4>
   12858:	b	128f8 <ftello64@plt+0x106c>
   1285c:	add	sl, sl, #1
   12860:	cmp	sl, r6
   12864:	bcs	128f0 <ftello64@plt+0x1064>
   12868:	ldrb	r0, [sl]
   1286c:	cmp	r0, #10
   12870:	bne	1285c <ftello64@plt+0xfd0>
   12874:	movw	r0, #10040	; 0x2738
   12878:	add	sl, sl, #1
   1287c:	movt	r0, #4
   12880:	str	sl, [sp, #28]
   12884:	mov	r2, r0
   12888:	ldrd	r0, [r0, #80]	; 0x50
   1288c:	adds	r0, r0, #1
   12890:	adc	r1, r1, #0
   12894:	strd	r0, [r2, #80]	; 0x50
   12898:	ldr	r0, [sp, #32]
   1289c:	ldr	r8, [r0]
   128a0:	cmp	sl, r8
   128a4:	bcs	128d4 <ftello64@plt+0x1048>
   128a8:	bl	116f4 <__ctype_b_loc@plt>
   128ac:	ldr	r0, [r0]
   128b0:	ldr	sl, [sp, #28]
   128b4:	ldrb	r1, [sl]
   128b8:	add	r1, r0, r1, lsl #1
   128bc:	ldrb	r1, [r1, #1]
   128c0:	tst	r1, #32
   128c4:	bne	128d4 <ftello64@plt+0x1048>
   128c8:	add	sl, sl, #1
   128cc:	cmp	sl, r8
   128d0:	bcc	128b4 <ftello64@plt+0x1028>
   128d4:	ldr	r0, [sp, #28]
   128d8:	movw	r8, #8980	; 0x2314
   128dc:	movt	r8, #4
   128e0:	sub	r0, sl, r0
   128e4:	str	r0, [sp, #24]
   128e8:	cmp	sl, r6
   128ec:	bcc	12868 <ftello64@plt+0xfdc>
   128f0:	cmp	sl, r6
   128f4:	bhi	12750 <ftello64@plt+0xec4>
   128f8:	movw	r0, #10040	; 0x2738
   128fc:	movt	r0, #4
   12900:	ldr	r0, [r0, #16]
   12904:	cmp	r0, #0
   12908:	beq	1292c <ftello64@plt+0x10a0>
   1290c:	movw	r0, #10160	; 0x27b0
   12910:	movt	r0, #4
   12914:	ldr	r1, [r0, #8]
   12918:	ldr	r2, [r0, #16]
   1291c:	add	r0, sp, #40	; 0x28
   12920:	bl	1505c <ftello64@plt+0x37d0>
   12924:	cmp	r0, #0
   12928:	bne	12750 <ftello64@plt+0xec4>
   1292c:	movw	r0, #10040	; 0x2738
   12930:	movt	r0, #4
   12934:	ldr	r0, [r0, #20]
   12938:	cmp	r0, #0
   1293c:	beq	12960 <ftello64@plt+0x10d4>
   12940:	movw	r0, #10160	; 0x27b0
   12944:	movt	r0, #4
   12948:	ldr	r1, [r0, #20]
   1294c:	ldr	r2, [r0, #28]
   12950:	add	r0, sp, #40	; 0x28
   12954:	bl	1505c <ftello64@plt+0x37d0>
   12958:	cmp	r0, #0
   1295c:	beq	12750 <ftello64@plt+0xec4>
   12960:	movw	r8, #10040	; 0x2738
   12964:	movt	r8, #4
   12968:	ldr	r0, [r8, #52]	; 0x34
   1296c:	ldr	ip, [r8, #72]	; 0x48
   12970:	cmp	ip, r0
   12974:	bne	12994 <ftello64@plt+0x1108>
   12978:	ldr	r0, [r8, #76]	; 0x4c
   1297c:	add	r1, r8, #52	; 0x34
   12980:	mov	r2, #32
   12984:	bl	2cb34 <ftello64@plt+0x1b2a8>
   12988:	str	r0, [r8, #76]	; 0x4c
   1298c:	ldr	ip, [r8, #72]	; 0x48
   12990:	b	12998 <ftello64@plt+0x110c>
   12994:	ldr	r0, [r8, #76]	; 0x4c
   12998:	add	r0, r0, ip, lsl #5
   1299c:	str	ip, [sp, #16]
   129a0:	str	r0, [sp, #12]
   129a4:	ldrb	r0, [r8, #3]
   129a8:	cmp	r0, #1
   129ac:	beq	12af4 <ftello64@plt+0x1268>
   129b0:	ldrb	r0, [r8, #2]
   129b4:	cmp	r0, #1
   129b8:	bne	12b2c <ftello64@plt+0x12a0>
   129bc:	ldr	r0, [sp, #28]
   129c0:	sub	r0, r0, r6
   129c4:	ldr	r6, [sp, #12]
   129c8:	asr	r1, r0, #31
   129cc:	strd	r0, [r6, #16]
   129d0:	mov	r0, #1
   129d4:	ldr	r1, [r8, #48]	; 0x30
   129d8:	ldr	r2, [sp, #24]
   129dc:	cmp	r2, r1
   129e0:	strgt	r2, [r8, #48]	; 0x30
   129e4:	movw	r8, #8980	; 0x2314
   129e8:	movt	r8, #4
   129ec:	cmp	r0, #0
   129f0:	beq	12720 <ftello64@plt+0xe94>
   129f4:	ldr	r0, [sp, #28]
   129f8:	cmp	r0, r9
   129fc:	bne	12720 <ftello64@plt+0xe94>
   12a00:	cmp	r9, r7
   12a04:	mov	r6, r9
   12a08:	bcs	12a3c <ftello64@plt+0x11b0>
   12a0c:	bl	116f4 <__ctype_b_loc@plt>
   12a10:	ldr	ip, [sp, #16]
   12a14:	ldr	r0, [r0]
   12a18:	mov	r6, r9
   12a1c:	ldrb	r1, [r6]
   12a20:	add	r1, r0, r1, lsl #1
   12a24:	ldrb	r1, [r1, #1]
   12a28:	tst	r1, #32
   12a2c:	bne	12a3c <ftello64@plt+0x11b0>
   12a30:	add	r6, r6, #1
   12a34:	cmp	r6, r7
   12a38:	bcc	12a1c <ftello64@plt+0x1190>
   12a3c:	cmp	r6, r7
   12a40:	bcs	12a70 <ftello64@plt+0x11e4>
   12a44:	bl	116f4 <__ctype_b_loc@plt>
   12a48:	ldr	ip, [sp, #16]
   12a4c:	ldr	r0, [r0]
   12a50:	ldrb	r1, [r6]
   12a54:	add	r1, r0, r1, lsl #1
   12a58:	ldrb	r1, [r1, #1]
   12a5c:	tst	r1, #32
   12a60:	beq	12a70 <ftello64@plt+0x11e4>
   12a64:	add	r6, r6, #1
   12a68:	cmp	r6, r7
   12a6c:	bcc	12a50 <ftello64@plt+0x11c4>
   12a70:	str	r9, [sp, #28]
   12a74:	mov	r9, r6
   12a78:	b	12b34 <ftello64@plt+0x12a8>
   12a7c:	add	sl, sl, #1
   12a80:	cmp	sl, r6
   12a84:	bcs	12b04 <ftello64@plt+0x1278>
   12a88:	ldrb	r0, [sl]
   12a8c:	cmp	r0, #10
   12a90:	bne	12a7c <ftello64@plt+0x11f0>
   12a94:	movw	r0, #10040	; 0x2738
   12a98:	add	sl, sl, #1
   12a9c:	movt	r0, #4
   12aa0:	str	sl, [sp, #28]
   12aa4:	mov	r2, r0
   12aa8:	ldrd	r0, [r0, #80]	; 0x50
   12aac:	adds	r0, r0, #1
   12ab0:	adc	r1, r1, #0
   12ab4:	strd	r0, [r2, #80]	; 0x50
   12ab8:	ldr	r0, [sp, #32]
   12abc:	ldr	r8, [r0]
   12ac0:	cmp	sl, r8
   12ac4:	bcs	12af4 <ftello64@plt+0x1268>
   12ac8:	bl	116f4 <__ctype_b_loc@plt>
   12acc:	ldr	ip, [sp, #16]
   12ad0:	ldr	r0, [r0]
   12ad4:	ldrb	r1, [sl]
   12ad8:	add	r1, r0, r1, lsl #1
   12adc:	ldrb	r1, [r1, #1]
   12ae0:	tst	r1, #32
   12ae4:	bne	12af4 <ftello64@plt+0x1268>
   12ae8:	add	sl, sl, #1
   12aec:	cmp	sl, r8
   12af0:	bcc	12ad4 <ftello64@plt+0x1248>
   12af4:	movw	r8, #8980	; 0x2314
   12af8:	movt	r8, #4
   12afc:	cmp	sl, r6
   12b00:	bcc	12a88 <ftello64@plt+0x11fc>
   12b04:	movw	r0, #10040	; 0x2738
   12b08:	ldr	r6, [sp, #12]
   12b0c:	movt	r0, #4
   12b10:	mov	r2, r0
   12b14:	ldrd	r0, [r0, #80]	; 0x50
   12b18:	strd	r0, [r6, #16]
   12b1c:	ldrb	r0, [r2, #2]
   12b20:	cmp	r0, #0
   12b24:	bne	129f4 <ftello64@plt+0x1168>
   12b28:	b	12720 <ftello64@plt+0xe94>
   12b2c:	movw	r8, #8980	; 0x2314
   12b30:	movt	r8, #4
   12b34:	ldr	r6, [sp, #12]
   12b38:	b	12720 <ftello64@plt+0xe94>
   12b3c:	ldr	r0, [sp, #32]
   12b40:	ldr	r9, [sp, #36]	; 0x24
   12b44:	movw	r6, #8688	; 0x21f0
   12b48:	movt	r6, #4
   12b4c:	ldr	r5, [r0]
   12b50:	cmp	r9, r5
   12b54:	bcc	12684 <ftello64@plt+0xdf8>
   12b58:	movw	r5, #10040	; 0x2738
   12b5c:	ldr	r7, [sp, #20]
   12b60:	movt	r5, #4
   12b64:	ldrd	r2, [r5, #80]	; 0x50
   12b68:	ldr	r0, [r5, #32]
   12b6c:	adds	r2, r2, #1
   12b70:	adc	r3, r3, #0
   12b74:	strd	r2, [r5, #80]	; 0x50
   12b78:	str	r2, [r0, r7, lsl #3]!
   12b7c:	add	r7, r7, #1
   12b80:	str	r3, [r0, #4]
   12b84:	ldr	r0, [r5, #40]	; 0x28
   12b88:	cmp	r7, r0
   12b8c:	blt	125c4 <ftello64@plt+0xd38>
   12b90:	ldr	r1, [r5, #72]	; 0x48
   12b94:	movw	sl, #8552	; 0x2168
   12b98:	movt	sl, #4
   12b9c:	cmp	r1, #0
   12ba0:	beq	12bb8 <ftello64@plt+0x132c>
   12ba4:	ldr	r0, [r5, #76]	; 0x4c
   12ba8:	movw	r3, #20972	; 0x51ec
   12bac:	mov	r2, #32
   12bb0:	movt	r3, #1
   12bb4:	bl	11838 <qsort@plt>
   12bb8:	ldrb	r0, [r5, #3]
   12bbc:	cmp	r0, #1
   12bc0:	bne	12ca8 <ftello64@plt+0x141c>
   12bc4:	mov	r0, #0
   12bc8:	str	r0, [r5, #48]	; 0x30
   12bcc:	ldr	r1, [r5, #40]	; 0x28
   12bd0:	cmp	r1, #0
   12bd4:	beq	12c80 <ftello64@plt+0x13f4>
   12bd8:	movw	r9, #5076	; 0x13d4
   12bdc:	mov	r7, #0
   12be0:	mvn	r4, #7
   12be4:	add	r8, sp, #40	; 0x28
   12be8:	movt	r9, #3
   12bec:	ldr	r2, [r5, #32]
   12bf0:	add	r0, r2, r4
   12bf4:	ldrd	r0, [r0, #8]
   12bf8:	adds	r0, r0, #1
   12bfc:	adc	r1, r1, #0
   12c00:	cmp	r7, #0
   12c04:	beq	12c18 <ftello64@plt+0x138c>
   12c08:	ldr	r3, [r2, r4]!
   12c0c:	ldr	r2, [r2, #4]
   12c10:	subs	r0, r0, r3
   12c14:	sbc	r1, r1, r2
   12c18:	stm	sp, {r0, r1}
   12c1c:	mov	r0, r8
   12c20:	mov	r1, #1
   12c24:	mov	r2, #21
   12c28:	mov	r3, r9
   12c2c:	bl	11748 <__sprintf_chk@plt>
   12c30:	mov	r6, r0
   12c34:	movw	r0, #10040	; 0x2738
   12c38:	movt	r0, #4
   12c3c:	ldr	r0, [r0, #28]
   12c40:	ldr	r0, [r0, r7, lsl #2]
   12c44:	cmp	r0, #0
   12c48:	beq	12c54 <ftello64@plt+0x13c8>
   12c4c:	bl	11718 <strlen@plt>
   12c50:	add	r6, r0, r6
   12c54:	movw	r5, #10040	; 0x2738
   12c58:	add	r7, r7, #1
   12c5c:	add	r4, r4, #8
   12c60:	movt	r5, #4
   12c64:	ldr	r0, [r5, #48]	; 0x30
   12c68:	cmp	r6, r0
   12c6c:	strgt	r6, [r5, #48]	; 0x30
   12c70:	movgt	r0, r6
   12c74:	ldr	r1, [r5, #40]	; 0x28
   12c78:	cmp	r7, r1
   12c7c:	bcc	12bec <ftello64@plt+0x1360>
   12c80:	add	r1, r0, #1
   12c84:	add	r0, r0, #2
   12c88:	str	r1, [r5, #48]	; 0x30
   12c8c:	bl	2c988 <ftello64@plt+0x1b0fc>
   12c90:	str	r0, [r5, #88]	; 0x58
   12c94:	movw	r8, #8980	; 0x2314
   12c98:	ldrb	r0, [r5, #3]
   12c9c:	movt	r8, #4
   12ca0:	cmp	r0, #0
   12ca4:	bne	12cb4 <ftello64@plt+0x1428>
   12ca8:	ldrb	r0, [r5, #2]
   12cac:	cmp	r0, #1
   12cb0:	bne	12cc0 <ftello64@plt+0x1434>
   12cb4:	ldrb	r0, [r5, #4]
   12cb8:	cmp	r0, #0
   12cbc:	beq	12cc8 <ftello64@plt+0x143c>
   12cc0:	ldr	r1, [sl, #4]
   12cc4:	b	12cdc <ftello64@plt+0x1450>
   12cc8:	ldr	r0, [r5, #48]	; 0x30
   12ccc:	ldm	sl, {r1, r2}
   12cd0:	add	r0, r1, r0
   12cd4:	sub	r1, r2, r0
   12cd8:	str	r1, [sl, #4]
   12cdc:	cmn	r1, #1
   12ce0:	movle	r1, #0
   12ce4:	strle	r1, [sl, #4]
   12ce8:	lsr	r4, r1, #1
   12cec:	ldr	r2, [sl]
   12cf0:	ldr	r0, [sl, #8]
   12cf4:	rsb	r5, r2, r1, lsr #1
   12cf8:	movw	r1, #10040	; 0x2738
   12cfc:	cmp	r0, #0
   12d00:	movt	r1, #4
   12d04:	str	r4, [r1, #56]	; 0x38
   12d08:	str	r5, [r1, #60]	; 0x3c
   12d0c:	str	r4, [r1, #64]	; 0x40
   12d10:	ldrbne	r1, [r0]
   12d14:	cmpne	r1, #0
   12d18:	bne	12d48 <ftello64@plt+0x14bc>
   12d1c:	movw	r2, #10040	; 0x2738
   12d20:	mov	r0, #0
   12d24:	movt	r2, #4
   12d28:	str	r0, [sl, #8]
   12d2c:	ldr	r0, [r2, #68]	; 0x44
   12d30:	ldrb	r1, [r2]
   12d34:	lsl	r0, r0, #1
   12d38:	cmp	r1, #0
   12d3c:	beq	12d68 <ftello64@plt+0x14dc>
   12d40:	orr	r0, r0, #1
   12d44:	b	12d74 <ftello64@plt+0x14e8>
   12d48:	bl	11718 <strlen@plt>
   12d4c:	movw	r2, #10040	; 0x2738
   12d50:	movt	r2, #4
   12d54:	str	r0, [r2, #68]	; 0x44
   12d58:	ldrb	r1, [r2]
   12d5c:	lsl	r0, r0, #1
   12d60:	cmp	r1, #0
   12d64:	bne	12d40 <ftello64@plt+0x14b4>
   12d68:	sub	r1, r5, r0
   12d6c:	bic	r1, r1, r1, asr #31
   12d70:	str	r1, [r2, #60]	; 0x3c
   12d74:	sub	r0, r4, r0
   12d78:	mov	r5, r2
   12d7c:	str	r0, [r2, #64]	; 0x40
   12d80:	bl	116f4 <__ctype_b_loc@plt>
   12d84:	ldr	r3, [r0]
   12d88:	str	r0, [sp, #32]
   12d8c:	mov	r0, #496	; 0x1f0
   12d90:	mov	r7, #12
   12d94:	mov	r1, r3
   12d98:	vld1.16	{d16-d17}, [r1], r0
   12d9c:	movw	r0, #9784	; 0x2638
   12da0:	movt	r0, #4
   12da4:	mov	r2, r0
   12da8:	vshr.u16	q9, q8, #13
   12dac:	vmov.i8	d16, #1	; 0x01
   12db0:	vmovn.i16	d17, q9
   12db4:	vand	d17, d17, d16
   12db8:	vst1.8	{d17}, [r2 :64], r7
   12dbc:	add	r7, r3, #16
   12dc0:	vld1.16	{d18-d19}, [r7]
   12dc4:	add	r7, r3, #32
   12dc8:	vshr.u16	q9, q9, #13
   12dcc:	vmovn.i16	d17, q9
   12dd0:	vand	d17, d17, d16
   12dd4:	vstr	d17, [r0, #8]
   12dd8:	vld1.16	{d18-d19}, [r7]
   12ddc:	add	r7, r3, #48	; 0x30
   12de0:	vshr.u16	q9, q9, #13
   12de4:	vmovn.i16	d17, q9
   12de8:	vand	d17, d17, d16
   12dec:	vstr	d17, [r0, #16]
   12df0:	vld1.16	{d18-d19}, [r7]
   12df4:	add	r7, r3, #64	; 0x40
   12df8:	vshr.u16	q9, q9, #13
   12dfc:	vmovn.i16	d17, q9
   12e00:	vand	d17, d17, d16
   12e04:	vstr	d17, [r0, #24]
   12e08:	vld1.16	{d18-d19}, [r7]
   12e0c:	add	r7, r3, #80	; 0x50
   12e10:	vshr.u16	q9, q9, #13
   12e14:	vmovn.i16	d17, q9
   12e18:	vand	d17, d17, d16
   12e1c:	vstr	d17, [r0, #32]
   12e20:	vld1.16	{d18-d19}, [r7]
   12e24:	add	r7, r3, #96	; 0x60
   12e28:	vshr.u16	q9, q9, #13
   12e2c:	vmovn.i16	d17, q9
   12e30:	vand	d17, d17, d16
   12e34:	vstr	d17, [r0, #40]	; 0x28
   12e38:	vld1.16	{d18-d19}, [r7]
   12e3c:	add	r7, r3, #112	; 0x70
   12e40:	vshr.u16	q9, q9, #13
   12e44:	vmovn.i16	d17, q9
   12e48:	vand	d17, d17, d16
   12e4c:	vstr	d17, [r0, #48]	; 0x30
   12e50:	vld1.16	{d18-d19}, [r7]
   12e54:	add	r7, r3, #128	; 0x80
   12e58:	vshr.u16	q9, q9, #13
   12e5c:	vmovn.i16	d17, q9
   12e60:	vand	d17, d17, d16
   12e64:	vstr	d17, [r0, #56]	; 0x38
   12e68:	vld1.16	{d18-d19}, [r7]
   12e6c:	add	r7, r3, #144	; 0x90
   12e70:	vshr.u16	q9, q9, #13
   12e74:	vmovn.i16	d17, q9
   12e78:	vand	d17, d17, d16
   12e7c:	vstr	d17, [r0, #64]	; 0x40
   12e80:	vld1.16	{d18-d19}, [r7]
   12e84:	add	r7, r3, #160	; 0xa0
   12e88:	vshr.u16	q9, q9, #13
   12e8c:	vmovn.i16	d17, q9
   12e90:	vand	d17, d17, d16
   12e94:	vstr	d17, [r0, #72]	; 0x48
   12e98:	vld1.16	{d18-d19}, [r7]
   12e9c:	add	r7, r3, #176	; 0xb0
   12ea0:	vshr.u16	q9, q9, #13
   12ea4:	vmovn.i16	d17, q9
   12ea8:	vand	d17, d17, d16
   12eac:	vstr	d17, [r0, #80]	; 0x50
   12eb0:	vld1.16	{d18-d19}, [r7]
   12eb4:	add	r7, r3, #192	; 0xc0
   12eb8:	vshr.u16	q9, q9, #13
   12ebc:	vmovn.i16	d17, q9
   12ec0:	vand	d17, d17, d16
   12ec4:	vstr	d17, [r0, #88]	; 0x58
   12ec8:	vld1.16	{d18-d19}, [r7]
   12ecc:	add	r7, r3, #208	; 0xd0
   12ed0:	vshr.u16	q9, q9, #13
   12ed4:	vmovn.i16	d17, q9
   12ed8:	vand	d17, d17, d16
   12edc:	vstr	d17, [r0, #96]	; 0x60
   12ee0:	vld1.16	{d18-d19}, [r7]
   12ee4:	add	r7, r3, #224	; 0xe0
   12ee8:	vshr.u16	q9, q9, #13
   12eec:	vmovn.i16	d17, q9
   12ef0:	vand	d17, d17, d16
   12ef4:	vstr	d17, [r0, #104]	; 0x68
   12ef8:	vld1.16	{d18-d19}, [r7]
   12efc:	add	r7, r3, #240	; 0xf0
   12f00:	vshr.u16	q9, q9, #13
   12f04:	vmovn.i16	d17, q9
   12f08:	vand	d17, d17, d16
   12f0c:	vstr	d17, [r0, #112]	; 0x70
   12f10:	vld1.16	{d18-d19}, [r7]
   12f14:	add	r7, r3, #256	; 0x100
   12f18:	vshr.u16	q9, q9, #13
   12f1c:	vmovn.i16	d17, q9
   12f20:	vand	d17, d17, d16
   12f24:	vstr	d17, [r0, #120]	; 0x78
   12f28:	vld1.16	{d18-d19}, [r7]
   12f2c:	add	r7, r3, #272	; 0x110
   12f30:	vshr.u16	q9, q9, #13
   12f34:	vmovn.i16	d17, q9
   12f38:	vand	d17, d17, d16
   12f3c:	vstr	d17, [r0, #128]	; 0x80
   12f40:	vld1.16	{d18-d19}, [r7]
   12f44:	add	r7, r3, #288	; 0x120
   12f48:	vshr.u16	q9, q9, #13
   12f4c:	vmovn.i16	d17, q9
   12f50:	vand	d17, d17, d16
   12f54:	vstr	d17, [r0, #136]	; 0x88
   12f58:	vld1.16	{d18-d19}, [r7]
   12f5c:	add	r7, r3, #304	; 0x130
   12f60:	vshr.u16	q9, q9, #13
   12f64:	vmovn.i16	d17, q9
   12f68:	vand	d17, d17, d16
   12f6c:	vstr	d17, [r0, #144]	; 0x90
   12f70:	vld1.16	{d18-d19}, [r7]
   12f74:	add	r7, r3, #320	; 0x140
   12f78:	vshr.u16	q9, q9, #13
   12f7c:	vmovn.i16	d17, q9
   12f80:	vand	d17, d17, d16
   12f84:	vstr	d17, [r0, #152]	; 0x98
   12f88:	vld1.16	{d18-d19}, [r7]
   12f8c:	add	r7, r3, #336	; 0x150
   12f90:	vshr.u16	q9, q9, #13
   12f94:	vmovn.i16	d17, q9
   12f98:	vand	d17, d17, d16
   12f9c:	vstr	d17, [r0, #160]	; 0xa0
   12fa0:	vld1.16	{d18-d19}, [r7]
   12fa4:	add	r7, r3, #352	; 0x160
   12fa8:	vshr.u16	q9, q9, #13
   12fac:	vmovn.i16	d17, q9
   12fb0:	vand	d17, d17, d16
   12fb4:	vstr	d17, [r0, #168]	; 0xa8
   12fb8:	vld1.16	{d18-d19}, [r7]
   12fbc:	add	r7, r3, #368	; 0x170
   12fc0:	vshr.u16	q9, q9, #13
   12fc4:	vmovn.i16	d17, q9
   12fc8:	vand	d17, d17, d16
   12fcc:	vstr	d17, [r0, #176]	; 0xb0
   12fd0:	vld1.16	{d18-d19}, [r7]
   12fd4:	add	r7, r3, #384	; 0x180
   12fd8:	vshr.u16	q9, q9, #13
   12fdc:	vmovn.i16	d17, q9
   12fe0:	vand	d17, d17, d16
   12fe4:	vstr	d17, [r0, #184]	; 0xb8
   12fe8:	vld1.16	{d18-d19}, [r7]
   12fec:	add	r7, r3, #400	; 0x190
   12ff0:	vshr.u16	q9, q9, #13
   12ff4:	vmovn.i16	d17, q9
   12ff8:	vand	d17, d17, d16
   12ffc:	vstr	d17, [r0, #192]	; 0xc0
   13000:	vld1.16	{d18-d19}, [r7]
   13004:	add	r7, r3, #416	; 0x1a0
   13008:	vshr.u16	q9, q9, #13
   1300c:	vmovn.i16	d17, q9
   13010:	vand	d17, d17, d16
   13014:	vstr	d17, [r0, #200]	; 0xc8
   13018:	vld1.16	{d18-d19}, [r7]
   1301c:	add	r7, r3, #432	; 0x1b0
   13020:	vshr.u16	q9, q9, #13
   13024:	vmovn.i16	d17, q9
   13028:	vand	d17, d17, d16
   1302c:	vstr	d17, [r0, #208]	; 0xd0
   13030:	vld1.16	{d18-d19}, [r7]
   13034:	add	r7, r3, #448	; 0x1c0
   13038:	vshr.u16	q9, q9, #13
   1303c:	vmovn.i16	d17, q9
   13040:	vand	d17, d17, d16
   13044:	vstr	d17, [r0, #216]	; 0xd8
   13048:	vld1.16	{d18-d19}, [r7]
   1304c:	add	r7, r3, #464	; 0x1d0
   13050:	add	r3, r3, #480	; 0x1e0
   13054:	vshr.u16	q9, q9, #13
   13058:	vmovn.i16	d17, q9
   1305c:	vand	d17, d17, d16
   13060:	vstr	d17, [r0, #224]	; 0xe0
   13064:	vld1.16	{d18-d19}, [r7]
   13068:	vshr.u16	q9, q9, #13
   1306c:	vmovn.i16	d17, q9
   13070:	vand	d17, d17, d16
   13074:	vstr	d17, [r0, #232]	; 0xe8
   13078:	vld1.16	{d18-d19}, [r3]
   1307c:	vshr.u16	q9, q9, #13
   13080:	vmovn.i16	d17, q9
   13084:	vand	d17, d17, d16
   13088:	vstr	d17, [r0, #240]	; 0xf0
   1308c:	vld1.16	{d18-d19}, [r1]
   13090:	mov	r1, #1
   13094:	strb	r1, [r2]
   13098:	ldr	r2, [r5, #24]
   1309c:	vshr.u16	q9, q9, #13
   130a0:	vmovn.i16	d17, q9
   130a4:	cmp	r2, #2
   130a8:	vand	d16, d17, d16
   130ac:	vstr	d16, [r0, #248]	; 0xf8
   130b0:	beq	130e0 <ftello64@plt+0x1854>
   130b4:	cmp	r2, #3
   130b8:	bne	130e4 <ftello64@plt+0x1858>
   130bc:	mov	r1, #1
   130c0:	strb	r1, [r0, #123]	; 0x7b
   130c4:	strb	r1, [r0, #95]	; 0x5f
   130c8:	strb	r1, [r0, #125]	; 0x7d
   130cc:	strb	r1, [r0, #92]	; 0x5c
   130d0:	movw	r1, #257	; 0x101
   130d4:	movt	r1, #257	; 0x101
   130d8:	str	r1, [r0, #35]	; 0x23
   130dc:	b	130e4 <ftello64@plt+0x1858>
   130e0:	strb	r1, [r0, #34]	; 0x22
   130e4:	mov	r7, #0
   130e8:	str	r7, [r5, #96]	; 0x60
   130ec:	str	r7, [r5, #100]	; 0x64
   130f0:	str	r7, [r5, #104]	; 0x68
   130f4:	str	r7, [r5, #108]	; 0x6c
   130f8:	strh	r7, [r5, #5]
   130fc:	ldr	r0, [r5, #72]	; 0x48
   13100:	cmp	r0, #1
   13104:	blt	146bc <ftello64@plt+0x2e30>
   13108:	ldr	r9, [r5, #76]	; 0x4c
   1310c:	movw	ip, #9528	; 0x2538
   13110:	mov	r1, #0
   13114:	movt	ip, #4
   13118:	b	1320c <ftello64@plt+0x1980>
   1311c:	movw	r5, #10040	; 0x2738
   13120:	movw	r8, #8980	; 0x2314
   13124:	mov	r7, #0
   13128:	movt	r5, #4
   1312c:	movt	r8, #4
   13130:	cmp	r0, #0
   13134:	bne	144d4 <ftello64@plt+0x2c48>
   13138:	b	144e8 <ftello64@plt+0x2c5c>
   1313c:	add	r8, r8, #1
   13140:	b	133f8 <ftello64@plt+0x1b6c>
   13144:	add	r6, r4, #1
   13148:	b	13b18 <ftello64@plt+0x228c>
   1314c:	mov	r1, #10
   13150:	bl	117d8 <__overflow@plt>
   13154:	b	13f04 <ftello64@plt+0x2678>
   13158:	mov	r1, #123	; 0x7b
   1315c:	bl	117d8 <__overflow@plt>
   13160:	b	13a94 <ftello64@plt+0x2208>
   13164:	mov	r1, #125	; 0x7d
   13168:	bl	117d8 <__overflow@plt>
   1316c:	b	13b88 <ftello64@plt+0x22fc>
   13170:	mov	r1, #34	; 0x22
   13174:	bl	117d8 <__overflow@plt>
   13178:	movw	r6, #8676	; 0x21e4
   1317c:	movt	r6, #4
   13180:	b	13d74 <ftello64@plt+0x24e8>
   13184:	mov	r1, #34	; 0x22
   13188:	bl	117d8 <__overflow@plt>
   1318c:	movw	r6, #8676	; 0x21e4
   13190:	movt	r6, #4
   13194:	b	13dd8 <ftello64@plt+0x254c>
   13198:	mov	r1, #34	; 0x22
   1319c:	bl	117d8 <__overflow@plt>
   131a0:	movw	r6, #8676	; 0x21e4
   131a4:	movt	r6, #4
   131a8:	b	13e2c <ftello64@plt+0x25a0>
   131ac:	mov	r1, #34	; 0x22
   131b0:	bl	117d8 <__overflow@plt>
   131b4:	movw	r3, #8676	; 0x21e4
   131b8:	movt	r3, #4
   131bc:	ldrb	r0, [r5, #3]
   131c0:	cmp	r0, #0
   131c4:	beq	13e90 <ftello64@plt+0x2604>
   131c8:	b	13e9c <ftello64@plt+0x2610>
   131cc:	mov	r1, #123	; 0x7b
   131d0:	bl	117d8 <__overflow@plt>
   131d4:	b	13bd8 <ftello64@plt+0x234c>
   131d8:	mov	r1, #125	; 0x7d
   131dc:	bl	117d8 <__overflow@plt>
   131e0:	b	14670 <ftello64@plt+0x2de4>
   131e4:	mov	r1, #34	; 0x22
   131e8:	bl	117d8 <__overflow@plt>
   131ec:	movw	r3, #8676	; 0x21e4
   131f0:	movt	r3, #4
   131f4:	b	13ee0 <ftello64@plt+0x2654>
   131f8:	mov	r1, #58	; 0x3a
   131fc:	bl	117d8 <__overflow@plt>
   13200:	movw	r3, #8676	; 0x21e4
   13204:	movt	r3, #4
   13208:	b	13c7c <ftello64@plt+0x23f0>
   1320c:	ldr	r4, [r9]
   13210:	str	r1, [sp, #24]
   13214:	str	r4, [r5, #112]	; 0x70
   13218:	str	r4, [sp, #16]
   1321c:	ldr	r0, [r9, #4]
   13220:	add	r6, r4, r0
   13224:	str	r6, [r5, #116]	; 0x74
   13228:	ldr	r2, [r9, #24]
   1322c:	ldr	r3, [r5, #36]	; 0x24
   13230:	ldr	r1, [r9, #8]
   13234:	ldr	r2, [r3, r2, lsl #3]!
   13238:	str	r1, [sp, #12]
   1323c:	ldr	r1, [r9, #12]
   13240:	str	r2, [sp, #36]	; 0x24
   13244:	ldr	r2, [r3, #4]
   13248:	add	sl, r4, r1
   1324c:	cmp	r0, r1
   13250:	str	r2, [sp, #20]
   13254:	bge	13308 <ftello64@plt+0x1a7c>
   13258:	ldr	r0, [r5, #64]	; 0x40
   1325c:	add	r0, r4, r0
   13260:	cmp	r6, r0
   13264:	bhi	13308 <ftello64@plt+0x1a7c>
   13268:	ldr	r0, [r8]
   1326c:	str	r6, [r5, #116]	; 0x74
   13270:	cmp	r0, #0
   13274:	beq	132bc <ftello64@plt+0x1a30>
   13278:	sub	r2, sl, r6
   1327c:	add	r0, r8, #4
   13280:	mov	r1, r6
   13284:	mov	r3, #0
   13288:	str	r7, [sp]
   1328c:	bl	1d4bc <ftello64@plt+0xbc30>
   13290:	cmn	r0, #2
   13294:	beq	146fc <ftello64@plt+0x2e70>
   13298:	ldr	r4, [r5, #112]	; 0x70
   1329c:	cmn	r0, #1
   132a0:	movw	ip, #9528	; 0x2538
   132a4:	movweq	r0, #1
   132a8:	movt	ip, #4
   132ac:	add	r6, r6, r0
   132b0:	cmp	r6, sl
   132b4:	bcc	13258 <ftello64@plt+0x19cc>
   132b8:	b	13308 <ftello64@plt+0x1a7c>
   132bc:	ldrb	r0, [r6]
   132c0:	ldrb	r0, [ip, r0]
   132c4:	cmp	r0, #0
   132c8:	beq	132fc <ftello64@plt+0x1a70>
   132cc:	cmp	r6, sl
   132d0:	bcs	132b0 <ftello64@plt+0x1a24>
   132d4:	add	r0, r6, #1
   132d8:	mov	r6, r0
   132dc:	cmp	r0, sl
   132e0:	bcs	132b0 <ftello64@plt+0x1a24>
   132e4:	mov	r0, r6
   132e8:	ldrb	r1, [r0], #1
   132ec:	ldrb	r1, [ip, r1]
   132f0:	cmp	r1, #0
   132f4:	bne	132d8 <ftello64@plt+0x1a4c>
   132f8:	b	132b0 <ftello64@plt+0x1a24>
   132fc:	add	r6, r6, #1
   13300:	cmp	r6, sl
   13304:	bcc	13258 <ftello64@plt+0x19cc>
   13308:	ldr	r0, [r5, #64]	; 0x40
   1330c:	movw	r1, #8552	; 0x2168
   13310:	movt	r1, #4
   13314:	ldr	r1, [r1, #8]
   13318:	add	r0, r4, r0
   1331c:	cmp	r6, r0
   13320:	mov	r0, #0
   13324:	strls	r6, [r5, #116]	; 0x74
   13328:	ldrhi	r6, [r5, #116]	; 0x74
   1332c:	cmp	r6, sl
   13330:	movwcc	r0, #1
   13334:	cmp	r1, #0
   13338:	movwne	r1, #1
   1333c:	cmp	r6, r4
   13340:	and	r0, r0, r1
   13344:	strb	r0, [r5, #7]
   13348:	bls	13380 <ftello64@plt+0x1af4>
   1334c:	ldr	r0, [sp, #32]
   13350:	sub	r1, r6, #1
   13354:	ldr	r0, [r0]
   13358:	ldrb	r2, [r1]
   1335c:	add	r2, r0, r2, lsl #1
   13360:	ldrb	r2, [r2, #1]
   13364:	tst	r2, #32
   13368:	beq	13380 <ftello64@plt+0x1af4>
   1336c:	sub	r2, r1, #1
   13370:	str	r1, [r5, #116]	; 0x74
   13374:	cmp	r1, r4
   13378:	mov	r1, r2
   1337c:	bhi	13358 <ftello64@plt+0x1acc>
   13380:	ldr	r0, [r5, #44]	; 0x2c
   13384:	ldr	r1, [r5, #56]	; 0x38
   13388:	add	r2, r0, r1
   1338c:	ldr	r0, [r9, #8]
   13390:	rsb	r1, r0, #0
   13394:	cmp	r2, r1
   13398:	bge	133ec <ftello64@plt+0x1b60>
   1339c:	movw	r1, #8980	; 0x2314
   133a0:	sub	r8, r4, r2
   133a4:	movt	r1, #4
   133a8:	ldr	r0, [r1]
   133ac:	cmp	r0, #0
   133b0:	beq	13468 <ftello64@plt+0x1bdc>
   133b4:	add	r0, r1, #4
   133b8:	mov	r1, r8
   133bc:	mov	r3, #0
   133c0:	str	r7, [sp]
   133c4:	bl	1d4bc <ftello64@plt+0xbc30>
   133c8:	cmn	r0, #2
   133cc:	beq	146fc <ftello64@plt+0x2e70>
   133d0:	ldr	r4, [r5, #112]	; 0x70
   133d4:	cmn	r0, #1
   133d8:	movw	ip, #9528	; 0x2538
   133dc:	movweq	r0, #1
   133e0:	movt	ip, #4
   133e4:	add	r8, r8, r0
   133e8:	b	133f0 <ftello64@plt+0x1b64>
   133ec:	add	r8, r4, r0
   133f0:	movw	r7, #10160	; 0x27b0
   133f4:	movt	r7, #4
   133f8:	cmp	r8, r4
   133fc:	str	r8, [r7]
   13400:	str	r4, [r7, #4]
   13404:	str	r9, [sp, #28]
   13408:	bcs	13460 <ftello64@plt+0x1bd4>
   1340c:	ldr	r0, [sp, #32]
   13410:	mov	r1, r4
   13414:	mov	r3, r4
   13418:	ldrb	r2, [r1, #-1]!
   1341c:	ldr	r0, [r0]
   13420:	add	r2, r0, r2, lsl #1
   13424:	ldrb	r2, [r2, #1]
   13428:	tst	r2, #32
   1342c:	beq	134bc <ftello64@plt+0x1c30>
   13430:	mov	r3, r1
   13434:	cmp	r1, r8
   13438:	str	r1, [r7, #4]
   1343c:	bls	134b8 <ftello64@plt+0x1c2c>
   13440:	mov	r1, r3
   13444:	ldrb	r2, [r1, #-1]!
   13448:	add	r2, r0, r2, lsl #1
   1344c:	ldrb	r2, [r2, #1]
   13450:	tst	r2, #32
   13454:	bne	13430 <ftello64@plt+0x1ba4>
   13458:	add	r4, r1, #1
   1345c:	b	134bc <ftello64@plt+0x1c30>
   13460:	mov	r3, r4
   13464:	b	134bc <ftello64@plt+0x1c30>
   13468:	ldrb	r0, [r8]
   1346c:	movw	r7, #10160	; 0x27b0
   13470:	movt	r7, #4
   13474:	ldrb	r0, [ip, r0]
   13478:	cmp	r0, #0
   1347c:	beq	1313c <ftello64@plt+0x18b0>
   13480:	rsb	r0, r2, #0
   13484:	cmn	r0, #1
   13488:	bgt	133f8 <ftello64@plt+0x1b6c>
   1348c:	add	r0, r4, r0
   13490:	add	r0, r0, #1
   13494:	mov	r8, r0
   13498:	cmp	r0, r4
   1349c:	bcs	133f8 <ftello64@plt+0x1b6c>
   134a0:	mov	r0, r8
   134a4:	ldrb	r1, [r0], #1
   134a8:	ldrb	r1, [ip, r1]
   134ac:	cmp	r1, #0
   134b0:	bne	13494 <ftello64@plt+0x1c08>
   134b4:	b	133f8 <ftello64@plt+0x1b6c>
   134b8:	mov	r4, r3
   134bc:	ldr	r0, [r5, #60]	; 0x3c
   134c0:	mov	r9, #0
   134c4:	mov	r2, r8
   134c8:	add	r1, r8, r0
   134cc:	cmp	r1, r3
   134d0:	bcs	135e4 <ftello64@plt+0x1d58>
   134d4:	mov	r1, r8
   134d8:	movw	r7, #8980	; 0x2314
   134dc:	movt	r7, #4
   134e0:	ldr	r6, [r7]
   134e4:	cmp	r6, #0
   134e8:	beq	13550 <ftello64@plt+0x1cc4>
   134ec:	sub	r2, r3, r1
   134f0:	add	r0, r7, #4
   134f4:	mov	r3, #0
   134f8:	str	r9, [sp]
   134fc:	bl	1d4bc <ftello64@plt+0xbc30>
   13500:	cmn	r0, #2
   13504:	beq	146fc <ftello64@plt+0x2e70>
   13508:	movw	r1, #10160	; 0x27b0
   1350c:	cmn	r0, #1
   13510:	movw	ip, #9528	; 0x2538
   13514:	movt	r1, #4
   13518:	movweq	r0, #1
   1351c:	movt	ip, #4
   13520:	mov	r3, r1
   13524:	ldr	r1, [r1]
   13528:	ldr	r4, [r3, #4]
   1352c:	add	r2, r1, r0
   13530:	ldr	r0, [r5, #60]	; 0x3c
   13534:	str	r2, [r3]
   13538:	mov	r3, r4
   1353c:	mov	r1, r2
   13540:	add	r6, r1, r0
   13544:	cmp	r6, r3
   13548:	bcc	134d8 <ftello64@plt+0x1c4c>
   1354c:	b	135e8 <ftello64@plt+0x1d5c>
   13550:	ldrb	r6, [r1]
   13554:	ldrb	r6, [ip, r6]
   13558:	cmp	r6, #0
   1355c:	beq	135ac <ftello64@plt+0x1d20>
   13560:	movw	r7, #10160	; 0x27b0
   13564:	cmp	r1, r3
   13568:	movt	r7, #4
   1356c:	bcs	13540 <ftello64@plt+0x1cb4>
   13570:	add	r2, r1, #1
   13574:	mov	r1, r2
   13578:	cmp	r2, r3
   1357c:	str	r2, [r7]
   13580:	bcs	135d0 <ftello64@plt+0x1d44>
   13584:	mov	r2, r1
   13588:	ldrb	r6, [r2], #1
   1358c:	ldrb	r6, [ip, r6]
   13590:	cmp	r6, #0
   13594:	bne	13574 <ftello64@plt+0x1ce8>
   13598:	sub	r2, r2, #1
   1359c:	add	r6, r1, r0
   135a0:	cmp	r6, r3
   135a4:	bcc	134d8 <ftello64@plt+0x1c4c>
   135a8:	b	135e8 <ftello64@plt+0x1d5c>
   135ac:	add	r2, r1, #1
   135b0:	movw	r1, #10160	; 0x27b0
   135b4:	movt	r1, #4
   135b8:	str	r2, [r1]
   135bc:	mov	r1, r2
   135c0:	add	r6, r1, r0
   135c4:	cmp	r6, r3
   135c8:	bcc	134d8 <ftello64@plt+0x1c4c>
   135cc:	b	135e8 <ftello64@plt+0x1d5c>
   135d0:	mov	r2, r1
   135d4:	add	r6, r1, r0
   135d8:	cmp	r6, r3
   135dc:	bcc	134d8 <ftello64@plt+0x1c4c>
   135e0:	b	135e8 <ftello64@plt+0x1d5c>
   135e4:	mov	r1, r8
   135e8:	ldr	r3, [sp, #16]
   135ec:	ldr	r7, [sp, #12]
   135f0:	add	r3, r3, r7
   135f4:	str	r3, [sp, #16]
   135f8:	movw	r3, #8552	; 0x2168
   135fc:	movt	r3, #4
   13600:	ldr	r3, [r3, #8]
   13604:	cmp	r3, #0
   13608:	beq	136c0 <ftello64@plt+0x1e34>
   1360c:	ldr	r9, [sp, #28]
   13610:	mov	r3, r1
   13614:	mov	r6, r3
   13618:	ldr	r3, [sp, #36]	; 0x24
   1361c:	cmp	r6, r3
   13620:	bls	13644 <ftello64@plt+0x1db8>
   13624:	ldr	r7, [sp, #32]
   13628:	mov	r3, r6
   1362c:	ldrb	r5, [r3, #-1]!
   13630:	ldr	r7, [r7]
   13634:	add	r7, r7, r5, lsl #1
   13638:	ldrb	r7, [r7, #1]
   1363c:	tst	r7, #32
   13640:	bne	13614 <ftello64@plt+0x1d88>
   13644:	ldr	r3, [sp, #16]
   13648:	movw	r5, #10040	; 0x2738
   1364c:	movt	r5, #4
   13650:	cmp	r6, r3
   13654:	mov	r3, #0
   13658:	movwhi	r3, #1
   1365c:	ldr	r6, [sp, #20]
   13660:	strb	r3, [r5, #8]
   13664:	cmp	r1, r6
   13668:	bcs	136d8 <ftello64@plt+0x1e4c>
   1366c:	ldr	r3, [sp, #32]
   13670:	ldrb	r7, [r1]
   13674:	ldr	r3, [r3]
   13678:	add	r7, r3, r7, lsl #1
   1367c:	ldrb	r7, [r7, #1]
   13680:	tst	r7, #32
   13684:	mov	r7, #0
   13688:	beq	136dc <ftello64@plt+0x1e50>
   1368c:	add	r2, r1, #1
   13690:	movw	r1, #10160	; 0x27b0
   13694:	cmp	r2, r6
   13698:	movt	r1, #4
   1369c:	str	r2, [r1]
   136a0:	bcs	136dc <ftello64@plt+0x1e50>
   136a4:	ldrb	r1, [r2], #1
   136a8:	add	r1, r3, r1, lsl #1
   136ac:	ldrb	r1, [r1, #1]
   136b0:	tst	r1, #32
   136b4:	bne	13690 <ftello64@plt+0x1e04>
   136b8:	sub	r2, r2, #1
   136bc:	b	136dc <ftello64@plt+0x1e50>
   136c0:	ldr	r9, [sp, #28]
   136c4:	mov	r3, #0
   136c8:	ldr	r6, [sp, #20]
   136cc:	strb	r3, [r5, #8]
   136d0:	cmp	r1, r6
   136d4:	bcc	1366c <ftello64@plt+0x1de0>
   136d8:	mov	r7, #0
   136dc:	movw	r1, #8552	; 0x2168
   136e0:	sub	r0, r0, r4
   136e4:	movt	r1, #4
   136e8:	add	r0, r0, r2
   136ec:	ldr	r1, [r1]
   136f0:	sub	r4, r0, r1
   136f4:	cmp	r4, #1
   136f8:	blt	13818 <ftello64@plt+0x1f8c>
   136fc:	ldr	r0, [r5, #116]	; 0x74
   13700:	cmp	r6, r0
   13704:	str	r0, [r5, #96]	; 0x60
   13708:	bls	13738 <ftello64@plt+0x1eac>
   1370c:	ldr	r1, [sp, #32]
   13710:	ldr	r1, [r1]
   13714:	ldrb	r2, [r0]
   13718:	add	r2, r1, r2, lsl #1
   1371c:	ldrb	r2, [r2, #1]
   13720:	tst	r2, #32
   13724:	beq	13738 <ftello64@plt+0x1eac>
   13728:	add	r0, r0, #1
   1372c:	cmp	r0, r6
   13730:	str	r0, [r5, #96]	; 0x60
   13734:	bcc	13714 <ftello64@plt+0x1e88>
   13738:	mov	r6, r0
   1373c:	cmp	r0, sl
   13740:	str	r0, [r5, #100]	; 0x64
   13744:	bcs	13808 <ftello64@plt+0x1f7c>
   13748:	movw	r3, #8980	; 0x2314
   1374c:	str	r6, [r5, #100]	; 0x64
   13750:	movt	r3, #4
   13754:	ldr	r1, [r3]
   13758:	cmp	r1, #0
   1375c:	beq	137ac <ftello64@plt+0x1f20>
   13760:	add	r0, r3, #4
   13764:	sub	r2, sl, r6
   13768:	mov	r1, r6
   1376c:	mov	r3, #0
   13770:	str	r7, [sp]
   13774:	bl	1d4bc <ftello64@plt+0xbc30>
   13778:	cmn	r0, #2
   1377c:	beq	146fc <ftello64@plt+0x2e70>
   13780:	cmn	r0, #1
   13784:	movw	ip, #9528	; 0x2538
   13788:	movweq	r0, #1
   1378c:	movt	ip, #4
   13790:	add	r6, r6, r0
   13794:	ldr	r0, [r5, #96]	; 0x60
   13798:	add	r1, r0, r4
   1379c:	cmp	r6, sl
   137a0:	cmpcc	r6, r1
   137a4:	bcc	13748 <ftello64@plt+0x1ebc>
   137a8:	b	13800 <ftello64@plt+0x1f74>
   137ac:	ldrb	r1, [r6]
   137b0:	ldrb	r1, [ip, r1]
   137b4:	cmp	r1, #0
   137b8:	beq	137ec <ftello64@plt+0x1f60>
   137bc:	cmp	r6, sl
   137c0:	bcs	13798 <ftello64@plt+0x1f0c>
   137c4:	add	r1, r6, #1
   137c8:	mov	r6, r1
   137cc:	cmp	r1, sl
   137d0:	bcs	13798 <ftello64@plt+0x1f0c>
   137d4:	mov	r1, r6
   137d8:	ldrb	r2, [r1], #1
   137dc:	ldrb	r2, [ip, r2]
   137e0:	cmp	r2, #0
   137e4:	bne	137c8 <ftello64@plt+0x1f3c>
   137e8:	b	13798 <ftello64@plt+0x1f0c>
   137ec:	add	r6, r6, #1
   137f0:	add	r1, r0, r4
   137f4:	cmp	r6, sl
   137f8:	cmpcc	r6, r1
   137fc:	bcc	13748 <ftello64@plt+0x1ebc>
   13800:	cmp	r6, r1
   13804:	bcs	13fe8 <ftello64@plt+0x275c>
   13808:	str	r6, [r5, #100]	; 0x64
   1380c:	cmp	r6, r0
   13810:	bls	13820 <ftello64@plt+0x1f94>
   13814:	b	13ff4 <ftello64@plt+0x2768>
   13818:	str	r7, [r5, #96]	; 0x60
   1381c:	str	r7, [r5, #100]	; 0x64
   13820:	strb	r7, [r5, #5]
   13824:	movw	r1, #8552	; 0x2168
   13828:	ldr	r0, [r5, #64]	; 0x40
   1382c:	ldrd	r2, [r5, #112]	; 0x70
   13830:	movt	r1, #4
   13834:	ldr	r1, [r1]
   13838:	sub	r0, r0, r3
   1383c:	add	r0, r0, r2
   13840:	sub	r4, r0, r1
   13844:	cmp	r4, #1
   13848:	blt	139c0 <ftello64@plt+0x2134>
   1384c:	movw	r0, #10160	; 0x27b0
   13850:	movt	r0, #4
   13854:	ldr	r1, [r0]
   13858:	ldr	r0, [sp, #36]	; 0x24
   1385c:	cmp	r0, r1
   13860:	str	r1, [r5, #108]	; 0x6c
   13864:	bcs	13f2c <ftello64@plt+0x26a0>
   13868:	sub	r0, r1, #1
   1386c:	ldr	r1, [sp, #32]
   13870:	ldr	r1, [r1]
   13874:	ldrb	r2, [r0]
   13878:	add	r2, r1, r2, lsl #1
   1387c:	ldrb	r2, [r2, #1]
   13880:	tst	r2, #32
   13884:	beq	13f10 <ftello64@plt+0x2684>
   13888:	ldr	r3, [sp, #36]	; 0x24
   1388c:	sub	r2, r0, #1
   13890:	str	r0, [r5, #108]	; 0x6c
   13894:	cmp	r0, r3
   13898:	mov	r0, r2
   1389c:	bhi	13874 <ftello64@plt+0x1fe8>
   138a0:	add	r1, r2, #1
   138a4:	str	r8, [r5, #104]	; 0x68
   138a8:	add	r0, r8, r4
   138ac:	cmp	r0, r1
   138b0:	bcc	13f6c <ftello64@plt+0x26e0>
   138b4:	cmp	r1, r8
   138b8:	bls	139c8 <ftello64@plt+0x213c>
   138bc:	movw	r2, #8552	; 0x2168
   138c0:	ldr	r0, [sp, #16]
   138c4:	strb	r7, [r5, #8]
   138c8:	movt	r2, #4
   138cc:	ldr	r2, [r2, #8]
   138d0:	cmp	r8, r0
   138d4:	mov	r0, #0
   138d8:	movwhi	r0, #1
   138dc:	cmp	r2, #0
   138e0:	movwne	r2, #1
   138e4:	and	r0, r0, r2
   138e8:	strb	r0, [r5, #6]
   138ec:	ldr	r0, [sp, #32]
   138f0:	ldr	r0, [r0]
   138f4:	ldrb	r2, [r8]
   138f8:	add	r2, r0, r2, lsl #1
   138fc:	ldrb	r2, [r2, #1]
   13900:	tst	r2, #32
   13904:	beq	13918 <ftello64@plt+0x208c>
   13908:	add	r8, r8, #1
   1390c:	cmp	r8, r1
   13910:	str	r8, [r5, #104]	; 0x68
   13914:	bcc	138f4 <ftello64@plt+0x2068>
   13918:	ldrb	r0, [r5, #3]
   1391c:	cmp	r0, #1
   13920:	bne	139d8 <ftello64@plt+0x214c>
   13924:	ldr	r1, [r9, #16]
   13928:	ldr	r0, [r9, #24]
   1392c:	ldr	r2, [r9, #20]
   13930:	movw	r8, #8980	; 0x2314
   13934:	movt	r8, #4
   13938:	adds	r4, r1, #1
   1393c:	ldr	r1, [r5, #28]
   13940:	adc	r7, r2, #0
   13944:	movw	r2, #3040	; 0xbe0
   13948:	movt	r2, #3
   1394c:	ldr	r1, [r1, r0, lsl #2]
   13950:	cmp	r1, #0
   13954:	moveq	r1, r2
   13958:	cmp	r0, #1
   1395c:	blt	13978 <ftello64@plt+0x20ec>
   13960:	ldr	r2, [r5, #32]
   13964:	add	r0, r2, r0, lsl #3
   13968:	ldr	r3, [r0, #-4]
   1396c:	ldr	r0, [r0, #-8]
   13970:	subs	r4, r4, r0
   13974:	sbc	r7, r7, r3
   13978:	ldr	r0, [r5, #88]	; 0x58
   1397c:	bl	115bc <stpcpy@plt>
   13980:	movw	r3, #5075	; 0x13d3
   13984:	mov	r1, #1
   13988:	mvn	r2, #0
   1398c:	mov	r6, r0
   13990:	stm	sp, {r4, r7}
   13994:	movt	r3, #3
   13998:	bl	11748 <__sprintf_chk@plt>
   1399c:	movw	ip, #9528	; 0x2538
   139a0:	add	r0, r6, r0
   139a4:	mov	r7, #0
   139a8:	str	r0, [r5, #92]	; 0x5c
   139ac:	movt	ip, #4
   139b0:	ldr	r0, [r5, #24]
   139b4:	cmp	r0, #2
   139b8:	bcs	13a3c <ftello64@plt+0x21b0>
   139bc:	b	13c10 <ftello64@plt+0x2384>
   139c0:	str	r7, [r5, #104]	; 0x68
   139c4:	str	r7, [r5, #108]	; 0x6c
   139c8:	strb	r7, [r5, #6]
   139cc:	ldrb	r0, [r5, #3]
   139d0:	cmp	r0, #1
   139d4:	beq	13924 <ftello64@plt+0x2098>
   139d8:	ldrb	r0, [r5, #2]
   139dc:	movw	r8, #8980	; 0x2314
   139e0:	movt	r8, #4
   139e4:	cmp	r0, #1
   139e8:	bne	13a30 <ftello64@plt+0x21a4>
   139ec:	ldr	r0, [r9, #16]
   139f0:	ldr	r1, [r5, #112]	; 0x70
   139f4:	add	r0, r1, r0
   139f8:	cmp	r0, sl
   139fc:	str	r0, [r5, #88]	; 0x58
   13a00:	str	r0, [r5, #92]	; 0x5c
   13a04:	bcs	13a30 <ftello64@plt+0x21a4>
   13a08:	ldr	r1, [sp, #32]
   13a0c:	ldr	r1, [r1]
   13a10:	ldrb	r2, [r0], #1
   13a14:	add	r2, r1, r2, lsl #1
   13a18:	ldrb	r2, [r2, #1]
   13a1c:	tst	r2, #32
   13a20:	bne	13a30 <ftello64@plt+0x21a4>
   13a24:	cmp	r0, sl
   13a28:	str	r0, [r5, #92]	; 0x5c
   13a2c:	bcc	13a10 <ftello64@plt+0x2184>
   13a30:	ldr	r0, [r5, #24]
   13a34:	cmp	r0, #2
   13a38:	bcc	13c10 <ftello64@plt+0x2384>
   13a3c:	movw	r4, #8552	; 0x2168
   13a40:	movt	r4, #4
   13a44:	beq	13d14 <ftello64@plt+0x2488>
   13a48:	cmp	r0, #3
   13a4c:	bne	146a4 <ftello64@plt+0x2e18>
   13a50:	ldr	r2, [r4, #12]
   13a54:	movw	r1, #5106	; 0x13f2
   13a58:	mov	r0, #1
   13a5c:	movt	r1, #3
   13a60:	bl	11784 <__printf_chk@plt>
   13a64:	movw	r0, #8676	; 0x21e4
   13a68:	mov	sl, #0
   13a6c:	movt	r0, #4
   13a70:	ldr	r0, [r0]
   13a74:	ldr	r1, [r0, #20]
   13a78:	ldr	r2, [r0, #24]
   13a7c:	cmp	r1, r2
   13a80:	bcs	13158 <ftello64@plt+0x18cc>
   13a84:	add	r2, r1, #1
   13a88:	str	r2, [r0, #20]
   13a8c:	mov	r0, #123	; 0x7b
   13a90:	strb	r0, [r1]
   13a94:	ldrd	r0, [r5, #96]	; 0x60
   13a98:	movw	r4, #10160	; 0x27b0
   13a9c:	movt	r4, #4
   13aa0:	bl	152c8 <ftello64@plt+0x3a3c>
   13aa4:	movw	r0, #8676	; 0x21e4
   13aa8:	movw	r6, #5111	; 0x13f7
   13aac:	movt	r0, #4
   13ab0:	movt	r6, #3
   13ab4:	ldr	r1, [r0]
   13ab8:	mov	r7, r0
   13abc:	mov	r0, r6
   13ac0:	bl	114c0 <fputs_unlocked@plt>
   13ac4:	ldm	r4, {r0, r1}
   13ac8:	bl	152c8 <ftello64@plt+0x3a3c>
   13acc:	ldr	r1, [r7]
   13ad0:	mov	r0, r6
   13ad4:	bl	114c0 <fputs_unlocked@plt>
   13ad8:	ldr	r4, [r5, #112]	; 0x70
   13adc:	ldr	r7, [r5, #116]	; 0x74
   13ae0:	ldr	r0, [r8]
   13ae4:	cmp	r0, #0
   13ae8:	beq	141d8 <ftello64@plt+0x294c>
   13aec:	sub	r2, r7, r4
   13af0:	add	r0, r8, #4
   13af4:	mov	r1, r4
   13af8:	mov	r3, #0
   13afc:	str	sl, [sp]
   13b00:	bl	1d4bc <ftello64@plt+0xbc30>
   13b04:	cmn	r0, #2
   13b08:	beq	146fc <ftello64@plt+0x2e70>
   13b0c:	cmn	r0, #1
   13b10:	movweq	r0, #1
   13b14:	add	r6, r4, r0
   13b18:	mov	r0, r4
   13b1c:	mov	r1, r6
   13b20:	bl	152c8 <ftello64@plt+0x3a3c>
   13b24:	movw	r0, #8676	; 0x21e4
   13b28:	movw	sl, #5111	; 0x13f7
   13b2c:	movt	r0, #4
   13b30:	movt	sl, #3
   13b34:	ldr	r1, [r0]
   13b38:	mov	r4, r0
   13b3c:	mov	r0, sl
   13b40:	bl	114c0 <fputs_unlocked@plt>
   13b44:	mov	r0, r6
   13b48:	mov	r1, r7
   13b4c:	bl	152c8 <ftello64@plt+0x3a3c>
   13b50:	ldr	r1, [r4]
   13b54:	mov	r0, sl
   13b58:	bl	114c0 <fputs_unlocked@plt>
   13b5c:	ldrd	r0, [r5, #104]	; 0x68
   13b60:	bl	152c8 <ftello64@plt+0x3a3c>
   13b64:	ldr	r0, [r4]
   13b68:	ldr	r1, [r0, #20]
   13b6c:	ldr	r2, [r0, #24]
   13b70:	cmp	r1, r2
   13b74:	bcs	13164 <ftello64@plt+0x18d8>
   13b78:	add	r2, r1, #1
   13b7c:	str	r2, [r0, #20]
   13b80:	mov	r0, #125	; 0x7d
   13b84:	strb	r0, [r1]
   13b88:	ldrb	r0, [r5, #3]
   13b8c:	movw	ip, #9528	; 0x2538
   13b90:	mov	r7, #0
   13b94:	movt	ip, #4
   13b98:	cmp	r0, #0
   13b9c:	bne	13bac <ftello64@plt+0x2320>
   13ba0:	ldrb	r0, [r5, #2]
   13ba4:	cmp	r0, #1
   13ba8:	bne	14678 <ftello64@plt+0x2dec>
   13bac:	movw	r0, #8676	; 0x21e4
   13bb0:	movt	r0, #4
   13bb4:	ldr	r0, [r0]
   13bb8:	ldr	r1, [r0, #20]
   13bbc:	ldr	r2, [r0, #24]
   13bc0:	cmp	r1, r2
   13bc4:	bcs	131cc <ftello64@plt+0x1940>
   13bc8:	add	r2, r1, #1
   13bcc:	str	r2, [r0, #20]
   13bd0:	mov	r0, #123	; 0x7b
   13bd4:	strb	r0, [r1]
   13bd8:	ldrd	r0, [r5, #88]	; 0x58
   13bdc:	bl	152c8 <ftello64@plt+0x3a3c>
   13be0:	movw	r0, #8676	; 0x21e4
   13be4:	movt	r0, #4
   13be8:	ldr	r0, [r0]
   13bec:	ldr	r1, [r0, #20]
   13bf0:	ldr	r2, [r0, #24]
   13bf4:	cmp	r1, r2
   13bf8:	bcs	131d8 <ftello64@plt+0x194c>
   13bfc:	add	r2, r1, #1
   13c00:	str	r2, [r0, #20]
   13c04:	mov	r0, #125	; 0x7d
   13c08:	strb	r0, [r1]
   13c0c:	b	14670 <ftello64@plt+0x2de4>
   13c10:	ldrb	r0, [r5, #4]
   13c14:	movw	r7, #10160	; 0x27b0
   13c18:	movw	sl, #8552	; 0x2168
   13c1c:	movw	r3, #8676	; 0x21e4
   13c20:	movt	r7, #4
   13c24:	movt	sl, #4
   13c28:	movt	r3, #4
   13c2c:	mov	r8, r7
   13c30:	mov	r7, #32
   13c34:	cmp	r0, #0
   13c38:	bne	140f4 <ftello64@plt+0x2868>
   13c3c:	ldrd	r0, [r5, #88]	; 0x58
   13c40:	ldrb	r4, [r5, #3]
   13c44:	bl	152c8 <ftello64@plt+0x3a3c>
   13c48:	cmp	r4, #1
   13c4c:	bne	14058 <ftello64@plt+0x27cc>
   13c50:	movw	r3, #8676	; 0x21e4
   13c54:	movt	r3, #4
   13c58:	ldr	r0, [r3]
   13c5c:	ldr	r1, [r0, #20]
   13c60:	ldr	r2, [r0, #24]
   13c64:	cmp	r1, r2
   13c68:	bcs	131f8 <ftello64@plt+0x196c>
   13c6c:	add	r2, r1, #1
   13c70:	str	r2, [r0, #20]
   13c74:	mov	r0, #58	; 0x3a
   13c78:	strb	r0, [r1]
   13c7c:	ldr	r0, [r5, #48]	; 0x30
   13c80:	ldr	r2, [r5, #88]	; 0x58
   13c84:	ldr	r1, [r5, #92]	; 0x5c
   13c88:	ldr	r4, [sl]
   13c8c:	add	r7, r4, r0
   13c90:	sub	r6, r2, r1
   13c94:	add	r7, r7, r6
   13c98:	cmp	r7, #2
   13c9c:	movw	r7, #10160	; 0x27b0
   13ca0:	movt	r7, #4
   13ca4:	mov	r8, r7
   13ca8:	mov	r7, #32
   13cac:	blt	140f4 <ftello64@plt+0x2868>
   13cb0:	add	r2, r2, r4
   13cb4:	add	r0, r2, r0
   13cb8:	add	r0, r0, #1
   13cbc:	sub	r4, r0, r1
   13cc0:	ldr	r0, [r3]
   13cc4:	ldr	r1, [r0, #20]
   13cc8:	ldr	r2, [r0, #24]
   13ccc:	cmp	r1, r2
   13cd0:	bcs	13cf0 <ftello64@plt+0x2464>
   13cd4:	add	r2, r1, #1
   13cd8:	str	r2, [r0, #20]
   13cdc:	strb	r7, [r1]
   13ce0:	sub	r4, r4, #1
   13ce4:	cmp	r4, #2
   13ce8:	bgt	13cc0 <ftello64@plt+0x2434>
   13cec:	b	140f4 <ftello64@plt+0x2868>
   13cf0:	mov	r1, #32
   13cf4:	bl	117d8 <__overflow@plt>
   13cf8:	movw	r3, #8676	; 0x21e4
   13cfc:	mov	r7, #32
   13d00:	movt	r3, #4
   13d04:	sub	r4, r4, #1
   13d08:	cmp	r4, #2
   13d0c:	bgt	13cc0 <ftello64@plt+0x2434>
   13d10:	b	140f4 <ftello64@plt+0x2868>
   13d14:	ldr	r2, [r4, #12]
   13d18:	movw	r1, #5100	; 0x13ec
   13d1c:	mov	r0, #1
   13d20:	movt	r1, #3
   13d24:	bl	11784 <__printf_chk@plt>
   13d28:	ldrd	r0, [r5, #96]	; 0x60
   13d2c:	bl	152c8 <ftello64@plt+0x3a3c>
   13d30:	ldrb	r0, [r5, #5]
   13d34:	movw	r6, #8676	; 0x21e4
   13d38:	movt	r6, #4
   13d3c:	cmp	r0, #0
   13d40:	beq	13d50 <ftello64@plt+0x24c4>
   13d44:	ldr	r1, [r6]
   13d48:	ldr	r0, [r4, #8]
   13d4c:	bl	114c0 <fputs_unlocked@plt>
   13d50:	ldr	r0, [r6]
   13d54:	ldr	r1, [r0, #20]
   13d58:	ldr	r2, [r0, #24]
   13d5c:	cmp	r1, r2
   13d60:	bcs	13170 <ftello64@plt+0x18e4>
   13d64:	add	r2, r1, #1
   13d68:	str	r2, [r0, #20]
   13d6c:	mov	r0, #34	; 0x22
   13d70:	strb	r0, [r1]
   13d74:	ldr	r1, [r6]
   13d78:	movw	r0, #5103	; 0x13ef
   13d7c:	movt	r0, #3
   13d80:	bl	114c0 <fputs_unlocked@plt>
   13d84:	ldrb	r0, [r5, #8]
   13d88:	cmp	r0, #0
   13d8c:	beq	13d9c <ftello64@plt+0x2510>
   13d90:	ldr	r1, [r6]
   13d94:	ldr	r0, [r4, #8]
   13d98:	bl	114c0 <fputs_unlocked@plt>
   13d9c:	movw	r0, #10160	; 0x27b0
   13da0:	movt	r0, #4
   13da4:	mov	r1, r0
   13da8:	ldr	r0, [r0]
   13dac:	ldr	r1, [r1, #4]
   13db0:	bl	152c8 <ftello64@plt+0x3a3c>
   13db4:	ldr	r0, [r6]
   13db8:	ldr	r1, [r0, #20]
   13dbc:	ldr	r2, [r0, #24]
   13dc0:	cmp	r1, r2
   13dc4:	bcs	13184 <ftello64@plt+0x18f8>
   13dc8:	add	r2, r1, #1
   13dcc:	str	r2, [r0, #20]
   13dd0:	mov	r0, #34	; 0x22
   13dd4:	strb	r0, [r1]
   13dd8:	ldr	r1, [r6]
   13ddc:	movw	r0, #5103	; 0x13ef
   13de0:	movt	r0, #3
   13de4:	bl	114c0 <fputs_unlocked@plt>
   13de8:	ldrd	r0, [r5, #112]	; 0x70
   13dec:	bl	152c8 <ftello64@plt+0x3a3c>
   13df0:	ldrb	r0, [r5, #7]
   13df4:	cmp	r0, #0
   13df8:	beq	13e08 <ftello64@plt+0x257c>
   13dfc:	ldr	r1, [r6]
   13e00:	ldr	r0, [r4, #8]
   13e04:	bl	114c0 <fputs_unlocked@plt>
   13e08:	ldr	r0, [r6]
   13e0c:	ldr	r1, [r0, #20]
   13e10:	ldr	r2, [r0, #24]
   13e14:	cmp	r1, r2
   13e18:	bcs	13198 <ftello64@plt+0x190c>
   13e1c:	add	r2, r1, #1
   13e20:	str	r2, [r0, #20]
   13e24:	mov	r0, #34	; 0x22
   13e28:	strb	r0, [r1]
   13e2c:	ldr	r1, [r6]
   13e30:	movw	r0, #5103	; 0x13ef
   13e34:	movt	r0, #3
   13e38:	bl	114c0 <fputs_unlocked@plt>
   13e3c:	ldrb	r0, [r5, #6]
   13e40:	cmp	r0, #0
   13e44:	beq	13e54 <ftello64@plt+0x25c8>
   13e48:	ldr	r1, [r6]
   13e4c:	ldr	r0, [r4, #8]
   13e50:	bl	114c0 <fputs_unlocked@plt>
   13e54:	ldrd	r0, [r5, #104]	; 0x68
   13e58:	bl	152c8 <ftello64@plt+0x3a3c>
   13e5c:	ldr	r0, [r6]
   13e60:	ldr	r1, [r0, #20]
   13e64:	ldr	r2, [r0, #24]
   13e68:	cmp	r1, r2
   13e6c:	bcs	131ac <ftello64@plt+0x1920>
   13e70:	add	r2, r1, #1
   13e74:	mov	r3, r6
   13e78:	str	r2, [r0, #20]
   13e7c:	mov	r0, #34	; 0x22
   13e80:	strb	r0, [r1]
   13e84:	ldrb	r0, [r5, #3]
   13e88:	cmp	r0, #0
   13e8c:	bne	13e9c <ftello64@plt+0x2610>
   13e90:	ldrb	r0, [r5, #2]
   13e94:	cmp	r0, #1
   13e98:	bne	13ee0 <ftello64@plt+0x2654>
   13e9c:	ldr	r1, [r3]
   13ea0:	movw	r0, #5103	; 0x13ef
   13ea4:	movt	r0, #3
   13ea8:	bl	114c0 <fputs_unlocked@plt>
   13eac:	ldrd	r0, [r5, #88]	; 0x58
   13eb0:	bl	152c8 <ftello64@plt+0x3a3c>
   13eb4:	movw	r3, #8676	; 0x21e4
   13eb8:	movt	r3, #4
   13ebc:	ldr	r0, [r3]
   13ec0:	ldr	r1, [r0, #20]
   13ec4:	ldr	r2, [r0, #24]
   13ec8:	cmp	r1, r2
   13ecc:	bcs	131e4 <ftello64@plt+0x1958>
   13ed0:	add	r2, r1, #1
   13ed4:	str	r2, [r0, #20]
   13ed8:	mov	r0, #34	; 0x22
   13edc:	strb	r0, [r1]
   13ee0:	ldr	r0, [r3]
   13ee4:	ldr	r1, [r0, #20]
   13ee8:	ldr	r2, [r0, #24]
   13eec:	cmp	r1, r2
   13ef0:	bcs	1314c <ftello64@plt+0x18c0>
   13ef4:	add	r2, r1, #1
   13ef8:	str	r2, [r0, #20]
   13efc:	mov	r0, #10
   13f00:	strb	r0, [r1]
   13f04:	movw	ip, #9528	; 0x2538
   13f08:	movt	ip, #4
   13f0c:	b	146a4 <ftello64@plt+0x2e18>
   13f10:	add	r1, r0, #1
   13f14:	str	r8, [r5, #104]	; 0x68
   13f18:	add	r0, r8, r4
   13f1c:	cmp	r0, r1
   13f20:	bcc	13f6c <ftello64@plt+0x26e0>
   13f24:	b	138b4 <ftello64@plt+0x2028>
   13f28:	add	r8, r8, #1
   13f2c:	str	r8, [r5, #104]	; 0x68
   13f30:	add	r0, r8, r4
   13f34:	cmp	r0, r1
   13f38:	bcc	13f6c <ftello64@plt+0x26e0>
   13f3c:	b	138b4 <ftello64@plt+0x2028>
   13f40:	ldr	r2, [r5, #104]	; 0x68
   13f44:	cmn	r0, #1
   13f48:	ldr	r1, [r5, #108]	; 0x6c
   13f4c:	movw	ip, #9528	; 0x2538
   13f50:	movweq	r0, #1
   13f54:	movt	ip, #4
   13f58:	add	r8, r2, r0
   13f5c:	str	r8, [r5, #104]	; 0x68
   13f60:	add	r0, r8, r4
   13f64:	cmp	r0, r1
   13f68:	bcs	138b4 <ftello64@plt+0x2028>
   13f6c:	movw	r3, #8980	; 0x2314
   13f70:	movt	r3, #4
   13f74:	ldr	r0, [r3]
   13f78:	cmp	r0, #0
   13f7c:	beq	13fa4 <ftello64@plt+0x2718>
   13f80:	sub	r2, r1, r8
   13f84:	add	r0, r3, #4
   13f88:	mov	r1, r8
   13f8c:	mov	r3, #0
   13f90:	str	r7, [sp]
   13f94:	bl	1d4bc <ftello64@plt+0xbc30>
   13f98:	cmn	r0, #2
   13f9c:	bne	13f40 <ftello64@plt+0x26b4>
   13fa0:	b	146fc <ftello64@plt+0x2e70>
   13fa4:	ldrb	r0, [r8]
   13fa8:	ldrb	r0, [ip, r0]
   13fac:	cmp	r0, #0
   13fb0:	beq	13f28 <ftello64@plt+0x269c>
   13fb4:	cmp	r8, r1
   13fb8:	bcs	13f60 <ftello64@plt+0x26d4>
   13fbc:	add	r0, r8, #1
   13fc0:	mov	r8, r0
   13fc4:	cmp	r0, r1
   13fc8:	str	r0, [r5, #104]	; 0x68
   13fcc:	bcs	13f60 <ftello64@plt+0x26d4>
   13fd0:	mov	r0, r8
   13fd4:	ldrb	r2, [r0], #1
   13fd8:	ldrb	r2, [ip, r2]
   13fdc:	cmp	r2, #0
   13fe0:	bne	13fc0 <ftello64@plt+0x2734>
   13fe4:	b	13f60 <ftello64@plt+0x26d4>
   13fe8:	ldr	r6, [r5, #100]	; 0x64
   13fec:	cmp	r6, r0
   13ff0:	bls	13820 <ftello64@plt+0x1f94>
   13ff4:	movw	r2, #8552	; 0x2168
   13ff8:	cmp	r6, sl
   13ffc:	mov	r1, #0
   14000:	strb	r7, [r5, #7]
   14004:	movt	r2, #4
   14008:	movwcc	r1, #1
   1400c:	ldr	r2, [r2, #8]
   14010:	cmp	r2, #0
   14014:	movwne	r2, #1
   14018:	and	r1, r1, r2
   1401c:	sub	r2, r6, #1
   14020:	strb	r1, [r5, #5]
   14024:	ldr	r1, [sp, #32]
   14028:	ldr	r1, [r1]
   1402c:	ldrb	r3, [r2]
   14030:	add	r3, r1, r3, lsl #1
   14034:	ldrb	r3, [r3, #1]
   14038:	tst	r3, #32
   1403c:	beq	13824 <ftello64@plt+0x1f98>
   14040:	sub	r3, r2, #1
   14044:	str	r2, [r5, #100]	; 0x64
   14048:	cmp	r2, r0
   1404c:	mov	r2, r3
   14050:	bhi	1402c <ftello64@plt+0x27a0>
   14054:	b	13824 <ftello64@plt+0x1f98>
   14058:	ldr	r0, [r5, #48]	; 0x30
   1405c:	ldr	r2, [r5, #88]	; 0x58
   14060:	ldr	r1, [r5, #92]	; 0x5c
   14064:	ldr	r4, [sl]
   14068:	movw	r3, #8676	; 0x21e4
   1406c:	movt	r3, #4
   14070:	add	r7, r4, r0
   14074:	sub	r6, r2, r1
   14078:	add	r7, r7, r6
   1407c:	cmp	r7, #1
   14080:	movw	r7, #10160	; 0x27b0
   14084:	movt	r7, #4
   14088:	mov	r8, r7
   1408c:	mov	r7, #32
   14090:	blt	140f4 <ftello64@plt+0x2868>
   14094:	add	r2, r2, r4
   14098:	add	r0, r2, r0
   1409c:	add	r0, r0, #1
   140a0:	sub	r4, r0, r1
   140a4:	ldr	r0, [r3]
   140a8:	ldr	r1, [r0, #20]
   140ac:	ldr	r2, [r0, #24]
   140b0:	cmp	r1, r2
   140b4:	bcs	140d4 <ftello64@plt+0x2848>
   140b8:	add	r2, r1, #1
   140bc:	str	r2, [r0, #20]
   140c0:	strb	r7, [r1]
   140c4:	sub	r4, r4, #1
   140c8:	cmp	r4, #1
   140cc:	bgt	140a4 <ftello64@plt+0x2818>
   140d0:	b	140f4 <ftello64@plt+0x2868>
   140d4:	mov	r1, #32
   140d8:	bl	117d8 <__overflow@plt>
   140dc:	movw	r3, #8676	; 0x21e4
   140e0:	mov	r7, #32
   140e4:	movt	r3, #4
   140e8:	sub	r4, r4, #1
   140ec:	cmp	r4, #1
   140f0:	bgt	140a4 <ftello64@plt+0x2818>
   140f4:	ldrd	r0, [r5, #96]	; 0x60
   140f8:	cmp	r0, r1
   140fc:	bcs	14134 <ftello64@plt+0x28a8>
   14100:	bl	152c8 <ftello64@plt+0x3a3c>
   14104:	ldrb	r0, [r5, #5]
   14108:	cmp	r0, #0
   1410c:	beq	14224 <ftello64@plt+0x2998>
   14110:	movw	r0, #8676	; 0x21e4
   14114:	movt	r0, #4
   14118:	ldr	r1, [r0]
   1411c:	ldr	r0, [sl, #8]
   14120:	bl	114c0 <fputs_unlocked@plt>
   14124:	ldrb	r0, [r5, #5]
   14128:	clz	r0, r0
   1412c:	lsr	ip, r0, #5
   14130:	b	14228 <ftello64@plt+0x299c>
   14134:	ldrb	r0, [r5, #8]
   14138:	ldr	r1, [r5, #68]	; 0x44
   1413c:	mov	r2, r8
   14140:	ldr	r5, [r5, #56]	; 0x38
   14144:	ldr	r4, [r8]
   14148:	ldr	r2, [r8, #4]
   1414c:	cmp	r0, #0
   14150:	rsbne	r0, r1, #0
   14154:	ldr	r1, [sl]
   14158:	sub	r6, r5, r1
   1415c:	sub	r6, r6, r2
   14160:	add	r6, r6, r4
   14164:	add	r6, r6, r0
   14168:	cmp	r6, #1
   1416c:	blt	142fc <ftello64@plt+0x2a70>
   14170:	add	r0, r0, r5
   14174:	add	r0, r0, r4
   14178:	add	r0, r0, #1
   1417c:	sub	r0, r0, r1
   14180:	sub	r4, r0, r2
   14184:	ldr	r0, [r3]
   14188:	ldr	r1, [r0, #20]
   1418c:	ldr	r2, [r0, #24]
   14190:	cmp	r1, r2
   14194:	bcs	141b4 <ftello64@plt+0x2928>
   14198:	add	r2, r1, #1
   1419c:	str	r2, [r0, #20]
   141a0:	strb	r7, [r1]
   141a4:	sub	r4, r4, #1
   141a8:	cmp	r4, #1
   141ac:	bgt	14184 <ftello64@plt+0x28f8>
   141b0:	b	142fc <ftello64@plt+0x2a70>
   141b4:	mov	r1, #32
   141b8:	bl	117d8 <__overflow@plt>
   141bc:	movw	r3, #8676	; 0x21e4
   141c0:	mov	r7, #32
   141c4:	movt	r3, #4
   141c8:	sub	r4, r4, #1
   141cc:	cmp	r4, #1
   141d0:	bgt	14184 <ftello64@plt+0x28f8>
   141d4:	b	142fc <ftello64@plt+0x2a70>
   141d8:	ldrb	r0, [r4]
   141dc:	movw	r2, #9528	; 0x2538
   141e0:	movt	r2, #4
   141e4:	ldrb	r0, [r2, r0]
   141e8:	cmp	r0, #0
   141ec:	beq	13144 <ftello64@plt+0x18b8>
   141f0:	cmp	r4, r7
   141f4:	mov	r6, r4
   141f8:	bcs	13b18 <ftello64@plt+0x228c>
   141fc:	add	r0, r4, #1
   14200:	mov	r6, r0
   14204:	cmp	r0, r7
   14208:	bcs	13b18 <ftello64@plt+0x228c>
   1420c:	mov	r0, r6
   14210:	ldrb	r1, [r0], #1
   14214:	ldrb	r1, [r2, r1]
   14218:	cmp	r1, #0
   1421c:	bne	14200 <ftello64@plt+0x2974>
   14220:	b	13b18 <ftello64@plt+0x228c>
   14224:	mov	ip, #1
   14228:	ldrb	r0, [r5, #8]
   1422c:	ldr	r1, [r5, #68]	; 0x44
   14230:	ldm	r8, {r6, lr}
   14234:	ldr	sl, [sl]
   14238:	ldr	r4, [r5, #56]	; 0x38
   1423c:	mov	r7, #32
   14240:	rsb	r2, r1, #0
   14244:	mov	r1, r5
   14248:	sub	r5, r4, sl
   1424c:	cmp	r0, #0
   14250:	sub	r5, r5, lr
   14254:	movne	r0, r2
   14258:	ldr	r8, [r1, #96]	; 0x60
   1425c:	cmp	ip, #0
   14260:	add	r5, r5, r6
   14264:	movwne	r2, #0
   14268:	add	r3, r5, r0
   1426c:	ldr	r5, [r1, #100]	; 0x64
   14270:	sub	r3, r3, r5
   14274:	add	r3, r3, r2
   14278:	add	r3, r3, r8
   1427c:	cmp	r3, #1
   14280:	movw	r3, #8676	; 0x21e4
   14284:	movt	r3, #4
   14288:	blt	142fc <ftello64@plt+0x2a70>
   1428c:	add	r0, r2, r0
   14290:	add	r0, r0, r4
   14294:	add	r0, r0, r6
   14298:	add	r0, r0, r8
   1429c:	add	r0, r0, #1
   142a0:	sub	r0, r0, sl
   142a4:	sub	r0, r0, lr
   142a8:	sub	r4, r0, r5
   142ac:	ldr	r0, [r3]
   142b0:	ldr	r1, [r0, #20]
   142b4:	ldr	r2, [r0, #24]
   142b8:	cmp	r1, r2
   142bc:	bcs	142dc <ftello64@plt+0x2a50>
   142c0:	add	r2, r1, #1
   142c4:	str	r2, [r0, #20]
   142c8:	strb	r7, [r1]
   142cc:	sub	r4, r4, #1
   142d0:	cmp	r4, #1
   142d4:	bgt	142ac <ftello64@plt+0x2a20>
   142d8:	b	142fc <ftello64@plt+0x2a70>
   142dc:	mov	r1, #32
   142e0:	bl	117d8 <__overflow@plt>
   142e4:	movw	r3, #8676	; 0x21e4
   142e8:	mov	r7, #32
   142ec:	movt	r3, #4
   142f0:	sub	r4, r4, #1
   142f4:	cmp	r4, #1
   142f8:	bgt	142ac <ftello64@plt+0x2a20>
   142fc:	movw	r5, #10040	; 0x2738
   14300:	movw	sl, #8552	; 0x2168
   14304:	movt	r5, #4
   14308:	movt	sl, #4
   1430c:	ldrb	r0, [r5, #8]
   14310:	cmp	r0, #0
   14314:	beq	1432c <ftello64@plt+0x2aa0>
   14318:	movw	r0, #8676	; 0x21e4
   1431c:	movt	r0, #4
   14320:	ldr	r1, [r0]
   14324:	ldr	r0, [sl, #8]
   14328:	bl	114c0 <fputs_unlocked@plt>
   1432c:	movw	r0, #10160	; 0x27b0
   14330:	movt	r0, #4
   14334:	mov	r1, r0
   14338:	ldr	r0, [r0]
   1433c:	ldr	r1, [r1, #4]
   14340:	bl	152c8 <ftello64@plt+0x3a3c>
   14344:	ldr	r0, [sl]
   14348:	movw	r3, #8676	; 0x21e4
   1434c:	mov	r7, #32
   14350:	movt	r3, #4
   14354:	cmp	r0, #1
   14358:	blt	143b0 <ftello64@plt+0x2b24>
   1435c:	add	r4, r0, #1
   14360:	ldr	r0, [r3]
   14364:	ldr	r1, [r0, #20]
   14368:	ldr	r2, [r0, #24]
   1436c:	cmp	r1, r2
   14370:	bcs	14390 <ftello64@plt+0x2b04>
   14374:	add	r2, r1, #1
   14378:	str	r2, [r0, #20]
   1437c:	strb	r7, [r1]
   14380:	sub	r4, r4, #1
   14384:	cmp	r4, #1
   14388:	bgt	14360 <ftello64@plt+0x2ad4>
   1438c:	b	143b0 <ftello64@plt+0x2b24>
   14390:	mov	r1, #32
   14394:	bl	117d8 <__overflow@plt>
   14398:	movw	r3, #8676	; 0x21e4
   1439c:	mov	r7, #32
   143a0:	movt	r3, #4
   143a4:	sub	r4, r4, #1
   143a8:	cmp	r4, #1
   143ac:	bgt	14360 <ftello64@plt+0x2ad4>
   143b0:	ldrd	r0, [r5, #112]	; 0x70
   143b4:	mov	r6, #32
   143b8:	bl	152c8 <ftello64@plt+0x3a3c>
   143bc:	ldrb	r0, [r5, #7]
   143c0:	cmp	r0, #0
   143c4:	beq	143dc <ftello64@plt+0x2b50>
   143c8:	movw	r0, #8676	; 0x21e4
   143cc:	movt	r0, #4
   143d0:	ldr	r1, [r0]
   143d4:	ldr	r0, [sl, #8]
   143d8:	bl	114c0 <fputs_unlocked@plt>
   143dc:	ldr	r2, [r5, #104]	; 0x68
   143e0:	ldr	r1, [r5, #108]	; 0x6c
   143e4:	cmp	r2, r1
   143e8:	bcs	14508 <ftello64@plt+0x2c7c>
   143ec:	mov	ip, r5
   143f0:	ldr	r7, [r5, #68]	; 0x44
   143f4:	ldrb	r3, [r5, #7]
   143f8:	ldrb	r0, [r5, #6]
   143fc:	sub	r5, r2, r1
   14400:	ldr	r6, [ip, #56]	; 0x38
   14404:	ldr	r8, [ip, #112]	; 0x70
   14408:	rsb	r7, r7, #0
   1440c:	cmp	r3, #0
   14410:	add	r4, r5, r6
   14414:	ldr	r5, [ip, #116]	; 0x74
   14418:	movne	r3, r7
   1441c:	cmp	r0, #0
   14420:	moveq	r7, r0
   14424:	sub	r4, r4, r5
   14428:	add	r4, r4, r8
   1442c:	add	r4, r4, r3
   14430:	add	r4, r4, r7
   14434:	cmp	r4, #1
   14438:	blt	1311c <ftello64@plt+0x1890>
   1443c:	add	r0, r3, r7
   14440:	movw	r3, #8676	; 0x21e4
   14444:	mov	r7, #0
   14448:	add	r0, r0, r2
   1444c:	movt	r3, #4
   14450:	add	r0, r0, r6
   14454:	mov	r6, #32
   14458:	add	r0, r0, r8
   1445c:	movw	r8, #8980	; 0x2314
   14460:	add	r0, r0, #1
   14464:	movt	r8, #4
   14468:	sub	r0, r0, r1
   1446c:	sub	r4, r0, r5
   14470:	movw	r5, #10040	; 0x2738
   14474:	movt	r5, #4
   14478:	ldr	r0, [r3]
   1447c:	ldr	r1, [r0, #20]
   14480:	ldr	r2, [r0, #24]
   14484:	cmp	r1, r2
   14488:	bcs	144a8 <ftello64@plt+0x2c1c>
   1448c:	add	r2, r1, #1
   14490:	str	r2, [r0, #20]
   14494:	strb	r6, [r1]
   14498:	sub	r4, r4, #1
   1449c:	cmp	r4, #1
   144a0:	bgt	14478 <ftello64@plt+0x2bec>
   144a4:	b	144c8 <ftello64@plt+0x2c3c>
   144a8:	mov	r1, #32
   144ac:	bl	117d8 <__overflow@plt>
   144b0:	movw	r3, #8676	; 0x21e4
   144b4:	mov	r6, #32
   144b8:	movt	r3, #4
   144bc:	sub	r4, r4, #1
   144c0:	cmp	r4, #1
   144c4:	bgt	14478 <ftello64@plt+0x2bec>
   144c8:	ldrb	r0, [r5, #6]
   144cc:	cmp	r0, #0
   144d0:	beq	144e8 <ftello64@plt+0x2c5c>
   144d4:	movw	r0, #8676	; 0x21e4
   144d8:	movt	r0, #4
   144dc:	ldr	r1, [r0]
   144e0:	ldr	r0, [sl, #8]
   144e4:	bl	114c0 <fputs_unlocked@plt>
   144e8:	ldrd	r0, [r5, #104]	; 0x68
   144ec:	bl	152c8 <ftello64@plt+0x3a3c>
   144f0:	movw	ip, #9528	; 0x2538
   144f4:	movt	ip, #4
   144f8:	ldrb	r0, [r5, #3]
   144fc:	cmp	r0, #0
   14500:	beq	145e4 <ftello64@plt+0x2d58>
   14504:	b	145f0 <ftello64@plt+0x2d64>
   14508:	ldrb	r0, [r5, #3]
   1450c:	movw	r8, #8980	; 0x2314
   14510:	movw	ip, #9528	; 0x2538
   14514:	mov	r7, #0
   14518:	movt	r8, #4
   1451c:	movt	ip, #4
   14520:	cmp	r0, #0
   14524:	bne	14534 <ftello64@plt+0x2ca8>
   14528:	ldrb	r0, [r5, #2]
   1452c:	cmp	r0, #1
   14530:	bne	14678 <ftello64@plt+0x2dec>
   14534:	ldrb	r0, [r5, #4]
   14538:	cmp	r0, #1
   1453c:	bne	145d8 <ftello64@plt+0x2d4c>
   14540:	ldrb	r0, [r5, #7]
   14544:	ldr	r1, [r5, #68]	; 0x44
   14548:	ldr	r2, [r5, #112]	; 0x70
   1454c:	cmp	r0, #0
   14550:	rsbne	r0, r1, #0
   14554:	ldr	r1, [r5, #116]	; 0x74
   14558:	ldr	r3, [r5, #56]	; 0x38
   1455c:	sub	r7, r3, r1
   14560:	add	r7, r7, r2
   14564:	add	r7, r7, r0
   14568:	cmp	r7, #1
   1456c:	mov	r7, #0
   14570:	blt	145d8 <ftello64@plt+0x2d4c>
   14574:	add	r0, r0, r3
   14578:	add	r0, r0, r2
   1457c:	add	r0, r0, #1
   14580:	sub	r4, r0, r1
   14584:	movw	r0, #8676	; 0x21e4
   14588:	movt	r0, #4
   1458c:	ldr	r0, [r0]
   14590:	ldr	r1, [r0, #20]
   14594:	ldr	r2, [r0, #24]
   14598:	cmp	r1, r2
   1459c:	bcs	145bc <ftello64@plt+0x2d30>
   145a0:	add	r2, r1, #1
   145a4:	str	r2, [r0, #20]
   145a8:	strb	r6, [r1]
   145ac:	sub	r4, r4, #1
   145b0:	cmp	r4, #1
   145b4:	bgt	14584 <ftello64@plt+0x2cf8>
   145b8:	b	145d8 <ftello64@plt+0x2d4c>
   145bc:	mov	r1, #32
   145c0:	bl	117d8 <__overflow@plt>
   145c4:	movw	ip, #9528	; 0x2538
   145c8:	movt	ip, #4
   145cc:	sub	r4, r4, #1
   145d0:	cmp	r4, #1
   145d4:	bgt	14584 <ftello64@plt+0x2cf8>
   145d8:	ldrb	r0, [r5, #3]
   145dc:	cmp	r0, #0
   145e0:	bne	145f0 <ftello64@plt+0x2d64>
   145e4:	ldrb	r0, [r5, #2]
   145e8:	cmp	r0, #1
   145ec:	bne	14678 <ftello64@plt+0x2dec>
   145f0:	ldrb	r0, [r5, #4]
   145f4:	cmp	r0, #1
   145f8:	bne	14678 <ftello64@plt+0x2dec>
   145fc:	ldr	r0, [sl]
   14600:	movw	r3, #8676	; 0x21e4
   14604:	mov	r6, #32
   14608:	movt	r3, #4
   1460c:	cmp	r0, #1
   14610:	blt	14668 <ftello64@plt+0x2ddc>
   14614:	add	r4, r0, #1
   14618:	ldr	r0, [r3]
   1461c:	ldr	r1, [r0, #20]
   14620:	ldr	r2, [r0, #24]
   14624:	cmp	r1, r2
   14628:	bcs	14648 <ftello64@plt+0x2dbc>
   1462c:	add	r2, r1, #1
   14630:	str	r2, [r0, #20]
   14634:	strb	r6, [r1]
   14638:	sub	r4, r4, #1
   1463c:	cmp	r4, #1
   14640:	bgt	14618 <ftello64@plt+0x2d8c>
   14644:	b	14668 <ftello64@plt+0x2ddc>
   14648:	mov	r1, #32
   1464c:	bl	117d8 <__overflow@plt>
   14650:	movw	r3, #8676	; 0x21e4
   14654:	mov	r6, #32
   14658:	movt	r3, #4
   1465c:	sub	r4, r4, #1
   14660:	cmp	r4, #1
   14664:	bgt	14618 <ftello64@plt+0x2d8c>
   14668:	ldrd	r0, [r5, #88]	; 0x58
   1466c:	bl	152c8 <ftello64@plt+0x3a3c>
   14670:	movw	ip, #9528	; 0x2538
   14674:	movt	ip, #4
   14678:	movw	r0, #8676	; 0x21e4
   1467c:	movt	r0, #4
   14680:	ldr	r0, [r0]
   14684:	ldr	r1, [r0, #20]
   14688:	ldr	r2, [r0, #24]
   1468c:	cmp	r1, r2
   14690:	bcs	1314c <ftello64@plt+0x18c0>
   14694:	add	r2, r1, #1
   14698:	str	r2, [r0, #20]
   1469c:	mov	r0, #10
   146a0:	strb	r0, [r1]
   146a4:	ldr	r1, [sp, #24]
   146a8:	ldr	r0, [r5, #72]	; 0x48
   146ac:	add	r9, r9, #32
   146b0:	add	r1, r1, #1
   146b4:	cmp	r1, r0
   146b8:	blt	1320c <ftello64@plt+0x1980>
   146bc:	mov	r0, #0
   146c0:	sub	sp, fp, #28
   146c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   146c8:	movw	r5, #9528	; 0x2538
   146cc:	mov	r4, #0
   146d0:	movt	r5, #4
   146d4:	bl	116f4 <__ctype_b_loc@plt>
   146d8:	ldr	r1, [r0]
   146dc:	add	r1, r1, r4
   146e0:	add	r4, r4, #2
   146e4:	ldrh	r1, [r1]
   146e8:	cmp	r4, #512	; 0x200
   146ec:	ubfx	r1, r1, #10, #1
   146f0:	strb	r1, [r5], #1
   146f4:	bne	146d8 <ftello64@plt+0x2e4c>
   146f8:	b	12538 <ftello64@plt+0xcac>
   146fc:	bl	15028 <ftello64@plt+0x379c>
   14700:	movw	r1, #4982	; 0x1376
   14704:	mov	r0, #0
   14708:	mov	r2, #5
   1470c:	movt	r1, #3
   14710:	bl	115c8 <dcgettext@plt>
   14714:	mov	r4, r0
   14718:	ldr	r0, [r6]
   1471c:	bl	183c0 <ftello64@plt+0x6b34>
   14720:	mov	r3, r0
   14724:	mov	r0, #1
   14728:	mov	r1, #0
   1472c:	mov	r2, r4
   14730:	bl	11670 <error@plt>
   14734:	mov	r0, #1
   14738:	bl	11990 <ftello64@plt+0x104>
   1473c:	movw	r0, #8568	; 0x2178
   14740:	movw	r1, #4246	; 0x1096
   14744:	movt	r0, #4
   14748:	movt	r1, #3
   1474c:	ldr	r4, [r0]
   14750:	movw	r0, #8676	; 0x21e4
   14754:	movt	r0, #4
   14758:	ldr	r5, [r0]
   1475c:	movw	r0, #4236	; 0x108c
   14760:	movt	r0, #3
   14764:	bl	16280 <ftello64@plt+0x49f4>
   14768:	mov	r1, #0
   1476c:	movw	r2, #4222	; 0x107e
   14770:	mov	r3, r4
   14774:	stm	sp, {r0, r1}
   14778:	movw	r1, #4113	; 0x1011
   1477c:	movt	r2, #3
   14780:	mov	r0, r5
   14784:	movt	r1, #3
   14788:	bl	2c754 <ftello64@plt+0x1aec8>
   1478c:	mov	r0, #0
   14790:	bl	11700 <exit@plt>
   14794:	mov	r0, #0
   14798:	bl	11990 <ftello64@plt+0x104>
   1479c:	movw	r1, #4168	; 0x1048
   147a0:	movt	r1, #3
   147a4:	b	147b0 <ftello64@plt+0x2f24>
   147a8:	movw	r1, #4190	; 0x105e
   147ac:	movt	r1, #3
   147b0:	mov	r0, #0
   147b4:	mov	r2, #5
   147b8:	bl	115c8 <dcgettext@plt>
   147bc:	mov	r4, r0
   147c0:	ldr	r0, [r7]
   147c4:	b	1471c <ftello64@plt+0x2e90>
   147c8:	movw	r1, #4265	; 0x10a9
   147cc:	mov	r0, #0
   147d0:	mov	r2, #5
   147d4:	movt	r1, #3
   147d8:	bl	115c8 <dcgettext@plt>
   147dc:	mov	r5, r0
   147e0:	movw	r0, #8656	; 0x21d0
   147e4:	movt	r0, #4
   147e8:	ldr	r0, [r0]
   147ec:	ldr	r0, [r9, r0, lsl #2]
   147f0:	bl	183c0 <ftello64@plt+0x6b34>
   147f4:	mov	r3, r0
   147f8:	mov	r0, #0
   147fc:	mov	r1, #0
   14800:	mov	r2, r5
   14804:	bl	11670 <error@plt>
   14808:	mov	r0, #1
   1480c:	bl	11990 <ftello64@plt+0x104>
   14810:	bl	11730 <__errno_location@plt>
   14814:	movw	r1, #8656	; 0x21d0
   14818:	ldr	r4, [r0]
   1481c:	mov	r0, #0
   14820:	movt	r1, #4
   14824:	ldr	r1, [r1]
   14828:	ldr	r2, [r9, r1, lsl #2]
   1482c:	mov	r1, #3
   14830:	bl	18114 <ftello64@plt+0x6888>
   14834:	movw	r2, #5606	; 0x15e6
   14838:	mov	r3, r0
   1483c:	mov	r0, #1
   14840:	mov	r1, r4
   14844:	movt	r2, #3
   14848:	bl	11670 <error@plt>
   1484c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14850:	add	fp, sp, #28
   14854:	sub	sp, sp, #4
   14858:	mov	r4, r0
   1485c:	ldrb	r0, [r0]
   14860:	cmp	r0, #0
   14864:	beq	14c84 <ftello64@plt+0x33f8>
   14868:	mov	r5, #92	; 0x5c
   1486c:	mov	r6, #7
   14870:	mov	r7, #13
   14874:	mov	r8, #9
   14878:	mov	r9, #11
   1487c:	mov	r1, r4
   14880:	uxtb	r2, r0
   14884:	mov	sl, r1
   14888:	add	r1, r1, #1
   1488c:	cmp	r2, #92	; 0x5c
   14890:	bne	14a3c <ftello64@plt+0x31b0>
   14894:	ldrb	r1, [r1]
   14898:	sub	r0, r1, #48	; 0x30
   1489c:	cmp	r0, #72	; 0x48
   148a0:	bhi	14b3c <ftello64@plt+0x32b0>
   148a4:	add	r1, pc, #0
   148a8:	ldr	pc, [r1, r0, lsl #2]
   148ac:	ldrdeq	r4, [r1], -r0
   148b0:	andeq	r4, r1, r4, asr #22
   148b4:	andeq	r4, r1, r4, asr #22
   148b8:	andeq	r4, r1, r4, asr #22
   148bc:	andeq	r4, r1, r4, asr #22
   148c0:	andeq	r4, r1, r4, asr #22
   148c4:	andeq	r4, r1, r4, asr #22
   148c8:	andeq	r4, r1, r4, asr #22
   148cc:	andeq	r4, r1, r4, asr #22
   148d0:	andeq	r4, r1, r4, asr #22
   148d4:	andeq	r4, r1, r4, asr #22
   148d8:	andeq	r4, r1, r4, asr #22
   148dc:	andeq	r4, r1, r4, asr #22
   148e0:	andeq	r4, r1, r4, asr #22
   148e4:	andeq	r4, r1, r4, asr #22
   148e8:	andeq	r4, r1, r4, asr #22
   148ec:	andeq	r4, r1, r4, asr #22
   148f0:	andeq	r4, r1, r4, asr #22
   148f4:	andeq	r4, r1, r4, asr #22
   148f8:	andeq	r4, r1, r4, asr #22
   148fc:	andeq	r4, r1, r4, asr #22
   14900:	andeq	r4, r1, r4, asr #22
   14904:	andeq	r4, r1, r4, asr #22
   14908:	andeq	r4, r1, r4, asr #22
   1490c:	andeq	r4, r1, r4, asr #22
   14910:	andeq	r4, r1, r4, asr #22
   14914:	andeq	r4, r1, r4, asr #22
   14918:	andeq	r4, r1, r4, asr #22
   1491c:	andeq	r4, r1, r4, asr #22
   14920:	andeq	r4, r1, r4, asr #22
   14924:	andeq	r4, r1, r4, asr #22
   14928:	andeq	r4, r1, r4, asr #22
   1492c:	andeq	r4, r1, r4, asr #22
   14930:	andeq	r4, r1, r4, asr #22
   14934:	andeq	r4, r1, r4, asr #22
   14938:	andeq	r4, r1, r4, asr #22
   1493c:	andeq	r4, r1, r4, asr #22
   14940:	andeq	r4, r1, r4, asr #22
   14944:	andeq	r4, r1, r4, asr #22
   14948:	andeq	r4, r1, r4, asr #22
   1494c:	andeq	r4, r1, r4, asr #22
   14950:	andeq	r4, r1, r4, asr #22
   14954:	andeq	r4, r1, r4, asr #22
   14958:	andeq	r4, r1, r4, asr #22
   1495c:	andeq	r4, r1, r4, asr #22
   14960:	andeq	r4, r1, r4, asr #22
   14964:	andeq	r4, r1, r4, asr #22
   14968:	andeq	r4, r1, r4, asr #22
   1496c:	andeq	r4, r1, r4, asr #22
   14970:	andeq	r4, r1, r4, lsl #21
   14974:	muleq	r1, ip, sl
   14978:	andeq	r4, r1, r4, ror ip
   1497c:	andeq	r4, r1, r4, asr #22
   14980:	andeq	r4, r1, r4, asr #22
   14984:	andeq	r4, r1, r0, asr sl
   14988:	andeq	r4, r1, r4, asr #22
   1498c:	andeq	r4, r1, r4, asr #22
   14990:	andeq	r4, r1, r4, asr #22
   14994:	andeq	r4, r1, r4, asr #22
   14998:	andeq	r4, r1, r4, asr #22
   1499c:	andeq	r4, r1, r4, asr #22
   149a0:	andeq	r4, r1, r4, asr #22
   149a4:			; <UNDEFINED> instruction: 0x00014ab8
   149a8:	andeq	r4, r1, r4, asr #22
   149ac:	andeq	r4, r1, r4, asr #22
   149b0:	andeq	r4, r1, r4, asr #22
   149b4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   149b8:	andeq	r4, r1, r4, asr #22
   149bc:	andeq	r4, r1, ip, ror #21
   149c0:	andeq	r4, r1, r4, asr #22
   149c4:	andeq	r4, r1, ip, ror #20
   149c8:	andeq	r4, r1, r4, asr #22
   149cc:	andeq	r4, r1, r4, lsl #22
   149d0:	mov	r1, sl
   149d4:	mov	r0, #0
   149d8:	ldrb	r2, [r1, #2]!
   149dc:	and	r3, r2, #248	; 0xf8
   149e0:	cmp	r3, #48	; 0x30
   149e4:	bne	14a3c <ftello64@plt+0x31b0>
   149e8:	mov	r1, sl
   149ec:	sub	r0, r2, #48	; 0x30
   149f0:	ldrb	r2, [r1, #3]!
   149f4:	and	r3, r2, #248	; 0xf8
   149f8:	cmp	r3, #48	; 0x30
   149fc:	bne	14a3c <ftello64@plt+0x31b0>
   14a00:	mov	r1, sl
   14a04:	add	r0, r2, r0, lsl #3
   14a08:	ldrb	r2, [r1, #4]!
   14a0c:	sub	r0, r0, #48	; 0x30
   14a10:	and	r3, r2, #248	; 0xf8
   14a14:	cmp	r3, #48	; 0x30
   14a18:	bne	14a3c <ftello64@plt+0x31b0>
   14a1c:	add	r0, r2, r0, lsl #3
   14a20:	add	r1, sl, #5
   14a24:	sub	r0, r0, #48	; 0x30
   14a28:	strb	r0, [r4], #1
   14a2c:	ldrb	r0, [r1]
   14a30:	cmp	r0, #0
   14a34:	bne	14880 <ftello64@plt+0x2ff4>
   14a38:	b	14c84 <ftello64@plt+0x33f8>
   14a3c:	strb	r0, [r4], #1
   14a40:	ldrb	r0, [r1]
   14a44:	cmp	r0, #0
   14a48:	bne	14880 <ftello64@plt+0x2ff4>
   14a4c:	b	14c84 <ftello64@plt+0x33f8>
   14a50:	mov	r0, #12
   14a54:	strb	r0, [r4], #1
   14a58:	add	r1, sl, #2
   14a5c:	ldrb	r0, [r1]
   14a60:	cmp	r0, #0
   14a64:	bne	14880 <ftello64@plt+0x2ff4>
   14a68:	b	14c84 <ftello64@plt+0x33f8>
   14a6c:	strb	r9, [r4], #1
   14a70:	add	r1, sl, #2
   14a74:	ldrb	r0, [r1]
   14a78:	cmp	r0, #0
   14a7c:	bne	14880 <ftello64@plt+0x2ff4>
   14a80:	b	14c84 <ftello64@plt+0x33f8>
   14a84:	strb	r6, [r4], #1
   14a88:	add	r1, sl, #2
   14a8c:	ldrb	r0, [r1]
   14a90:	cmp	r0, #0
   14a94:	bne	14880 <ftello64@plt+0x2ff4>
   14a98:	b	14c84 <ftello64@plt+0x33f8>
   14a9c:	mov	r0, #8
   14aa0:	strb	r0, [r4], #1
   14aa4:	add	r1, sl, #2
   14aa8:	ldrb	r0, [r1]
   14aac:	cmp	r0, #0
   14ab0:	bne	14880 <ftello64@plt+0x2ff4>
   14ab4:	b	14c84 <ftello64@plt+0x33f8>
   14ab8:	mov	r0, #10
   14abc:	strb	r0, [r4], #1
   14ac0:	add	r1, sl, #2
   14ac4:	ldrb	r0, [r1]
   14ac8:	cmp	r0, #0
   14acc:	bne	14880 <ftello64@plt+0x2ff4>
   14ad0:	b	14c84 <ftello64@plt+0x33f8>
   14ad4:	strb	r7, [r4], #1
   14ad8:	add	r1, sl, #2
   14adc:	ldrb	r0, [r1]
   14ae0:	cmp	r0, #0
   14ae4:	bne	14880 <ftello64@plt+0x2ff4>
   14ae8:	b	14c84 <ftello64@plt+0x33f8>
   14aec:	strb	r8, [r4], #1
   14af0:	add	r1, sl, #2
   14af4:	ldrb	r0, [r1]
   14af8:	cmp	r0, #0
   14afc:	bne	14880 <ftello64@plt+0x2ff4>
   14b00:	b	14c84 <ftello64@plt+0x33f8>
   14b04:	bl	116f4 <__ctype_b_loc@plt>
   14b08:	mov	r1, sl
   14b0c:	ldr	r0, [r0]
   14b10:	ldrb	r2, [r1, #2]!
   14b14:	add	r3, r0, r2, lsl #1
   14b18:	ldrb	r3, [r3, #1]
   14b1c:	tst	r3, #16
   14b20:	bne	14b68 <ftello64@plt+0x32dc>
   14b24:	movw	r0, #30812	; 0x785c
   14b28:	strh	r0, [r4], #2
   14b2c:	ldrb	r0, [r1]
   14b30:	cmp	r0, #0
   14b34:	bne	14880 <ftello64@plt+0x2ff4>
   14b38:	b	14c84 <ftello64@plt+0x33f8>
   14b3c:	cmp	r1, #0
   14b40:	beq	14c84 <ftello64@plt+0x33f8>
   14b44:	strb	r5, [r4]
   14b48:	ldrb	r0, [sl, #1]
   14b4c:	strb	r0, [r4, #1]
   14b50:	add	r4, r4, #2
   14b54:	add	r1, sl, #2
   14b58:	ldrb	r0, [r1]
   14b5c:	cmp	r0, #0
   14b60:	bne	14880 <ftello64@plt+0x2ff4>
   14b64:	b	14c84 <ftello64@plt+0x33f8>
   14b68:	sub	r1, r2, #97	; 0x61
   14b6c:	uxtb	r3, r1
   14b70:	mvn	r1, #86	; 0x56
   14b74:	cmp	r3, #6
   14b78:	bcc	14b90 <ftello64@plt+0x3304>
   14b7c:	sub	r1, r2, #65	; 0x41
   14b80:	uxtb	r1, r1
   14b84:	cmp	r1, #6
   14b88:	mvn	r1, #47	; 0x2f
   14b8c:	mvncc	r1, #54	; 0x36
   14b90:	add	r2, r1, r2
   14b94:	mov	r1, sl
   14b98:	ldrb	r3, [r1, #3]!
   14b9c:	add	r6, r0, r3, lsl #1
   14ba0:	ldrb	r6, [r6, #1]
   14ba4:	tst	r6, #16
   14ba8:	bne	14bc4 <ftello64@plt+0x3338>
   14bac:	mov	r6, #7
   14bb0:	strb	r2, [r4], #1
   14bb4:	ldrb	r0, [r1]
   14bb8:	cmp	r0, #0
   14bbc:	bne	14880 <ftello64@plt+0x2ff4>
   14bc0:	b	14c84 <ftello64@plt+0x33f8>
   14bc4:	lsl	r1, r2, #4
   14bc8:	sub	r2, r3, #97	; 0x61
   14bcc:	uxtb	r6, r2
   14bd0:	mvn	r2, #86	; 0x56
   14bd4:	cmp	r6, #6
   14bd8:	bcc	14bf0 <ftello64@plt+0x3364>
   14bdc:	sub	r2, r3, #65	; 0x41
   14be0:	uxtb	r2, r2
   14be4:	cmp	r2, #6
   14be8:	mvn	r2, #47	; 0x2f
   14bec:	mvncc	r2, #54	; 0x36
   14bf0:	add	r2, r2, r3
   14bf4:	mov	r6, #7
   14bf8:	add	r2, r2, r1
   14bfc:	mov	r1, sl
   14c00:	ldrb	r3, [r1, #4]!
   14c04:	add	r0, r0, r3, lsl #1
   14c08:	ldrb	r0, [r0, #1]
   14c0c:	tst	r0, #16
   14c10:	bne	14c28 <ftello64@plt+0x339c>
   14c14:	strb	r2, [r4], #1
   14c18:	ldrb	r0, [r1]
   14c1c:	cmp	r0, #0
   14c20:	bne	14880 <ftello64@plt+0x2ff4>
   14c24:	b	14c84 <ftello64@plt+0x33f8>
   14c28:	sub	r1, r3, #97	; 0x61
   14c2c:	lsl	r0, r2, #4
   14c30:	uxtb	r2, r1
   14c34:	mvn	r1, #86	; 0x56
   14c38:	cmp	r2, #6
   14c3c:	bcc	14c54 <ftello64@plt+0x33c8>
   14c40:	sub	r1, r3, #65	; 0x41
   14c44:	uxtb	r1, r1
   14c48:	cmp	r1, #6
   14c4c:	mvn	r1, #47	; 0x2f
   14c50:	mvncc	r1, #54	; 0x36
   14c54:	add	r1, r1, r3
   14c58:	add	r2, r1, r0
   14c5c:	add	r1, sl, #5
   14c60:	strb	r2, [r4], #1
   14c64:	ldrb	r0, [r1]
   14c68:	cmp	r0, #0
   14c6c:	bne	14880 <ftello64@plt+0x2ff4>
   14c70:	b	14c84 <ftello64@plt+0x33f8>
   14c74:	add	r0, sl, #2
   14c78:	ldrb	r1, [r0], #1
   14c7c:	cmp	r1, #0
   14c80:	bne	14c78 <ftello64@plt+0x33ec>
   14c84:	mov	r0, #0
   14c88:	strb	r0, [r4]
   14c8c:	sub	sp, fp, #28
   14c90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c94:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14c98:	add	fp, sp, #24
   14c9c:	sub	sp, sp, #8
   14ca0:	mov	r9, r1
   14ca4:	mov	r1, sp
   14ca8:	bl	14dc8 <ftello64@plt+0x353c>
   14cac:	mov	r1, #0
   14cb0:	mov	r8, r9
   14cb4:	mov	r0, #0
   14cb8:	str	r1, [r9]
   14cbc:	str	r1, [r9, #8]
   14cc0:	str	r1, [r8, #4]!
   14cc4:	ldm	sp, {r5, r6}
   14cc8:	cmp	r5, r6
   14ccc:	bcs	14db0 <ftello64@plt+0x3524>
   14cd0:	mov	r0, #0
   14cd4:	mov	ip, #0
   14cd8:	mov	r3, #0
   14cdc:	mov	r1, #0
   14ce0:	cmp	r5, r6
   14ce4:	bcs	14d20 <ftello64@plt+0x3494>
   14ce8:	mov	r7, r5
   14cec:	ldrb	r2, [r7]
   14cf0:	cmp	r2, #10
   14cf4:	beq	14d2c <ftello64@plt+0x34a0>
   14cf8:	add	r7, r7, #1
   14cfc:	cmp	r7, r6
   14d00:	bcc	14cec <ftello64@plt+0x3460>
   14d04:	mov	r4, #0
   14d08:	cmp	r7, r5
   14d0c:	bhi	14d38 <ftello64@plt+0x34ac>
   14d10:	cmp	r4, #0
   14d14:	mov	r2, r3
   14d18:	bne	14d88 <ftello64@plt+0x34fc>
   14d1c:	mov	r5, r7
   14d20:	cmp	r5, r6
   14d24:	bcc	14ce0 <ftello64@plt+0x3454>
   14d28:	b	14db0 <ftello64@plt+0x3524>
   14d2c:	mov	r4, #1
   14d30:	cmp	r7, r5
   14d34:	bls	14d10 <ftello64@plt+0x3484>
   14d38:	ldr	r2, [r8]
   14d3c:	cmp	r1, r2
   14d40:	mov	r2, ip
   14d44:	bne	14d68 <ftello64@plt+0x34dc>
   14d48:	mov	r0, r3
   14d4c:	mov	r1, r8
   14d50:	mov	r2, #8
   14d54:	bl	2cb34 <ftello64@plt+0x1b2a8>
   14d58:	str	r0, [r9]
   14d5c:	mov	r2, r0
   14d60:	mov	ip, r0
   14d64:	ldr	r1, [r9, #8]
   14d68:	mov	r3, r0
   14d6c:	cmp	r4, #0
   14d70:	str	r5, [r3, r1, lsl #3]!
   14d74:	sub	r5, r7, r5
   14d78:	add	r1, r1, #1
   14d7c:	str	r5, [r3, #4]
   14d80:	str	r1, [r9, #8]
   14d84:	beq	14d9c <ftello64@plt+0x3510>
   14d88:	add	r5, r7, #1
   14d8c:	mov	r3, r2
   14d90:	cmp	r5, r6
   14d94:	bcc	14ce0 <ftello64@plt+0x3454>
   14d98:	b	14db0 <ftello64@plt+0x3524>
   14d9c:	mov	r3, r2
   14da0:	mov	ip, r2
   14da4:	mov	r5, r7
   14da8:	cmp	r5, r6
   14dac:	bcc	14ce0 <ftello64@plt+0x3454>
   14db0:	movw	r3, #20336	; 0x4f70
   14db4:	mov	r2, #8
   14db8:	movt	r3, #1
   14dbc:	bl	11838 <qsort@plt>
   14dc0:	sub	sp, fp, #24
   14dc4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14dc8:	push	{r4, r5, r6, sl, fp, lr}
   14dcc:	add	fp, sp, #16
   14dd0:	sub	sp, sp, #8
   14dd4:	mov	r5, r0
   14dd8:	cmp	r0, #0
   14ddc:	mov	r4, r1
   14de0:	ldrbne	r0, [r5]
   14de4:	cmpne	r0, #0
   14de8:	bne	14e44 <ftello64@plt+0x35b8>
   14dec:	movw	r0, #8672	; 0x21e0
   14df0:	add	r2, sp, #4
   14df4:	mov	r1, #0
   14df8:	movt	r0, #4
   14dfc:	ldr	r0, [r0]
   14e00:	bl	183d8 <ftello64@plt+0x6b4c>
   14e04:	str	r0, [r4]
   14e08:	mov	r6, #1
   14e0c:	cmp	r0, #0
   14e10:	beq	14e7c <ftello64@plt+0x35f0>
   14e14:	cmp	r6, #0
   14e18:	beq	14e30 <ftello64@plt+0x35a4>
   14e1c:	movw	r0, #8672	; 0x21e0
   14e20:	movt	r0, #4
   14e24:	ldr	r0, [r0]
   14e28:	bl	11814 <clearerr_unlocked@plt>
   14e2c:	ldr	r0, [r4]
   14e30:	ldr	r1, [sp, #4]
   14e34:	add	r0, r0, r1
   14e38:	str	r0, [r4, #4]
   14e3c:	sub	sp, fp, #16
   14e40:	pop	{r4, r5, r6, sl, fp, pc}
   14e44:	movw	r1, #5704	; 0x1648
   14e48:	mov	r0, r5
   14e4c:	movt	r1, #3
   14e50:	bl	11514 <strcmp@plt>
   14e54:	cmp	r0, #0
   14e58:	beq	14dec <ftello64@plt+0x3560>
   14e5c:	add	r2, sp, #4
   14e60:	mov	r0, r5
   14e64:	mov	r1, #0
   14e68:	mov	r6, #0
   14e6c:	bl	18710 <ftello64@plt+0x6e84>
   14e70:	str	r0, [r4]
   14e74:	cmp	r0, #0
   14e78:	bne	14e14 <ftello64@plt+0x3588>
   14e7c:	movw	r0, #5704	; 0x1648
   14e80:	cmp	r6, #0
   14e84:	movt	r0, #3
   14e88:	movne	r5, r0
   14e8c:	bl	11730 <__errno_location@plt>
   14e90:	ldr	r4, [r0]
   14e94:	mov	r0, #0
   14e98:	mov	r1, #3
   14e9c:	mov	r2, r5
   14ea0:	bl	18114 <ftello64@plt+0x6888>
   14ea4:	movw	r2, #5606	; 0x15e6
   14ea8:	mov	r3, r0
   14eac:	mov	r0, #1
   14eb0:	mov	r1, r4
   14eb4:	movt	r2, #3
   14eb8:	bl	11670 <error@plt>
   14ebc:	push	{r4, r5, r6, sl, fp, lr}
   14ec0:	add	fp, sp, #16
   14ec4:	sub	sp, sp, #8
   14ec8:	mov	r1, #0
   14ecc:	mov	r6, r0
   14ed0:	movw	r3, #9272	; 0x2438
   14ed4:	add	r2, r0, #36	; 0x24
   14ed8:	str	r1, [r0, #8]
   14edc:	str	r1, [r6, #4]!
   14ee0:	movw	r1, #10040	; 0x2738
   14ee4:	movt	r3, #4
   14ee8:	movt	r1, #4
   14eec:	ldrb	r1, [r1, #1]
   14ef0:	str	r2, [r0, #20]
   14ef4:	cmp	r1, #0
   14ef8:	moveq	r3, r1
   14efc:	str	r3, [r0, #24]
   14f00:	ldr	r4, [r0]
   14f04:	mov	r0, r4
   14f08:	bl	11718 <strlen@plt>
   14f0c:	mov	r1, r0
   14f10:	mov	r0, r4
   14f14:	mov	r2, r6
   14f18:	bl	187c0 <ftello64@plt+0x6f34>
   14f1c:	cmp	r0, #0
   14f20:	bne	14f34 <ftello64@plt+0x36a8>
   14f24:	mov	r0, r6
   14f28:	sub	sp, fp, #16
   14f2c:	pop	{r4, r5, r6, sl, fp, lr}
   14f30:	b	19f50 <ftello64@plt+0x86c4>
   14f34:	movw	r1, #4963	; 0x1363
   14f38:	mov	r5, r0
   14f3c:	mov	r0, #0
   14f40:	mov	r2, #5
   14f44:	movt	r1, #3
   14f48:	bl	115c8 <dcgettext@plt>
   14f4c:	mov	r6, r0
   14f50:	mov	r0, r4
   14f54:	bl	183c0 <ftello64@plt+0x6b34>
   14f58:	str	r0, [sp]
   14f5c:	mov	r0, #1
   14f60:	mov	r1, #0
   14f64:	mov	r2, r6
   14f68:	mov	r3, r5
   14f6c:	bl	11670 <error@plt>
   14f70:	push	{r4, r5, r6, sl, fp, lr}
   14f74:	add	fp, sp, #16
   14f78:	movw	r2, #10040	; 0x2738
   14f7c:	ldr	lr, [r1, #4]
   14f80:	ldr	ip, [r0, #4]
   14f84:	movt	r2, #4
   14f88:	ldrb	r2, [r2, #1]
   14f8c:	cmp	ip, lr
   14f90:	mov	r3, lr
   14f94:	movlt	r3, ip
   14f98:	cmp	r2, #0
   14f9c:	beq	14fe4 <ftello64@plt+0x3758>
   14fa0:	cmp	r3, #1
   14fa4:	blt	15014 <ftello64@plt+0x3788>
   14fa8:	ldr	r1, [r1]
   14fac:	ldr	r2, [r0]
   14fb0:	movw	r5, #9272	; 0x2438
   14fb4:	mov	r4, #0
   14fb8:	movt	r5, #4
   14fbc:	ldrb	r0, [r1, r4]
   14fc0:	ldrb	r6, [r2, r4]
   14fc4:	ldrb	r0, [r5, r0]
   14fc8:	ldrb	r6, [r5, r6]
   14fcc:	subs	r0, r6, r0
   14fd0:	bne	15024 <ftello64@plt+0x3798>
   14fd4:	add	r4, r4, #1
   14fd8:	cmp	r4, r3
   14fdc:	blt	14fbc <ftello64@plt+0x3730>
   14fe0:	b	15014 <ftello64@plt+0x3788>
   14fe4:	cmp	r3, #1
   14fe8:	blt	15014 <ftello64@plt+0x3788>
   14fec:	ldr	r1, [r1]
   14ff0:	ldr	r2, [r0]
   14ff4:	mov	r4, #0
   14ff8:	ldrb	r0, [r1, r4]
   14ffc:	ldrb	r5, [r2, r4]
   15000:	subs	r0, r5, r0
   15004:	popne	{r4, r5, r6, sl, fp, pc}
   15008:	add	r4, r4, #1
   1500c:	cmp	r4, r3
   15010:	blt	14ff8 <ftello64@plt+0x376c>
   15014:	mov	r0, #0
   15018:	cmp	ip, lr
   1501c:	movwgt	r0, #1
   15020:	mvnlt	r0, #0
   15024:	pop	{r4, r5, r6, sl, fp, pc}
   15028:	push	{fp, lr}
   1502c:	mov	fp, sp
   15030:	bl	11730 <__errno_location@plt>
   15034:	ldr	r4, [r0]
   15038:	movw	r1, #5039	; 0x13af
   1503c:	mov	r0, #0
   15040:	mov	r2, #5
   15044:	movt	r1, #3
   15048:	bl	115c8 <dcgettext@plt>
   1504c:	mov	r2, r0
   15050:	mov	r0, #1
   15054:	mov	r1, r4
   15058:	bl	11670 <error@plt>
   1505c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15060:	add	fp, sp, #28
   15064:	sub	sp, sp, #12
   15068:	cmp	r2, #1
   1506c:	blt	151d4 <ftello64@plt+0x3948>
   15070:	sub	sl, r2, #1
   15074:	movw	r2, #10040	; 0x2738
   15078:	ldr	r8, [r0, #4]
   1507c:	str	r0, [sp]
   15080:	movt	r2, #4
   15084:	ldrb	r2, [r2, #1]
   15088:	cmp	r2, #0
   1508c:	beq	15148 <ftello64@plt+0x38bc>
   15090:	movw	r3, #9272	; 0x2438
   15094:	mov	r0, #0
   15098:	movt	r3, #4
   1509c:	add	r2, r0, sl
   150a0:	stmib	sp, {r0, sl}
   150a4:	mov	ip, r1
   150a8:	add	r2, r2, r2, lsr #31
   150ac:	asr	r9, r2, #1
   150b0:	add	r2, r1, r9, lsl #3
   150b4:	ldr	sl, [r2, #4]
   150b8:	cmp	r8, sl
   150bc:	mov	r6, sl
   150c0:	movlt	r6, r8
   150c4:	cmp	r6, #1
   150c8:	blt	15104 <ftello64@plt+0x3878>
   150cc:	ldr	r0, [sp]
   150d0:	ldr	r7, [ip, r9, lsl #3]
   150d4:	mov	r4, #0
   150d8:	ldr	r2, [r0]
   150dc:	ldrb	r5, [r7, r4]
   150e0:	ldrb	lr, [r2, r4]
   150e4:	ldrb	r5, [r3, r5]
   150e8:	ldrb	r0, [r3, lr]
   150ec:	sub	r0, r0, r5
   150f0:	cmp	r0, #0
   150f4:	bne	15114 <ftello64@plt+0x3888>
   150f8:	add	r4, r4, #1
   150fc:	cmp	r4, r6
   15100:	blt	150dc <ftello64@plt+0x3850>
   15104:	cmp	r8, sl
   15108:	blt	15130 <ftello64@plt+0x38a4>
   1510c:	bgt	15118 <ftello64@plt+0x388c>
   15110:	b	151e0 <ftello64@plt+0x3954>
   15114:	blt	15130 <ftello64@plt+0x38a4>
   15118:	ldr	sl, [sp, #8]
   1511c:	add	r0, r9, #1
   15120:	mov	r1, ip
   15124:	cmp	r0, sl
   15128:	ble	1509c <ftello64@plt+0x3810>
   1512c:	b	151d4 <ftello64@plt+0x3948>
   15130:	ldr	r0, [sp, #4]
   15134:	sub	sl, r9, #1
   15138:	mov	r1, ip
   1513c:	cmp	r0, sl
   15140:	ble	1509c <ftello64@plt+0x3810>
   15144:	b	151d4 <ftello64@plt+0x3948>
   15148:	mov	lr, #0
   1514c:	add	r0, lr, sl
   15150:	add	r0, r0, r0, lsr #31
   15154:	asr	r9, r0, #1
   15158:	add	r0, r1, r9, lsl #3
   1515c:	ldr	r6, [r0, #4]
   15160:	cmp	r8, r6
   15164:	mov	r5, r6
   15168:	movlt	r5, r8
   1516c:	cmp	r5, #1
   15170:	blt	151a0 <ftello64@plt+0x3914>
   15174:	ldr	r0, [sp]
   15178:	ldr	r2, [r1, r9, lsl #3]
   1517c:	mov	r3, #0
   15180:	ldr	r7, [r0]
   15184:	ldrb	r0, [r2, r3]
   15188:	ldrb	r4, [r7, r3]
   1518c:	subs	r4, r4, r0
   15190:	bne	151b0 <ftello64@plt+0x3924>
   15194:	add	r3, r3, #1
   15198:	cmp	r3, r5
   1519c:	blt	15184 <ftello64@plt+0x38f8>
   151a0:	cmp	r8, r6
   151a4:	blt	151c8 <ftello64@plt+0x393c>
   151a8:	bgt	151b8 <ftello64@plt+0x392c>
   151ac:	b	151e0 <ftello64@plt+0x3954>
   151b0:	cmn	r4, #1
   151b4:	ble	151c8 <ftello64@plt+0x393c>
   151b8:	add	lr, r9, #1
   151bc:	cmp	lr, sl
   151c0:	ble	1514c <ftello64@plt+0x38c0>
   151c4:	b	151d4 <ftello64@plt+0x3948>
   151c8:	sub	sl, r9, #1
   151cc:	cmp	lr, sl
   151d0:	ble	1514c <ftello64@plt+0x38c0>
   151d4:	mov	r0, #0
   151d8:	sub	sp, fp, #28
   151dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151e0:	mov	r0, #1
   151e4:	sub	sp, fp, #28
   151e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151ec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   151f0:	add	fp, sp, #24
   151f4:	movw	r2, #10040	; 0x2738
   151f8:	ldr	lr, [r1, #4]
   151fc:	ldr	ip, [r0, #4]
   15200:	movt	r2, #4
   15204:	ldrb	r2, [r2, #1]
   15208:	cmp	ip, lr
   1520c:	mov	r3, lr
   15210:	movlt	r3, ip
   15214:	cmp	r2, #0
   15218:	beq	15260 <ftello64@plt+0x39d4>
   1521c:	cmp	r3, #1
   15220:	blt	15290 <ftello64@plt+0x3a04>
   15224:	ldr	r8, [r1]
   15228:	ldr	r5, [r0]
   1522c:	movw	r7, #9272	; 0x2438
   15230:	mov	r6, #0
   15234:	movt	r7, #4
   15238:	ldrb	r2, [r8, r6]
   1523c:	ldrb	r4, [r5, r6]
   15240:	ldrb	r2, [r7, r2]
   15244:	ldrb	r4, [r7, r4]
   15248:	subs	r2, r4, r2
   1524c:	bne	152c0 <ftello64@plt+0x3a34>
   15250:	add	r6, r6, #1
   15254:	cmp	r6, r3
   15258:	blt	15238 <ftello64@plt+0x39ac>
   1525c:	b	15290 <ftello64@plt+0x3a04>
   15260:	cmp	r3, #1
   15264:	blt	15290 <ftello64@plt+0x3a04>
   15268:	ldr	r4, [r1]
   1526c:	ldr	r5, [r0]
   15270:	mov	r6, #0
   15274:	ldrb	r2, [r4, r6]
   15278:	ldrb	r7, [r5, r6]
   1527c:	subs	r2, r7, r2
   15280:	bne	152c0 <ftello64@plt+0x3a34>
   15284:	add	r6, r6, #1
   15288:	cmp	r6, r3
   1528c:	blt	15274 <ftello64@plt+0x39e8>
   15290:	mvn	r2, #0
   15294:	cmp	ip, lr
   15298:	blt	152c0 <ftello64@plt+0x3a34>
   1529c:	mov	r2, #1
   152a0:	bgt	152c0 <ftello64@plt+0x3a34>
   152a4:	ldr	r1, [r1]
   152a8:	ldr	r0, [r0]
   152ac:	mvn	r2, #0
   152b0:	cmp	r0, r1
   152b4:	bcc	152c0 <ftello64@plt+0x3a34>
   152b8:	mov	r2, #0
   152bc:	movwhi	r2, #1
   152c0:	mov	r0, r2
   152c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   152c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   152cc:	add	fp, sp, #28
   152d0:	sub	sp, sp, #4
   152d4:	cmp	r0, r1
   152d8:	bcs	15598 <ftello64@plt+0x3d0c>
   152dc:	movw	sl, #9784	; 0x2638
   152e0:	movw	r6, #8676	; 0x21e4
   152e4:	mov	r4, r1
   152e8:	mov	r5, r0
   152ec:	mov	r8, #34	; 0x22
   152f0:	mov	r9, #92	; 0x5c
   152f4:	movt	sl, #4
   152f8:	movt	r6, #4
   152fc:	ldrb	r7, [r5]
   15300:	ldrb	r0, [sl, r7]
   15304:	cmp	r0, #0
   15308:	beq	15438 <ftello64@plt+0x3bac>
   1530c:	sub	r0, r7, #34	; 0x22
   15310:	cmp	r0, #61	; 0x3d
   15314:	bhi	15468 <ftello64@plt+0x3bdc>
   15318:	add	r1, pc, #0
   1531c:	ldr	pc, [r1, r0, lsl #2]
   15320:	andeq	r5, r1, ip, asr #9
   15324:	andeq	r5, r1, r8, lsl r4
   15328:	andeq	r5, r1, r8, lsl r4
   1532c:	andeq	r5, r1, r8, lsl r4
   15330:	andeq	r5, r1, r8, lsl r4
   15334:	muleq	r1, r8, r4
   15338:	muleq	r1, r8, r4
   1533c:	muleq	r1, r8, r4
   15340:	muleq	r1, r8, r4
   15344:	muleq	r1, r8, r4
   15348:	muleq	r1, r8, r4
   1534c:	muleq	r1, r8, r4
   15350:	muleq	r1, r8, r4
   15354:	muleq	r1, r8, r4
   15358:	muleq	r1, r8, r4
   1535c:	muleq	r1, r8, r4
   15360:	muleq	r1, r8, r4
   15364:	muleq	r1, r8, r4
   15368:	muleq	r1, r8, r4
   1536c:	muleq	r1, r8, r4
   15370:	muleq	r1, r8, r4
   15374:	muleq	r1, r8, r4
   15378:	muleq	r1, r8, r4
   1537c:	muleq	r1, r8, r4
   15380:	muleq	r1, r8, r4
   15384:	muleq	r1, r8, r4
   15388:	muleq	r1, r8, r4
   1538c:	muleq	r1, r8, r4
   15390:	muleq	r1, r8, r4
   15394:	muleq	r1, r8, r4
   15398:	muleq	r1, r8, r4
   1539c:	muleq	r1, r8, r4
   153a0:	muleq	r1, r8, r4
   153a4:	muleq	r1, r8, r4
   153a8:	muleq	r1, r8, r4
   153ac:	muleq	r1, r8, r4
   153b0:	muleq	r1, r8, r4
   153b4:	muleq	r1, r8, r4
   153b8:	muleq	r1, r8, r4
   153bc:	muleq	r1, r8, r4
   153c0:	muleq	r1, r8, r4
   153c4:	muleq	r1, r8, r4
   153c8:	muleq	r1, r8, r4
   153cc:	muleq	r1, r8, r4
   153d0:	muleq	r1, r8, r4
   153d4:	muleq	r1, r8, r4
   153d8:	muleq	r1, r8, r4
   153dc:	muleq	r1, r8, r4
   153e0:	muleq	r1, r8, r4
   153e4:	muleq	r1, r8, r4
   153e8:	muleq	r1, r8, r4
   153ec:	muleq	r1, r8, r4
   153f0:	muleq	r1, r8, r4
   153f4:	muleq	r1, r8, r4
   153f8:	muleq	r1, r8, r4
   153fc:	muleq	r1, r8, r4
   15400:	muleq	r1, r8, r4
   15404:	muleq	r1, r8, r4
   15408:	andeq	r5, r1, ip, lsl r5
   1540c:	muleq	r1, r8, r4
   15410:	muleq	r1, r8, r4
   15414:	andeq	r5, r1, r8, lsl r4
   15418:	ldr	r0, [r6]
   1541c:	ldr	r1, [r0, #20]
   15420:	ldr	r2, [r0, #24]
   15424:	cmp	r1, r2
   15428:	bcs	15554 <ftello64@plt+0x3cc8>
   1542c:	add	r2, r1, #1
   15430:	str	r2, [r0, #20]
   15434:	strb	r9, [r1]
   15438:	ldr	r0, [r6]
   1543c:	ldr	r1, [r0, #20]
   15440:	ldr	r2, [r0, #24]
   15444:	cmp	r1, r2
   15448:	bcs	1553c <ftello64@plt+0x3cb0>
   1544c:	add	r2, r1, #1
   15450:	str	r2, [r0, #20]
   15454:	strb	r7, [r1]
   15458:	add	r5, r5, #1
   1545c:	cmp	r4, r5
   15460:	bne	152fc <ftello64@plt+0x3a70>
   15464:	b	15598 <ftello64@plt+0x3d0c>
   15468:	cmp	r7, #123	; 0x7b
   1546c:	cmpne	r7, #125	; 0x7d
   15470:	bne	15498 <ftello64@plt+0x3c0c>
   15474:	movw	r1, #5081	; 0x13d9
   15478:	mov	r0, #1
   1547c:	mov	r2, r7
   15480:	movt	r1, #3
   15484:	bl	11784 <__printf_chk@plt>
   15488:	add	r5, r5, #1
   1548c:	cmp	r4, r5
   15490:	bne	152fc <ftello64@plt+0x3a70>
   15494:	b	15598 <ftello64@plt+0x3d0c>
   15498:	ldr	r0, [r6]
   1549c:	ldr	r1, [r0, #20]
   154a0:	ldr	r2, [r0, #24]
   154a4:	cmp	r1, r2
   154a8:	bcs	15560 <ftello64@plt+0x3cd4>
   154ac:	add	r2, r1, #1
   154b0:	str	r2, [r0, #20]
   154b4:	mov	r0, #32
   154b8:	strb	r0, [r1]
   154bc:	add	r5, r5, #1
   154c0:	cmp	r4, r5
   154c4:	bne	152fc <ftello64@plt+0x3a70>
   154c8:	b	15598 <ftello64@plt+0x3d0c>
   154cc:	ldr	r0, [r6]
   154d0:	ldr	r1, [r0, #20]
   154d4:	ldr	r2, [r0, #24]
   154d8:	cmp	r1, r2
   154dc:	bcs	15578 <ftello64@plt+0x3cec>
   154e0:	add	r2, r1, #1
   154e4:	str	r2, [r0, #20]
   154e8:	strb	r8, [r1]
   154ec:	ldr	r0, [r6]
   154f0:	ldr	r1, [r0, #20]
   154f4:	ldr	r2, [r0, #24]
   154f8:	cmp	r1, r2
   154fc:	bcs	15584 <ftello64@plt+0x3cf8>
   15500:	add	r2, r1, #1
   15504:	str	r2, [r0, #20]
   15508:	strb	r8, [r1]
   1550c:	add	r5, r5, #1
   15510:	cmp	r4, r5
   15514:	bne	152fc <ftello64@plt+0x3a70>
   15518:	b	15598 <ftello64@plt+0x3d0c>
   1551c:	ldr	r1, [r6]
   15520:	movw	r0, #5087	; 0x13df
   15524:	movt	r0, #3
   15528:	bl	114c0 <fputs_unlocked@plt>
   1552c:	add	r5, r5, #1
   15530:	cmp	r4, r5
   15534:	bne	152fc <ftello64@plt+0x3a70>
   15538:	b	15598 <ftello64@plt+0x3d0c>
   1553c:	mov	r1, r7
   15540:	bl	117d8 <__overflow@plt>
   15544:	add	r5, r5, #1
   15548:	cmp	r4, r5
   1554c:	bne	152fc <ftello64@plt+0x3a70>
   15550:	b	15598 <ftello64@plt+0x3d0c>
   15554:	mov	r1, #92	; 0x5c
   15558:	bl	117d8 <__overflow@plt>
   1555c:	b	15438 <ftello64@plt+0x3bac>
   15560:	mov	r1, #32
   15564:	bl	117d8 <__overflow@plt>
   15568:	add	r5, r5, #1
   1556c:	cmp	r4, r5
   15570:	bne	152fc <ftello64@plt+0x3a70>
   15574:	b	15598 <ftello64@plt+0x3d0c>
   15578:	mov	r1, #34	; 0x22
   1557c:	bl	117d8 <__overflow@plt>
   15580:	b	154ec <ftello64@plt+0x3c60>
   15584:	mov	r1, #34	; 0x22
   15588:	bl	117d8 <__overflow@plt>
   1558c:	add	r5, r5, #1
   15590:	cmp	r4, r5
   15594:	bne	152fc <ftello64@plt+0x3a70>
   15598:	sub	sp, fp, #28
   1559c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155a0:	mov	r0, #1
   155a4:	b	11990 <ftello64@plt+0x104>
   155a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155ac:	add	fp, sp, #28
   155b0:	sub	sp, sp, #12
   155b4:	mov	r4, r3
   155b8:	mov	r9, r2
   155bc:	mov	r7, r1
   155c0:	mov	r8, r0
   155c4:	bl	11718 <strlen@plt>
   155c8:	ldr	r6, [r7]
   155cc:	cmp	r6, #0
   155d0:	beq	1567c <ftello64@plt+0x3df0>
   155d4:	mov	r5, r0
   155d8:	cmp	r9, #0
   155dc:	beq	1568c <ftello64@plt+0x3e00>
   155e0:	add	r0, r7, #4
   155e4:	mvn	sl, #0
   155e8:	mov	r7, #0
   155ec:	str	r9, [sp]
   155f0:	str	r0, [sp, #8]
   155f4:	mov	r0, #0
   155f8:	str	r0, [sp, #4]
   155fc:	mov	r0, r9
   15600:	mov	r0, r6
   15604:	mov	r1, r8
   15608:	mov	r2, r5
   1560c:	bl	1185c <strncmp@plt>
   15610:	cmp	r0, #0
   15614:	bne	15660 <ftello64@plt+0x3dd4>
   15618:	mov	r0, r6
   1561c:	bl	11718 <strlen@plt>
   15620:	cmp	r0, r5
   15624:	beq	15680 <ftello64@plt+0x3df4>
   15628:	cmn	sl, #1
   1562c:	beq	1565c <ftello64@plt+0x3dd0>
   15630:	ldr	r0, [sp]
   15634:	mov	r1, r9
   15638:	mov	r2, r4
   1563c:	mla	r0, sl, r4, r0
   15640:	bl	115b0 <memcmp@plt>
   15644:	ldr	r1, [sp, #4]
   15648:	cmp	r0, #0
   1564c:	movwne	r0, #1
   15650:	orr	r1, r1, r0
   15654:	str	r1, [sp, #4]
   15658:	b	15660 <ftello64@plt+0x3dd4>
   1565c:	mov	sl, r7
   15660:	ldr	r0, [sp, #8]
   15664:	add	r9, r9, r4
   15668:	ldr	r6, [r0, r7, lsl #2]
   1566c:	add	r7, r7, #1
   15670:	cmp	r6, #0
   15674:	bne	15600 <ftello64@plt+0x3d74>
   15678:	b	156f4 <ftello64@plt+0x3e68>
   1567c:	mvn	r7, #0
   15680:	mov	r0, r7
   15684:	sub	sp, fp, #28
   15688:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1568c:	add	r4, r7, #4
   15690:	mov	r0, #0
   15694:	mvn	sl, #0
   15698:	mov	r7, #0
   1569c:	str	r0, [sp, #4]
   156a0:	mov	r0, r6
   156a4:	mov	r1, r8
   156a8:	mov	r2, r5
   156ac:	bl	1185c <strncmp@plt>
   156b0:	cmp	r0, #0
   156b4:	bne	156e4 <ftello64@plt+0x3e58>
   156b8:	mov	r0, r6
   156bc:	bl	11718 <strlen@plt>
   156c0:	cmp	r0, r5
   156c4:	beq	15680 <ftello64@plt+0x3df4>
   156c8:	ldr	r1, [sp, #4]
   156cc:	cmn	sl, #1
   156d0:	add	r0, sl, #1
   156d4:	movwne	r0, #1
   156d8:	moveq	sl, r7
   156dc:	orr	r1, r1, r0
   156e0:	str	r1, [sp, #4]
   156e4:	ldr	r6, [r4, r7, lsl #2]
   156e8:	add	r7, r7, #1
   156ec:	cmp	r6, #0
   156f0:	bne	156a0 <ftello64@plt+0x3e14>
   156f4:	ldr	r0, [sp, #4]
   156f8:	tst	r0, #1
   156fc:	mvnne	sl, #1
   15700:	mov	r0, sl
   15704:	sub	sp, fp, #28
   15708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1570c:	push	{r4, r5, r6, r7, fp, lr}
   15710:	add	fp, sp, #16
   15714:	mov	r5, r0
   15718:	ldr	r0, [r1]
   1571c:	mvn	r4, #0
   15720:	cmp	r0, #0
   15724:	beq	15754 <ftello64@plt+0x3ec8>
   15728:	add	r7, r1, #4
   1572c:	mov	r6, #0
   15730:	mov	r1, r5
   15734:	bl	11514 <strcmp@plt>
   15738:	cmp	r0, #0
   1573c:	moveq	r0, r6
   15740:	popeq	{r4, r5, r6, r7, fp, pc}
   15744:	ldr	r0, [r7, r6, lsl #2]
   15748:	add	r6, r6, #1
   1574c:	cmp	r0, #0
   15750:	bne	15730 <ftello64@plt+0x3ea4>
   15754:	mov	r0, r4
   15758:	pop	{r4, r5, r6, r7, fp, pc}
   1575c:	push	{r4, r5, r6, sl, fp, lr}
   15760:	add	fp, sp, #16
   15764:	sub	sp, sp, #8
   15768:	mov	r4, r1
   1576c:	movw	r1, #5546	; 0x15aa
   15770:	mov	r5, r0
   15774:	movw	r0, #5519	; 0x158f
   15778:	cmn	r2, #1
   1577c:	mov	r2, #5
   15780:	movt	r0, #3
   15784:	movt	r1, #3
   15788:	moveq	r1, r0
   1578c:	mov	r0, #0
   15790:	bl	115c8 <dcgettext@plt>
   15794:	mov	r6, r0
   15798:	mov	r0, #0
   1579c:	mov	r1, #8
   157a0:	mov	r2, r4
   157a4:	bl	17df0 <ftello64@plt+0x6564>
   157a8:	mov	r4, r0
   157ac:	mov	r0, #1
   157b0:	mov	r1, r5
   157b4:	bl	183b0 <ftello64@plt+0x6b24>
   157b8:	str	r0, [sp]
   157bc:	mov	r0, #0
   157c0:	mov	r1, #0
   157c4:	mov	r2, r6
   157c8:	mov	r3, r4
   157cc:	bl	11670 <error@plt>
   157d0:	sub	sp, fp, #16
   157d4:	pop	{r4, r5, r6, sl, fp, pc}
   157d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157dc:	add	fp, sp, #28
   157e0:	sub	sp, sp, #4
   157e4:	mov	r5, r1
   157e8:	movw	r1, #5575	; 0x15c7
   157ec:	mov	sl, r2
   157f0:	mov	r7, r0
   157f4:	mov	r0, #0
   157f8:	mov	r2, #5
   157fc:	mov	r8, #0
   15800:	movt	r1, #3
   15804:	bl	115c8 <dcgettext@plt>
   15808:	movw	r4, #8664	; 0x21d8
   1580c:	movt	r4, #4
   15810:	ldr	r1, [r4]
   15814:	bl	114c0 <fputs_unlocked@plt>
   15818:	ldr	r6, [r7]
   1581c:	cmp	r6, #0
   15820:	beq	158c0 <ftello64@plt+0x4034>
   15824:	add	r9, r7, #4
   15828:	mov	r7, #0
   1582c:	str	sl, [sp]
   15830:	cmp	r8, #0
   15834:	beq	15850 <ftello64@plt+0x3fc4>
   15838:	mov	r0, r7
   1583c:	mov	r1, r5
   15840:	mov	r2, sl
   15844:	bl	115b0 <memcmp@plt>
   15848:	cmp	r0, #0
   1584c:	beq	1587c <ftello64@plt+0x3ff0>
   15850:	ldr	r7, [r4]
   15854:	mov	r0, r6
   15858:	bl	183c0 <ftello64@plt+0x6b34>
   1585c:	movw	r2, #5596	; 0x15dc
   15860:	mov	r3, r0
   15864:	mov	r0, r7
   15868:	mov	r1, #1
   1586c:	movt	r2, #3
   15870:	bl	1179c <__fprintf_chk@plt>
   15874:	mov	r7, r5
   15878:	b	158ac <ftello64@plt+0x4020>
   1587c:	mov	sl, r9
   15880:	ldr	r9, [r4]
   15884:	mov	r0, r6
   15888:	bl	183c0 <ftello64@plt+0x6b34>
   1588c:	mov	r3, r0
   15890:	mov	r0, r9
   15894:	mov	r9, sl
   15898:	ldr	sl, [sp]
   1589c:	movw	r2, #5604	; 0x15e4
   158a0:	mov	r1, #1
   158a4:	movt	r2, #3
   158a8:	bl	1179c <__fprintf_chk@plt>
   158ac:	ldr	r6, [r9, -r8, lsl #2]
   158b0:	add	r5, r5, sl
   158b4:	sub	r8, r8, #1
   158b8:	cmp	r6, #0
   158bc:	bne	15830 <ftello64@plt+0x3fa4>
   158c0:	ldr	r0, [r4]
   158c4:	ldr	r1, [r0, #20]
   158c8:	ldr	r2, [r0, #24]
   158cc:	cmp	r1, r2
   158d0:	addcc	r2, r1, #1
   158d4:	strcc	r2, [r0, #20]
   158d8:	movcc	r0, #10
   158dc:	strbcc	r0, [r1]
   158e0:	subcc	sp, fp, #28
   158e4:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158e8:	mov	r1, #10
   158ec:	sub	sp, fp, #28
   158f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158f4:	b	117d8 <__overflow@plt>
   158f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158fc:	add	fp, sp, #28
   15900:	sub	sp, sp, #12
   15904:	mov	sl, r0
   15908:	ldr	r0, [fp, #16]
   1590c:	ldr	r9, [fp, #8]
   15910:	mov	r5, r3
   15914:	mov	r8, r2
   15918:	mov	r6, r1
   1591c:	cmp	r0, #0
   15920:	beq	15950 <ftello64@plt+0x40c4>
   15924:	mov	r0, r6
   15928:	mov	r1, r8
   1592c:	mov	r2, r5
   15930:	mov	r3, r9
   15934:	bl	155a8 <ftello64@plt+0x3d1c>
   15938:	mov	r4, r0
   1593c:	cmn	r4, #1
   15940:	ble	159a0 <ftello64@plt+0x4114>
   15944:	mov	r0, r4
   15948:	sub	sp, fp, #28
   1594c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15950:	ldr	r0, [r8]
   15954:	movw	r7, #5519	; 0x158f
   15958:	str	r5, [sp, #8]
   1595c:	movt	r7, #3
   15960:	cmp	r0, #0
   15964:	beq	159b8 <ftello64@plt+0x412c>
   15968:	add	r5, r8, #4
   1596c:	mov	r4, #0
   15970:	mov	r1, r6
   15974:	bl	11514 <strcmp@plt>
   15978:	cmp	r0, #0
   1597c:	beq	15994 <ftello64@plt+0x4108>
   15980:	ldr	r0, [r5, r4, lsl #2]
   15984:	add	r4, r4, #1
   15988:	cmp	r0, #0
   1598c:	bne	15970 <ftello64@plt+0x40e4>
   15990:	b	159b8 <ftello64@plt+0x412c>
   15994:	ldr	r5, [sp, #8]
   15998:	cmn	r4, #1
   1599c:	bgt	15944 <ftello64@plt+0x40b8>
   159a0:	movw	r0, #5519	; 0x158f
   159a4:	movw	r7, #5546	; 0x15aa
   159a8:	str	r5, [sp, #8]
   159ac:	movt	r0, #3
   159b0:	movt	r7, #3
   159b4:	moveq	r7, r0
   159b8:	ldr	r5, [fp, #12]
   159bc:	mov	r0, #0
   159c0:	mov	r1, r7
   159c4:	mov	r2, #5
   159c8:	bl	115c8 <dcgettext@plt>
   159cc:	mov	r4, r0
   159d0:	mov	r0, #0
   159d4:	mov	r1, #8
   159d8:	mov	r2, r6
   159dc:	bl	17df0 <ftello64@plt+0x6564>
   159e0:	mov	r6, r0
   159e4:	mov	r0, #1
   159e8:	mov	r1, sl
   159ec:	bl	183b0 <ftello64@plt+0x6b24>
   159f0:	str	r0, [sp]
   159f4:	mov	r0, #0
   159f8:	mov	r1, #0
   159fc:	mov	r2, r4
   15a00:	mov	r3, r6
   15a04:	bl	11670 <error@plt>
   15a08:	ldr	r1, [sp, #8]
   15a0c:	mov	r0, r8
   15a10:	mov	r2, r9
   15a14:	bl	157d8 <ftello64@plt+0x3f4c>
   15a18:	blx	r5
   15a1c:	mvn	r4, #0
   15a20:	mov	r0, r4
   15a24:	sub	sp, fp, #28
   15a28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a2c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15a30:	add	fp, sp, #24
   15a34:	ldr	r6, [r1]
   15a38:	cmp	r6, #0
   15a3c:	beq	15aa0 <ftello64@plt+0x4214>
   15a40:	mov	r8, r1
   15a44:	mov	r7, r2
   15a48:	mov	r1, r2
   15a4c:	mov	r2, r3
   15a50:	mov	r4, r3
   15a54:	mov	r9, r0
   15a58:	bl	115b0 <memcmp@plt>
   15a5c:	cmp	r0, #0
   15a60:	beq	15a98 <ftello64@plt+0x420c>
   15a64:	add	r7, r7, r4
   15a68:	add	r5, r8, #4
   15a6c:	ldr	r6, [r5]
   15a70:	cmp	r6, #0
   15a74:	beq	15aa0 <ftello64@plt+0x4214>
   15a78:	mov	r0, r9
   15a7c:	mov	r1, r7
   15a80:	mov	r2, r4
   15a84:	bl	115b0 <memcmp@plt>
   15a88:	add	r7, r7, r4
   15a8c:	add	r5, r5, #4
   15a90:	cmp	r0, #0
   15a94:	bne	15a6c <ftello64@plt+0x41e0>
   15a98:	mov	r0, r6
   15a9c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15aa0:	mov	r6, #0
   15aa4:	mov	r0, r6
   15aa8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15aac:	movw	r1, #10216	; 0x27e8
   15ab0:	movt	r1, #4
   15ab4:	str	r0, [r1, #4]
   15ab8:	bx	lr
   15abc:	movw	r1, #10216	; 0x27e8
   15ac0:	movt	r1, #4
   15ac4:	strb	r0, [r1]
   15ac8:	bx	lr
   15acc:	push	{r4, r5, r6, sl, fp, lr}
   15ad0:	add	fp, sp, #16
   15ad4:	sub	sp, sp, #8
   15ad8:	movw	r0, #8676	; 0x21e4
   15adc:	movt	r0, #4
   15ae0:	ldr	r0, [r0]
   15ae4:	bl	2ea64 <ftello64@plt+0x1d1d8>
   15ae8:	cmp	r0, #0
   15aec:	beq	15b14 <ftello64@plt+0x4288>
   15af0:	movw	r5, #10216	; 0x27e8
   15af4:	movt	r5, #4
   15af8:	ldrb	r0, [r5]
   15afc:	cmp	r0, #0
   15b00:	beq	15b40 <ftello64@plt+0x42b4>
   15b04:	bl	11730 <__errno_location@plt>
   15b08:	ldr	r0, [r0]
   15b0c:	cmp	r0, #32
   15b10:	bne	15b40 <ftello64@plt+0x42b4>
   15b14:	movw	r0, #8664	; 0x21d8
   15b18:	movt	r0, #4
   15b1c:	ldr	r0, [r0]
   15b20:	bl	2ea64 <ftello64@plt+0x1d1d8>
   15b24:	cmp	r0, #0
   15b28:	subeq	sp, fp, #16
   15b2c:	popeq	{r4, r5, r6, sl, fp, pc}
   15b30:	movw	r0, #8576	; 0x2180
   15b34:	movt	r0, #4
   15b38:	ldr	r0, [r0]
   15b3c:	bl	11574 <_exit@plt>
   15b40:	movw	r1, #5609	; 0x15e9
   15b44:	mov	r0, #0
   15b48:	mov	r2, #5
   15b4c:	movt	r1, #3
   15b50:	bl	115c8 <dcgettext@plt>
   15b54:	ldr	r6, [r5, #4]
   15b58:	mov	r4, r0
   15b5c:	bl	11730 <__errno_location@plt>
   15b60:	ldr	r5, [r0]
   15b64:	cmp	r6, #0
   15b68:	bne	15b84 <ftello64@plt+0x42f8>
   15b6c:	movw	r2, #5606	; 0x15e6
   15b70:	mov	r0, #0
   15b74:	mov	r1, r5
   15b78:	mov	r3, r4
   15b7c:	movt	r2, #3
   15b80:	b	15ba4 <ftello64@plt+0x4318>
   15b84:	mov	r0, r6
   15b88:	bl	18038 <ftello64@plt+0x67ac>
   15b8c:	movw	r2, #5621	; 0x15f5
   15b90:	mov	r3, r0
   15b94:	str	r4, [sp]
   15b98:	mov	r0, #0
   15b9c:	mov	r1, r5
   15ba0:	movt	r2, #3
   15ba4:	bl	11670 <error@plt>
   15ba8:	movw	r0, #8576	; 0x2180
   15bac:	movt	r0, #4
   15bb0:	ldr	r0, [r0]
   15bb4:	bl	11574 <_exit@plt>
   15bb8:	push	{r4, r5, r6, sl, fp, lr}
   15bbc:	add	fp, sp, #16
   15bc0:	mov	r4, r0
   15bc4:	bl	11730 <__errno_location@plt>
   15bc8:	ldr	r6, [r0]
   15bcc:	mov	r5, r0
   15bd0:	mov	r0, r4
   15bd4:	bl	11550 <free@plt>
   15bd8:	str	r6, [r5]
   15bdc:	pop	{r4, r5, r6, sl, fp, pc}
   15be0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15be4:	add	fp, sp, #28
   15be8:	sub	sp, sp, #4
   15bec:	mov	r5, r0
   15bf0:	mov	r0, r2
   15bf4:	mov	r4, r2
   15bf8:	mov	r9, r1
   15bfc:	bl	11790 <fileno@plt>
   15c00:	mov	r7, #0
   15c04:	cmp	r0, #0
   15c08:	beq	15c48 <ftello64@plt+0x43bc>
   15c0c:	cmp	r0, #1
   15c10:	beq	15c54 <ftello64@plt+0x43c8>
   15c14:	cmp	r0, #2
   15c18:	beq	15c30 <ftello64@plt+0x43a4>
   15c1c:	mov	r0, #2
   15c20:	mov	r1, #2
   15c24:	bl	115e0 <dup2@plt>
   15c28:	subs	r7, r0, #2
   15c2c:	movwne	r7, #1
   15c30:	mov	r0, #1
   15c34:	mov	r1, #1
   15c38:	bl	115e0 <dup2@plt>
   15c3c:	subs	r6, r0, #1
   15c40:	movwne	r6, #1
   15c44:	b	15c58 <ftello64@plt+0x43cc>
   15c48:	mov	r6, #0
   15c4c:	mov	r8, #0
   15c50:	b	15d20 <ftello64@plt+0x4494>
   15c54:	mov	r6, #0
   15c58:	mov	r0, #0
   15c5c:	mov	r1, #0
   15c60:	mov	sl, #0
   15c64:	bl	115e0 <dup2@plt>
   15c68:	cmp	r0, #0
   15c6c:	mov	r8, #0
   15c70:	beq	15cb0 <ftello64@plt+0x4424>
   15c74:	movw	r0, #5628	; 0x15fc
   15c78:	mov	r1, #0
   15c7c:	movt	r0, #3
   15c80:	bl	1167c <open64@plt>
   15c84:	cmp	r0, #0
   15c88:	beq	15cac <ftello64@plt+0x4420>
   15c8c:	cmn	r0, #1
   15c90:	ble	15dd0 <ftello64@plt+0x4544>
   15c94:	bl	11874 <close@plt>
   15c98:	bl	11730 <__errno_location@plt>
   15c9c:	mov	r4, r0
   15ca0:	mov	r0, #9
   15ca4:	str	r0, [r4]
   15ca8:	b	15dd8 <ftello64@plt+0x454c>
   15cac:	mov	r8, #1
   15cb0:	cmp	r6, #0
   15cb4:	beq	15cd4 <ftello64@plt+0x4448>
   15cb8:	movw	r0, #5628	; 0x15fc
   15cbc:	mov	r1, #0
   15cc0:	movt	r0, #3
   15cc4:	bl	1167c <open64@plt>
   15cc8:	mov	sl, #1
   15ccc:	cmp	r0, #1
   15cd0:	bne	15da0 <ftello64@plt+0x4514>
   15cd4:	cmp	r7, #0
   15cd8:	beq	15d18 <ftello64@plt+0x448c>
   15cdc:	movw	r0, #5628	; 0x15fc
   15ce0:	mov	r1, #0
   15ce4:	movt	r0, #3
   15ce8:	bl	1167c <open64@plt>
   15cec:	mov	r7, #1
   15cf0:	cmp	r0, #2
   15cf4:	beq	15d1c <ftello64@plt+0x4490>
   15cf8:	cmn	r0, #1
   15cfc:	ble	15e28 <ftello64@plt+0x459c>
   15d00:	bl	11874 <close@plt>
   15d04:	bl	11730 <__errno_location@plt>
   15d08:	mov	r4, r0
   15d0c:	mov	r0, #9
   15d10:	str	r0, [r4]
   15d14:	b	15e30 <ftello64@plt+0x45a4>
   15d18:	mov	r7, #0
   15d1c:	mov	r6, sl
   15d20:	mov	r0, r5
   15d24:	mov	r1, r9
   15d28:	mov	r2, r4
   15d2c:	bl	116dc <freopen64@plt>
   15d30:	mov	r5, r0
   15d34:	bl	11730 <__errno_location@plt>
   15d38:	ldr	r9, [r0]
   15d3c:	mov	r4, r0
   15d40:	cmp	r7, #0
   15d44:	beq	15d50 <ftello64@plt+0x44c4>
   15d48:	mov	r0, #2
   15d4c:	bl	11874 <close@plt>
   15d50:	cmp	r6, #0
   15d54:	beq	15d60 <ftello64@plt+0x44d4>
   15d58:	mov	r0, #1
   15d5c:	bl	11874 <close@plt>
   15d60:	cmp	r8, #0
   15d64:	beq	15d84 <ftello64@plt+0x44f8>
   15d68:	mov	r0, #0
   15d6c:	bl	11874 <close@plt>
   15d70:	cmp	r5, #0
   15d74:	beq	15d8c <ftello64@plt+0x4500>
   15d78:	mov	r0, r5
   15d7c:	sub	sp, fp, #28
   15d80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d84:	cmp	r5, #0
   15d88:	bne	15d78 <ftello64@plt+0x44ec>
   15d8c:	mov	r5, #0
   15d90:	str	r9, [r4]
   15d94:	mov	r0, r5
   15d98:	sub	sp, fp, #28
   15d9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15da0:	cmn	r0, #1
   15da4:	ble	15df0 <ftello64@plt+0x4564>
   15da8:	bl	11874 <close@plt>
   15dac:	bl	11730 <__errno_location@plt>
   15db0:	mov	r4, r0
   15db4:	mov	r0, #9
   15db8:	str	r0, [r4]
   15dbc:	ldr	r9, [r4]
   15dc0:	mov	r5, #0
   15dc4:	cmp	r7, #0
   15dc8:	beq	15d58 <ftello64@plt+0x44cc>
   15dcc:	b	15e08 <ftello64@plt+0x457c>
   15dd0:	bl	11730 <__errno_location@plt>
   15dd4:	mov	r4, r0
   15dd8:	ldr	r9, [r4]
   15ddc:	mov	r8, #1
   15de0:	mov	r5, #0
   15de4:	cmp	r7, #0
   15de8:	bne	15d48 <ftello64@plt+0x44bc>
   15dec:	b	15d50 <ftello64@plt+0x44c4>
   15df0:	bl	11730 <__errno_location@plt>
   15df4:	mov	r4, r0
   15df8:	ldr	r9, [r4]
   15dfc:	mov	r5, #0
   15e00:	cmp	r7, #0
   15e04:	beq	15d58 <ftello64@plt+0x44cc>
   15e08:	mov	r0, #2
   15e0c:	bl	11874 <close@plt>
   15e10:	mov	r0, #1
   15e14:	bl	11874 <close@plt>
   15e18:	mov	r5, #0
   15e1c:	cmp	r8, #0
   15e20:	beq	15d8c <ftello64@plt+0x4500>
   15e24:	b	15d68 <ftello64@plt+0x44dc>
   15e28:	bl	11730 <__errno_location@plt>
   15e2c:	mov	r4, r0
   15e30:	ldr	r9, [r4]
   15e34:	mov	r0, #2
   15e38:	bl	11874 <close@plt>
   15e3c:	mov	r5, #0
   15e40:	cmp	sl, #0
   15e44:	bne	15d58 <ftello64@plt+0x44cc>
   15e48:	b	15d60 <ftello64@plt+0x44d4>
   15e4c:	push	{r4, r5, fp, lr}
   15e50:	add	fp, sp, #8
   15e54:	cmp	r0, #0
   15e58:	beq	15eec <ftello64@plt+0x4660>
   15e5c:	mov	r1, #47	; 0x2f
   15e60:	mov	r4, r0
   15e64:	bl	117fc <strrchr@plt>
   15e68:	cmp	r0, #0
   15e6c:	mov	r5, r4
   15e70:	addne	r5, r0, #1
   15e74:	sub	r0, r5, r4
   15e78:	cmp	r0, #7
   15e7c:	blt	15ed0 <ftello64@plt+0x4644>
   15e80:	movw	r1, #5694	; 0x163e
   15e84:	sub	r0, r5, #7
   15e88:	mov	r2, #7
   15e8c:	movt	r1, #3
   15e90:	bl	1185c <strncmp@plt>
   15e94:	cmp	r0, #0
   15e98:	bne	15ed0 <ftello64@plt+0x4644>
   15e9c:	movw	r1, #5702	; 0x1646
   15ea0:	mov	r0, r5
   15ea4:	mov	r2, #3
   15ea8:	movt	r1, #3
   15eac:	bl	1185c <strncmp@plt>
   15eb0:	cmp	r0, #0
   15eb4:	beq	15ec0 <ftello64@plt+0x4634>
   15eb8:	mov	r4, r5
   15ebc:	b	15ed0 <ftello64@plt+0x4644>
   15ec0:	movw	r0, #8648	; 0x21c8
   15ec4:	add	r4, r5, #3
   15ec8:	movt	r0, #4
   15ecc:	str	r4, [r0]
   15ed0:	movw	r0, #8652	; 0x21cc
   15ed4:	movt	r0, #4
   15ed8:	str	r4, [r0]
   15edc:	movw	r0, #10224	; 0x27f0
   15ee0:	movt	r0, #4
   15ee4:	str	r4, [r0]
   15ee8:	pop	{r4, r5, fp, pc}
   15eec:	movw	r0, #8664	; 0x21d8
   15ef0:	mov	r1, #55	; 0x37
   15ef4:	mov	r2, #1
   15ef8:	movt	r0, #4
   15efc:	ldr	r3, [r0]
   15f00:	movw	r0, #5638	; 0x1606
   15f04:	movt	r0, #3
   15f08:	bl	11628 <fwrite@plt>
   15f0c:	bl	11868 <abort@plt>
   15f10:	push	{r4, r5, r6, sl, fp, lr}
   15f14:	add	fp, sp, #16
   15f18:	sub	sp, sp, #8
   15f1c:	mov	r4, r0
   15f20:	mov	r0, #0
   15f24:	mov	r2, #5
   15f28:	mov	r1, r4
   15f2c:	bl	115c8 <dcgettext@plt>
   15f30:	cmp	r0, r4
   15f34:	beq	15f5c <ftello64@plt+0x46d0>
   15f38:	mov	r1, r4
   15f3c:	mov	r5, r0
   15f40:	bl	15fb8 <ftello64@plt+0x472c>
   15f44:	cmp	r0, #0
   15f48:	beq	15f6c <ftello64@plt+0x46e0>
   15f4c:	mov	r6, r5
   15f50:	mov	r0, r6
   15f54:	sub	sp, fp, #16
   15f58:	pop	{r4, r5, r6, sl, fp, pc}
   15f5c:	mov	r6, r4
   15f60:	mov	r0, r6
   15f64:	sub	sp, fp, #16
   15f68:	pop	{r4, r5, r6, sl, fp, pc}
   15f6c:	mov	r0, r5
   15f70:	bl	11718 <strlen@plt>
   15f74:	mov	r6, r0
   15f78:	mov	r0, r4
   15f7c:	bl	11718 <strlen@plt>
   15f80:	add	r0, r6, r0
   15f84:	add	r0, r0, #4
   15f88:	bl	2c988 <ftello64@plt+0x1b0fc>
   15f8c:	movw	r3, #5706	; 0x164a
   15f90:	mov	r1, #1
   15f94:	mvn	r2, #0
   15f98:	mov	r6, r0
   15f9c:	str	r5, [sp]
   15fa0:	str	r4, [sp, #4]
   15fa4:	movt	r3, #3
   15fa8:	bl	11748 <__sprintf_chk@plt>
   15fac:	mov	r0, r6
   15fb0:	sub	sp, fp, #16
   15fb4:	pop	{r4, r5, r6, sl, fp, pc}
   15fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15fbc:	add	fp, sp, #28
   15fc0:	sub	sp, sp, #124	; 0x7c
   15fc4:	mov	r4, r0
   15fc8:	mov	r0, r1
   15fcc:	mov	r1, #2
   15fd0:	bl	2bff8 <ftello64@plt+0x1a76c>
   15fd4:	mov	sl, r0
   15fd8:	ldrb	r0, [r4]
   15fdc:	cmp	r0, #0
   15fe0:	beq	16258 <ftello64@plt+0x49cc>
   15fe4:	add	r5, sp, #12
   15fe8:	add	r6, sp, #68	; 0x44
   15fec:	mov	r9, #0
   15ff0:	add	r8, r6, #4
   15ff4:	add	r0, r5, #4
   15ff8:	str	r0, [sp, #4]
   15ffc:	str	r8, [sp]
   16000:	mov	r0, r4
   16004:	mov	r1, sl
   16008:	bl	2f05c <ftello64@plt+0x1d7d0>
   1600c:	cmp	r0, #0
   16010:	beq	16258 <ftello64@plt+0x49cc>
   16014:	mov	r7, r0
   16018:	bl	11640 <__ctype_get_mb_cur_max@plt>
   1601c:	cmp	r0, #2
   16020:	bcc	16138 <ftello64@plt+0x48ac>
   16024:	mov	r0, #1
   16028:	cmp	r4, r7
   1602c:	strb	r9, [sp, #68]	; 0x44
   16030:	str	r4, [sp, #84]	; 0x54
   16034:	str	r9, [r8]
   16038:	str	r9, [r8, #4]
   1603c:	strb	r9, [sp, #80]	; 0x50
   16040:	str	r0, [sp, #8]
   16044:	bcs	1609c <ftello64@plt+0x4810>
   16048:	mov	r0, r6
   1604c:	bl	2fb98 <ftello64@plt+0x1e30c>
   16050:	ldrb	r1, [sp, #92]	; 0x5c
   16054:	ldr	r0, [sp, #96]	; 0x60
   16058:	cmp	r1, #0
   1605c:	beq	16068 <ftello64@plt+0x47dc>
   16060:	cmp	r0, #0
   16064:	beq	1627c <ftello64@plt+0x49f0>
   16068:	strb	r9, [sp, #80]	; 0x50
   1606c:	ldr	r2, [sp, #84]	; 0x54
   16070:	ldr	r3, [sp, #88]	; 0x58
   16074:	add	r2, r2, r3
   16078:	cmp	r2, r7
   1607c:	str	r2, [sp, #84]	; 0x54
   16080:	bcc	16048 <ftello64@plt+0x47bc>
   16084:	cmp	r1, #0
   16088:	beq	1609c <ftello64@plt+0x4810>
   1608c:	bl	1173c <iswalnum@plt>
   16090:	clz	r0, r0
   16094:	lsr	r0, r0, #5
   16098:	str	r0, [sp, #8]
   1609c:	ldr	r0, [sp, #4]
   160a0:	strb	r9, [sp, #68]	; 0x44
   160a4:	str	r7, [sp, #84]	; 0x54
   160a8:	strb	r9, [sp, #12]
   160ac:	str	sl, [sp, #28]
   160b0:	str	r9, [r8]
   160b4:	str	r9, [r8, #4]
   160b8:	strb	r9, [sp, #80]	; 0x50
   160bc:	str	r9, [r0]
   160c0:	str	r9, [r0, #4]
   160c4:	strb	r9, [sp, #24]
   160c8:	b	160f4 <ftello64@plt+0x4868>
   160cc:	strb	r9, [sp, #80]	; 0x50
   160d0:	strb	r9, [sp, #24]
   160d4:	ldr	r0, [sp, #84]	; 0x54
   160d8:	ldr	r1, [sp, #88]	; 0x58
   160dc:	add	r0, r0, r1
   160e0:	ldr	r1, [sp, #32]
   160e4:	str	r0, [sp, #84]	; 0x54
   160e8:	ldr	r0, [sp, #28]
   160ec:	add	r0, r0, r1
   160f0:	str	r0, [sp, #28]
   160f4:	mov	r0, r5
   160f8:	bl	2fb98 <ftello64@plt+0x1e30c>
   160fc:	ldrb	r0, [sp, #36]	; 0x24
   16100:	cmp	r0, #0
   16104:	beq	16114 <ftello64@plt+0x4888>
   16108:	ldr	r0, [sp, #40]	; 0x28
   1610c:	cmp	r0, #0
   16110:	beq	161c8 <ftello64@plt+0x493c>
   16114:	mov	r0, r6
   16118:	bl	2fb98 <ftello64@plt+0x1e30c>
   1611c:	ldrb	r0, [sp, #92]	; 0x5c
   16120:	cmp	r0, #0
   16124:	beq	160cc <ftello64@plt+0x4840>
   16128:	ldr	r0, [sp, #96]	; 0x60
   1612c:	cmp	r0, #0
   16130:	bne	160cc <ftello64@plt+0x4840>
   16134:	b	1627c <ftello64@plt+0x49f0>
   16138:	cmp	r4, r7
   1613c:	mov	r8, #1
   16140:	mov	r4, #1
   16144:	bcs	16164 <ftello64@plt+0x48d8>
   16148:	bl	116f4 <__ctype_b_loc@plt>
   1614c:	ldrb	r1, [r7, #-1]
   16150:	ldr	r0, [r0]
   16154:	ldrb	r0, [r0, r1, lsl #1]
   16158:	mov	r1, #1
   1615c:	and	r0, r0, #8
   16160:	eor	r4, r1, r0, lsr #3
   16164:	mov	r0, sl
   16168:	mov	r5, sl
   1616c:	bl	11718 <strlen@plt>
   16170:	ldrb	sl, [r7, r0]
   16174:	cmp	sl, #0
   16178:	beq	16194 <ftello64@plt+0x4908>
   1617c:	bl	116f4 <__ctype_b_loc@plt>
   16180:	ldr	r0, [r0]
   16184:	mov	r1, #1
   16188:	ldrb	r0, [r0, sl, lsl #1]
   1618c:	and	r0, r0, #8
   16190:	eor	r8, r1, r0, lsr #3
   16194:	tst	r4, r8
   16198:	bne	16270 <ftello64@plt+0x49e4>
   1619c:	ldrb	r0, [r7], #1
   161a0:	ldr	r8, [sp]
   161a4:	mov	sl, r5
   161a8:	add	r5, sp, #12
   161ac:	cmp	r0, #0
   161b0:	mov	r4, r7
   161b4:	beq	16258 <ftello64@plt+0x49cc>
   161b8:	ldrb	r0, [r4]
   161bc:	cmp	r0, #0
   161c0:	bne	16000 <ftello64@plt+0x4774>
   161c4:	b	16258 <ftello64@plt+0x49cc>
   161c8:	mov	r0, r6
   161cc:	bl	2fb98 <ftello64@plt+0x1e30c>
   161d0:	ldrb	r0, [sp, #92]	; 0x5c
   161d4:	mov	r4, #1
   161d8:	mov	r1, #1
   161dc:	cmp	r0, #0
   161e0:	beq	16200 <ftello64@plt+0x4974>
   161e4:	ldr	r0, [sp, #96]	; 0x60
   161e8:	mov	r1, #1
   161ec:	cmp	r0, #0
   161f0:	beq	16200 <ftello64@plt+0x4974>
   161f4:	bl	1173c <iswalnum@plt>
   161f8:	clz	r0, r0
   161fc:	lsr	r1, r0, #5
   16200:	ldr	r0, [sp, #8]
   16204:	tst	r0, r1
   16208:	bne	1625c <ftello64@plt+0x49d0>
   1620c:	mov	r4, #0
   16210:	mov	r0, r6
   16214:	strb	r4, [sp, #68]	; 0x44
   16218:	str	r7, [sp, #84]	; 0x54
   1621c:	str	r4, [r8]
   16220:	str	r4, [r8, #4]
   16224:	strb	r4, [sp, #80]	; 0x50
   16228:	bl	2fb98 <ftello64@plt+0x1e30c>
   1622c:	ldrb	r0, [sp, #92]	; 0x5c
   16230:	cmp	r0, #0
   16234:	beq	16244 <ftello64@plt+0x49b8>
   16238:	ldr	r0, [sp, #96]	; 0x60
   1623c:	cmp	r0, #0
   16240:	beq	1625c <ftello64@plt+0x49d0>
   16244:	ldr	r0, [sp, #88]	; 0x58
   16248:	add	r4, r7, r0
   1624c:	ldrb	r0, [r4]
   16250:	cmp	r0, #0
   16254:	bne	16000 <ftello64@plt+0x4774>
   16258:	mov	r4, #0
   1625c:	mov	r0, sl
   16260:	bl	15bb8 <ftello64@plt+0x432c>
   16264:	mov	r0, r4
   16268:	sub	sp, fp, #28
   1626c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16270:	mov	r4, #1
   16274:	mov	sl, r5
   16278:	b	1625c <ftello64@plt+0x49d0>
   1627c:	bl	11868 <abort@plt>
   16280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16284:	add	fp, sp, #28
   16288:	sub	sp, sp, #12
   1628c:	mov	r8, r0
   16290:	mov	r5, r1
   16294:	mov	r0, #0
   16298:	mov	r2, #5
   1629c:	mov	sl, #0
   162a0:	mov	r1, r8
   162a4:	bl	115c8 <dcgettext@plt>
   162a8:	mov	r6, r0
   162ac:	bl	2ed50 <ftello64@plt+0x1d4c4>
   162b0:	movw	r1, #5714	; 0x1652
   162b4:	mov	r4, r0
   162b8:	movt	r1, #3
   162bc:	bl	2ea10 <ftello64@plt+0x1d184>
   162c0:	cmp	r0, #0
   162c4:	beq	16378 <ftello64@plt+0x4aec>
   162c8:	movw	sl, #5714	; 0x1652
   162cc:	mov	r0, r5
   162d0:	mov	r2, r4
   162d4:	str	r6, [sp, #8]
   162d8:	movt	sl, #3
   162dc:	mov	r1, sl
   162e0:	bl	2cfa4 <ftello64@plt+0x1b718>
   162e4:	mov	r7, r0
   162e8:	mov	r0, r4
   162ec:	bl	11718 <strlen@plt>
   162f0:	mov	r6, r0
   162f4:	add	r0, r0, #11
   162f8:	bl	2c988 <ftello64@plt+0x1b0fc>
   162fc:	mov	r1, r4
   16300:	mov	r2, r6
   16304:	mov	r9, r0
   16308:	bl	11580 <memcpy@plt>
   1630c:	movw	r1, #5720	; 0x1658
   16310:	add	r0, r9, r6
   16314:	mov	r4, #0
   16318:	mov	r2, r9
   1631c:	movt	r1, #3
   16320:	strb	r4, [r0, #10]
   16324:	vldr	d16, [r1]
   16328:	movw	r1, #21577	; 0x5449
   1632c:	strh	r1, [r0, #8]
   16330:	mov	r1, sl
   16334:	vst1.8	{d16}, [r0]
   16338:	mov	r0, r5
   1633c:	bl	2cfa4 <ftello64@plt+0x1b718>
   16340:	mov	sl, r0
   16344:	mov	r0, r9
   16348:	bl	15bb8 <ftello64@plt+0x432c>
   1634c:	cmp	sl, #0
   16350:	beq	16370 <ftello64@plt+0x4ae4>
   16354:	mov	r0, sl
   16358:	mov	r1, #63	; 0x3f
   1635c:	bl	11724 <strchr@plt>
   16360:	cmp	r0, #0
   16364:	beq	16388 <ftello64@plt+0x4afc>
   16368:	mov	r0, sl
   1636c:	bl	15bb8 <ftello64@plt+0x432c>
   16370:	mov	sl, #0
   16374:	b	1638c <ftello64@plt+0x4b00>
   16378:	mov	r4, r5
   1637c:	mov	r7, r5
   16380:	mov	r9, #0
   16384:	b	16394 <ftello64@plt+0x4b08>
   16388:	mov	r4, sl
   1638c:	ldr	r6, [sp, #8]
   16390:	mov	r9, r7
   16394:	cmp	r4, #0
   16398:	mov	r5, r4
   1639c:	mov	r0, r6
   163a0:	mov	r1, r8
   163a4:	moveq	r5, r8
   163a8:	cmp	r7, #0
   163ac:	movne	r5, r7
   163b0:	bl	11514 <strcmp@plt>
   163b4:	cmp	r0, #0
   163b8:	beq	16434 <ftello64@plt+0x4ba8>
   163bc:	mov	r0, r6
   163c0:	mov	r1, r8
   163c4:	bl	15fb8 <ftello64@plt+0x472c>
   163c8:	cmp	r0, #0
   163cc:	bne	16408 <ftello64@plt+0x4b7c>
   163d0:	cmp	r7, #0
   163d4:	beq	163ec <ftello64@plt+0x4b60>
   163d8:	mov	r0, r6
   163dc:	mov	r1, r7
   163e0:	bl	15fb8 <ftello64@plt+0x472c>
   163e4:	cmp	r0, #0
   163e8:	bne	16408 <ftello64@plt+0x4b7c>
   163ec:	cmp	r4, #0
   163f0:	beq	1645c <ftello64@plt+0x4bd0>
   163f4:	mov	r0, r6
   163f8:	mov	r1, r4
   163fc:	bl	15fb8 <ftello64@plt+0x472c>
   16400:	cmp	r0, #0
   16404:	beq	1645c <ftello64@plt+0x4bd0>
   16408:	cmp	r9, #0
   1640c:	beq	16418 <ftello64@plt+0x4b8c>
   16410:	mov	r0, r9
   16414:	bl	15bb8 <ftello64@plt+0x432c>
   16418:	cmp	sl, #0
   1641c:	beq	16428 <ftello64@plt+0x4b9c>
   16420:	mov	r0, sl
   16424:	bl	15bb8 <ftello64@plt+0x432c>
   16428:	mov	r0, r6
   1642c:	sub	sp, fp, #28
   16430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16434:	cmp	r9, #0
   16438:	cmpne	r9, r5
   1643c:	bne	164cc <ftello64@plt+0x4c40>
   16440:	cmp	sl, #0
   16444:	cmpne	sl, r5
   16448:	bne	164e0 <ftello64@plt+0x4c54>
   1644c:	mov	r6, r5
   16450:	mov	r0, r6
   16454:	sub	sp, fp, #28
   16458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1645c:	mov	r0, r6
   16460:	bl	11718 <strlen@plt>
   16464:	mov	r4, r0
   16468:	mov	r0, r5
   1646c:	bl	11718 <strlen@plt>
   16470:	add	r0, r4, r0
   16474:	add	r0, r0, #4
   16478:	bl	2c988 <ftello64@plt+0x1b0fc>
   1647c:	movw	r3, #5706	; 0x164a
   16480:	mov	r1, #1
   16484:	mvn	r2, #0
   16488:	mov	r4, r0
   1648c:	str	r6, [sp]
   16490:	str	r5, [sp, #4]
   16494:	movt	r3, #3
   16498:	bl	11748 <__sprintf_chk@plt>
   1649c:	cmp	r9, #0
   164a0:	beq	164ac <ftello64@plt+0x4c20>
   164a4:	mov	r0, r9
   164a8:	bl	15bb8 <ftello64@plt+0x432c>
   164ac:	cmp	sl, #0
   164b0:	beq	164f8 <ftello64@plt+0x4c6c>
   164b4:	mov	r0, sl
   164b8:	bl	15bb8 <ftello64@plt+0x432c>
   164bc:	mov	r6, r4
   164c0:	mov	r0, r6
   164c4:	sub	sp, fp, #28
   164c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164cc:	mov	r0, r9
   164d0:	bl	15bb8 <ftello64@plt+0x432c>
   164d4:	cmp	sl, #0
   164d8:	cmpne	sl, r5
   164dc:	beq	1644c <ftello64@plt+0x4bc0>
   164e0:	mov	r0, sl
   164e4:	bl	15bb8 <ftello64@plt+0x432c>
   164e8:	mov	r6, r5
   164ec:	mov	r0, r6
   164f0:	sub	sp, fp, #28
   164f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164f8:	mov	r6, r4
   164fc:	mov	r0, r6
   16500:	sub	sp, fp, #28
   16504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16508:	push	{r4, r5, r6, sl, fp, lr}
   1650c:	add	fp, sp, #16
   16510:	mov	r4, r0
   16514:	movw	r0, #10232	; 0x27f8
   16518:	movt	r0, #4
   1651c:	cmp	r4, #0
   16520:	moveq	r4, r0
   16524:	bl	11730 <__errno_location@plt>
   16528:	ldr	r6, [r0]
   1652c:	mov	r5, r0
   16530:	mov	r0, r4
   16534:	mov	r1, #48	; 0x30
   16538:	bl	2cde8 <ftello64@plt+0x1b55c>
   1653c:	str	r6, [r5]
   16540:	pop	{r4, r5, r6, sl, fp, pc}
   16544:	movw	r1, #10232	; 0x27f8
   16548:	cmp	r0, #0
   1654c:	movt	r1, #4
   16550:	movne	r1, r0
   16554:	ldr	r0, [r1]
   16558:	bx	lr
   1655c:	movw	r2, #10232	; 0x27f8
   16560:	cmp	r0, #0
   16564:	movt	r2, #4
   16568:	movne	r2, r0
   1656c:	str	r1, [r2]
   16570:	bx	lr
   16574:	movw	r3, #10232	; 0x27f8
   16578:	cmp	r0, #0
   1657c:	movt	r3, #4
   16580:	movne	r3, r0
   16584:	ubfx	r0, r1, #5, #3
   16588:	and	r1, r1, #31
   1658c:	add	r0, r3, r0, lsl #2
   16590:	ldr	r3, [r0, #8]
   16594:	eor	r2, r2, r3, lsr r1
   16598:	and	r2, r2, #1
   1659c:	eor	r2, r3, r2, lsl r1
   165a0:	str	r2, [r0, #8]
   165a4:	mov	r0, #1
   165a8:	and	r0, r0, r3, lsr r1
   165ac:	bx	lr
   165b0:	movw	r2, #10232	; 0x27f8
   165b4:	cmp	r0, #0
   165b8:	movt	r2, #4
   165bc:	movne	r2, r0
   165c0:	ldr	r0, [r2, #4]
   165c4:	str	r1, [r2, #4]
   165c8:	bx	lr
   165cc:	movw	r3, #10232	; 0x27f8
   165d0:	cmp	r0, #0
   165d4:	movt	r3, #4
   165d8:	movne	r3, r0
   165dc:	cmp	r1, #0
   165e0:	mov	r0, #10
   165e4:	cmpne	r2, #0
   165e8:	str	r0, [r3]
   165ec:	bne	165fc <ftello64@plt+0x4d70>
   165f0:	push	{fp, lr}
   165f4:	mov	fp, sp
   165f8:	bl	11868 <abort@plt>
   165fc:	str	r1, [r3, #40]	; 0x28
   16600:	str	r2, [r3, #44]	; 0x2c
   16604:	bx	lr
   16608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1660c:	add	fp, sp, #28
   16610:	sub	sp, sp, #20
   16614:	mov	r7, r0
   16618:	ldr	r0, [fp, #8]
   1661c:	movw	r5, #10232	; 0x27f8
   16620:	mov	r8, r3
   16624:	mov	r9, r2
   16628:	mov	sl, r1
   1662c:	movt	r5, #4
   16630:	cmp	r0, #0
   16634:	movne	r5, r0
   16638:	bl	11730 <__errno_location@plt>
   1663c:	mov	r4, r0
   16640:	ldm	r5, {r0, r1}
   16644:	ldr	r2, [r5, #40]	; 0x28
   16648:	ldr	r3, [r5, #44]	; 0x2c
   1664c:	add	r5, r5, #8
   16650:	ldr	r6, [r4]
   16654:	stm	sp, {r0, r1, r5}
   16658:	str	r2, [sp, #12]
   1665c:	str	r3, [sp, #16]
   16660:	mov	r0, r7
   16664:	mov	r1, sl
   16668:	mov	r2, r9
   1666c:	mov	r3, r8
   16670:	bl	16680 <ftello64@plt+0x4df4>
   16674:	str	r6, [r4]
   16678:	sub	sp, fp, #28
   1667c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16684:	add	fp, sp, #28
   16688:	sub	sp, sp, #156	; 0x9c
   1668c:	str	r0, [sp, #76]	; 0x4c
   16690:	ldr	r0, [fp, #12]
   16694:	mov	r6, r1
   16698:	str	r3, [sp, #84]	; 0x54
   1669c:	str	r2, [fp, #-84]	; 0xffffffac
   166a0:	and	r1, r0, #4
   166a4:	str	r1, [sp, #24]
   166a8:	and	r1, r0, #1
   166ac:	str	r1, [sp, #28]
   166b0:	ubfx	r8, r0, #1, #1
   166b4:	bl	11640 <__ctype_get_mb_cur_max@plt>
   166b8:	str	r0, [sp, #32]
   166bc:	ldr	r0, [fp, #24]
   166c0:	ldr	r7, [fp, #8]
   166c4:	mov	r1, #0
   166c8:	mov	r2, #0
   166cc:	mov	r4, #1
   166d0:	str	r1, [sp, #52]	; 0x34
   166d4:	str	r0, [sp, #72]	; 0x48
   166d8:	ldr	r0, [fp, #20]
   166dc:	str	r0, [sp, #68]	; 0x44
   166e0:	mov	r0, #0
   166e4:	str	r0, [sp, #48]	; 0x30
   166e8:	mov	r0, #0
   166ec:	str	r0, [sp, #92]	; 0x5c
   166f0:	mov	r0, #0
   166f4:	str	r0, [fp, #-76]	; 0xffffffb4
   166f8:	mov	r0, #0
   166fc:	cmp	r7, #10
   16700:	bhi	179e8 <ftello64@plt+0x615c>
   16704:	add	r1, pc, #28
   16708:	mov	sl, r6
   1670c:	ldr	r6, [sp, #76]	; 0x4c
   16710:	ldr	ip, [fp, #-84]	; 0xffffffac
   16714:	ldr	lr, [sp, #84]	; 0x54
   16718:	mov	r9, #0
   1671c:	mov	r3, #1
   16720:	mov	r5, #0
   16724:	ldr	pc, [r1, r7, lsl #2]
   16728:	strdeq	r6, [r1], -r8
   1672c:	andeq	r6, r1, r4, lsr r8
   16730:	andeq	r6, r1, r8, lsl #16
   16734:	strdeq	r6, [r1], -r0
   16738:	andeq	r6, r1, r8, lsr #16
   1673c:	andeq	r6, r1, ip, asr r8
   16740:	andeq	r6, r1, r8, lsl r8
   16744:	andeq	r6, r1, r8, ror #20
   16748:	andeq	r6, r1, r4, asr r7
   1674c:	andeq	r6, r1, r4, asr r7
   16750:	strdeq	r6, [r1], -ip
   16754:	mov	r9, r4
   16758:	movw	r4, #5812	; 0x16b4
   1675c:	mov	r5, r8
   16760:	mov	r8, r2
   16764:	mov	r0, #0
   16768:	mov	r2, #5
   1676c:	movt	r4, #3
   16770:	mov	r1, r4
   16774:	bl	115c8 <dcgettext@plt>
   16778:	cmp	r0, r4
   1677c:	str	r0, [sp, #68]	; 0x44
   16780:	bne	16910 <ftello64@plt+0x5084>
   16784:	bl	2ed50 <ftello64@plt+0x1d4c4>
   16788:	ldrb	r1, [r0]
   1678c:	and	r1, r1, #223	; 0xdf
   16790:	cmp	r1, #71	; 0x47
   16794:	beq	168dc <ftello64@plt+0x5050>
   16798:	cmp	r1, #85	; 0x55
   1679c:	bne	168f4 <ftello64@plt+0x5068>
   167a0:	ldrb	r1, [r0, #1]
   167a4:	and	r1, r1, #223	; 0xdf
   167a8:	cmp	r1, #84	; 0x54
   167ac:	bne	168f4 <ftello64@plt+0x5068>
   167b0:	ldrb	r1, [r0, #2]
   167b4:	and	r1, r1, #223	; 0xdf
   167b8:	cmp	r1, #70	; 0x46
   167bc:	bne	168f4 <ftello64@plt+0x5068>
   167c0:	ldrb	r1, [r0, #3]
   167c4:	cmp	r1, #45	; 0x2d
   167c8:	ldrbeq	r1, [r0, #4]
   167cc:	cmpeq	r1, #56	; 0x38
   167d0:	bne	168f4 <ftello64@plt+0x5068>
   167d4:	ldrb	r0, [r0, #5]
   167d8:	cmp	r0, #0
   167dc:	movw	r0, #5814	; 0x16b6
   167e0:	movt	r0, #3
   167e4:	str	r0, [sp, #68]	; 0x44
   167e8:	bne	168f4 <ftello64@plt+0x5068>
   167ec:	b	16910 <ftello64@plt+0x5084>
   167f0:	mov	r0, #1
   167f4:	b	16834 <ftello64@plt+0x4fa8>
   167f8:	mov	r7, #0
   167fc:	mov	r9, #0
   16800:	mov	r3, r0
   16804:	b	168d4 <ftello64@plt+0x5048>
   16808:	tst	r8, #1
   1680c:	bne	16834 <ftello64@plt+0x4fa8>
   16810:	mov	r3, r0
   16814:	b	1688c <ftello64@plt+0x5000>
   16818:	mov	r0, #1
   1681c:	mov	r9, #0
   16820:	mov	r7, #5
   16824:	b	16870 <ftello64@plt+0x4fe4>
   16828:	mov	r3, #1
   1682c:	tst	r8, #1
   16830:	beq	1688c <ftello64@plt+0x5000>
   16834:	mov	r1, #1
   16838:	mov	r9, #0
   1683c:	mov	r7, #2
   16840:	mov	r3, r0
   16844:	mov	r5, #1
   16848:	str	r1, [fp, #-76]	; 0xffffffb4
   1684c:	movw	r1, #7539	; 0x1d73
   16850:	movt	r1, #3
   16854:	str	r1, [sp, #92]	; 0x5c
   16858:	b	16a68 <ftello64@plt+0x51dc>
   1685c:	mov	r7, #5
   16860:	tst	r8, #1
   16864:	beq	168ac <ftello64@plt+0x5020>
   16868:	mov	r0, #1
   1686c:	mov	r9, #0
   16870:	str	r0, [fp, #-76]	; 0xffffffb4
   16874:	movw	r0, #5104	; 0x13f0
   16878:	mov	r3, #1
   1687c:	mov	r5, #1
   16880:	movt	r0, #3
   16884:	str	r0, [sp, #92]	; 0x5c
   16888:	b	16a68 <ftello64@plt+0x51dc>
   1688c:	cmp	sl, #0
   16890:	mov	r9, #1
   16894:	mov	r7, #2
   16898:	movne	r0, #39	; 0x27
   1689c:	strbne	r0, [r6]
   168a0:	movw	r0, #7539	; 0x1d73
   168a4:	movt	r0, #3
   168a8:	b	168c8 <ftello64@plt+0x503c>
   168ac:	cmp	sl, #0
   168b0:	mov	r9, #1
   168b4:	mov	r3, #1
   168b8:	movne	r0, #34	; 0x22
   168bc:	strbne	r0, [r6]
   168c0:	movw	r0, #5104	; 0x13f0
   168c4:	movt	r0, #3
   168c8:	str	r0, [sp, #92]	; 0x5c
   168cc:	mov	r0, #1
   168d0:	str	r0, [fp, #-76]	; 0xffffffb4
   168d4:	mov	r5, #0
   168d8:	b	16a68 <ftello64@plt+0x51dc>
   168dc:	ldrb	r1, [r0, #1]
   168e0:	and	r1, r1, #223	; 0xdf
   168e4:	cmp	r1, #66	; 0x42
   168e8:	ldrbeq	r1, [r0, #2]
   168ec:	cmpeq	r1, #49	; 0x31
   168f0:	beq	17810 <ftello64@plt+0x5f84>
   168f4:	movw	r0, #7539	; 0x1d73
   168f8:	movw	r1, #5104	; 0x13f0
   168fc:	cmp	r7, #9
   16900:	movt	r0, #3
   16904:	movt	r1, #3
   16908:	moveq	r0, r1
   1690c:	str	r0, [sp, #68]	; 0x44
   16910:	movw	r4, #7539	; 0x1d73
   16914:	mov	r0, #0
   16918:	mov	r2, #5
   1691c:	movt	r4, #3
   16920:	mov	r1, r4
   16924:	bl	115c8 <dcgettext@plt>
   16928:	cmp	r0, r4
   1692c:	str	r0, [sp, #72]	; 0x48
   16930:	beq	16940 <ftello64@plt+0x50b4>
   16934:	mov	r4, r9
   16938:	mov	r2, r8
   1693c:	b	169f8 <ftello64@plt+0x516c>
   16940:	bl	2ed50 <ftello64@plt+0x1d4c4>
   16944:	ldrb	r1, [r0]
   16948:	mov	r4, r9
   1694c:	and	r1, r1, #223	; 0xdf
   16950:	cmp	r1, #71	; 0x47
   16954:	beq	169b0 <ftello64@plt+0x5124>
   16958:	cmp	r1, #85	; 0x55
   1695c:	mov	r2, r8
   16960:	bne	169d8 <ftello64@plt+0x514c>
   16964:	ldrb	r1, [r0, #1]
   16968:	and	r1, r1, #223	; 0xdf
   1696c:	cmp	r1, #84	; 0x54
   16970:	bne	169d8 <ftello64@plt+0x514c>
   16974:	ldrb	r1, [r0, #2]
   16978:	and	r1, r1, #223	; 0xdf
   1697c:	cmp	r1, #70	; 0x46
   16980:	ldrbeq	r1, [r0, #3]
   16984:	cmpeq	r1, #45	; 0x2d
   16988:	bne	169d8 <ftello64@plt+0x514c>
   1698c:	ldrb	r1, [r0, #4]
   16990:	cmp	r1, #56	; 0x38
   16994:	ldrbeq	r0, [r0, #5]
   16998:	cmpeq	r0, #0
   1699c:	bne	169d8 <ftello64@plt+0x514c>
   169a0:	movw	r0, #5818	; 0x16ba
   169a4:	movt	r0, #3
   169a8:	str	r0, [sp, #72]	; 0x48
   169ac:	b	169f8 <ftello64@plt+0x516c>
   169b0:	ldrb	r1, [r0, #1]
   169b4:	mov	r2, r8
   169b8:	and	r1, r1, #223	; 0xdf
   169bc:	cmp	r1, #66	; 0x42
   169c0:	bne	169d8 <ftello64@plt+0x514c>
   169c4:	ldrb	r1, [r0, #2]
   169c8:	cmp	r1, #49	; 0x31
   169cc:	ldrbeq	r1, [r0, #3]
   169d0:	cmpeq	r1, #56	; 0x38
   169d4:	beq	17854 <ftello64@plt+0x5fc8>
   169d8:	movw	r0, #7539	; 0x1d73
   169dc:	cmp	r7, #9
   169e0:	movt	r0, #3
   169e4:	mov	r1, r0
   169e8:	movw	r0, #5104	; 0x13f0
   169ec:	movt	r0, #3
   169f0:	moveq	r1, r0
   169f4:	str	r1, [sp, #72]	; 0x48
   169f8:	mov	r8, r5
   169fc:	mov	r9, #0
   16a00:	tst	r8, #1
   16a04:	mov	r5, r8
   16a08:	str	r2, [fp, #-48]	; 0xffffffd0
   16a0c:	bne	16a44 <ftello64@plt+0x51b8>
   16a10:	ldr	r0, [sp, #68]	; 0x44
   16a14:	ldrb	r0, [r0]
   16a18:	cmp	r0, #0
   16a1c:	beq	16a44 <ftello64@plt+0x51b8>
   16a20:	ldr	r1, [sp, #68]	; 0x44
   16a24:	mov	r9, #0
   16a28:	add	r1, r1, #1
   16a2c:	cmp	r9, sl
   16a30:	strbcc	r0, [r6, r9]
   16a34:	ldrb	r0, [r1, r9]
   16a38:	add	r9, r9, #1
   16a3c:	cmp	r0, #0
   16a40:	bne	16a2c <ftello64@plt+0x51a0>
   16a44:	ldr	r8, [sp, #72]	; 0x48
   16a48:	mov	r0, r8
   16a4c:	bl	11718 <strlen@plt>
   16a50:	ldr	ip, [fp, #-84]	; 0xffffffac
   16a54:	ldr	lr, [sp, #84]	; 0x54
   16a58:	ldr	r2, [fp, #-48]	; 0xffffffd0
   16a5c:	str	r0, [fp, #-76]	; 0xffffffb4
   16a60:	str	r8, [sp, #92]	; 0x5c
   16a64:	mov	r3, #1
   16a68:	ldr	r0, [fp, #16]
   16a6c:	str	r7, [fp, #-64]	; 0xffffffc0
   16a70:	str	r5, [fp, #-72]	; 0xffffffb8
   16a74:	str	r3, [sp, #80]	; 0x50
   16a78:	cmp	r0, #0
   16a7c:	movwne	r0, #1
   16a80:	and	r0, r0, r5
   16a84:	str	r0, [fp, #-88]	; 0xffffffa8
   16a88:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16a8c:	cmp	r0, #0
   16a90:	movwne	r0, #1
   16a94:	subs	r7, r7, #2
   16a98:	and	r1, r0, r5
   16a9c:	str	r7, [fp, #-80]	; 0xffffffb0
   16aa0:	and	r1, r3, r1
   16aa4:	str	r1, [sp, #40]	; 0x28
   16aa8:	clz	r1, r7
   16aac:	lsr	r1, r1, #5
   16ab0:	and	r1, r1, r5
   16ab4:	eor	r5, r5, #1
   16ab8:	str	r1, [sp, #36]	; 0x24
   16abc:	mov	r1, r7
   16ac0:	str	r5, [sp, #88]	; 0x58
   16ac4:	mov	r7, #0
   16ac8:	movwne	r1, #1
   16acc:	orr	r5, r1, r5
   16ad0:	and	r1, r1, r3
   16ad4:	and	r0, r0, r1
   16ad8:	str	r5, [sp, #60]	; 0x3c
   16adc:	str	r1, [fp, #-68]	; 0xffffffbc
   16ae0:	str	r0, [fp, #-60]	; 0xffffffc4
   16ae4:	eor	r0, r3, #1
   16ae8:	str	r0, [sp, #44]	; 0x2c
   16aec:	cmn	lr, #1
   16af0:	beq	16b00 <ftello64@plt+0x5274>
   16af4:	cmp	r7, lr
   16af8:	bne	16b0c <ftello64@plt+0x5280>
   16afc:	b	17784 <ftello64@plt+0x5ef8>
   16b00:	ldrb	r0, [ip, r7]
   16b04:	cmp	r0, #0
   16b08:	beq	1778c <ftello64@plt+0x5f00>
   16b0c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16b10:	mov	r8, #0
   16b14:	str	r4, [fp, #-52]	; 0xffffffcc
   16b18:	str	r2, [fp, #-48]	; 0xffffffd0
   16b1c:	cmp	r0, #0
   16b20:	beq	16b54 <ftello64@plt+0x52c8>
   16b24:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16b28:	add	r4, r7, r0
   16b2c:	cmp	r0, #2
   16b30:	bcc	16b4c <ftello64@plt+0x52c0>
   16b34:	cmn	lr, #1
   16b38:	bne	16b4c <ftello64@plt+0x52c0>
   16b3c:	mov	r0, ip
   16b40:	bl	11718 <strlen@plt>
   16b44:	ldr	ip, [fp, #-84]	; 0xffffffac
   16b48:	mov	lr, r0
   16b4c:	cmp	r4, lr
   16b50:	bls	16b6c <ftello64@plt+0x52e0>
   16b54:	mov	r0, #0
   16b58:	str	r0, [fp, #-56]	; 0xffffffc8
   16b5c:	ldrb	r5, [ip, r7]
   16b60:	cmp	r5, #126	; 0x7e
   16b64:	bls	16bbc <ftello64@plt+0x5330>
   16b68:	b	16fc4 <ftello64@plt+0x5738>
   16b6c:	ldr	r1, [sp, #92]	; 0x5c
   16b70:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16b74:	add	r0, ip, r7
   16b78:	mov	r4, lr
   16b7c:	bl	115b0 <memcmp@plt>
   16b80:	ldr	r2, [sp, #88]	; 0x58
   16b84:	cmp	r0, #0
   16b88:	mov	r1, r0
   16b8c:	movwne	r1, #1
   16b90:	orr	r1, r1, r2
   16b94:	tst	r1, #1
   16b98:	beq	17898 <ftello64@plt+0x600c>
   16b9c:	ldr	ip, [fp, #-84]	; 0xffffffac
   16ba0:	clz	r0, r0
   16ba4:	mov	lr, r4
   16ba8:	lsr	r0, r0, #5
   16bac:	str	r0, [fp, #-56]	; 0xffffffc8
   16bb0:	ldrb	r5, [ip, r7]
   16bb4:	cmp	r5, #126	; 0x7e
   16bb8:	bhi	16fc4 <ftello64@plt+0x5738>
   16bbc:	add	r3, pc, #16
   16bc0:	mov	r4, #1
   16bc4:	mov	r2, #110	; 0x6e
   16bc8:	mov	r0, #97	; 0x61
   16bcc:	mov	r1, #0
   16bd0:	ldr	pc, [r3, r5, lsl #2]
   16bd4:	andeq	r6, r1, r4, lsr #29
   16bd8:	andeq	r6, r1, r4, asr #31
   16bdc:	andeq	r6, r1, r4, asr #31
   16be0:	andeq	r6, r1, r4, asr #31
   16be4:	andeq	r6, r1, r4, asr #31
   16be8:	andeq	r6, r1, r4, asr #31
   16bec:	andeq	r6, r1, r4, asr #31
   16bf0:	andeq	r7, r1, r0, lsr #1
   16bf4:	andeq	r6, r1, r4, lsl #29
   16bf8:	andeq	r6, r1, ip, ror #28
   16bfc:	muleq	r1, r0, lr
   16c00:	andeq	r6, r1, r0, lsr #30
   16c04:	andeq	r6, r1, r4, ror #28
   16c08:	andeq	r6, r1, ip, lsl #29
   16c0c:	andeq	r6, r1, r4, asr #31
   16c10:	andeq	r6, r1, r4, asr #31
   16c14:	andeq	r6, r1, r4, asr #31
   16c18:	andeq	r6, r1, r4, asr #31
   16c1c:	andeq	r6, r1, r4, asr #31
   16c20:	andeq	r6, r1, r4, asr #31
   16c24:	andeq	r6, r1, r4, asr #31
   16c28:	andeq	r6, r1, r4, asr #31
   16c2c:	andeq	r6, r1, r4, asr #31
   16c30:	andeq	r6, r1, r4, asr #31
   16c34:	andeq	r6, r1, r4, asr #31
   16c38:	andeq	r6, r1, r4, asr #31
   16c3c:	andeq	r6, r1, r4, asr #31
   16c40:	andeq	r6, r1, r4, asr #31
   16c44:	andeq	r6, r1, r4, asr #31
   16c48:	andeq	r6, r1, r4, asr #31
   16c4c:	andeq	r6, r1, r4, asr #31
   16c50:	andeq	r6, r1, r4, asr #31
   16c54:	andeq	r7, r1, ip, lsl r0
   16c58:	andeq	r7, r1, r0, lsr #32
   16c5c:	andeq	r7, r1, r0, lsr #32
   16c60:	strdeq	r6, [r1], -r0
   16c64:	andeq	r7, r1, r0, lsr #32
   16c68:	ldrdeq	r6, [r1], -r0
   16c6c:	andeq	r7, r1, r0, lsr #32
   16c70:	andeq	r6, r1, r8, lsr #30
   16c74:	andeq	r7, r1, r0, lsr #32
   16c78:	andeq	r7, r1, r0, lsr #32
   16c7c:	andeq	r7, r1, r0, lsr #32
   16c80:	ldrdeq	r6, [r1], -r0
   16c84:	ldrdeq	r6, [r1], -r0
   16c88:	ldrdeq	r6, [r1], -r0
   16c8c:	ldrdeq	r6, [r1], -r0
   16c90:	ldrdeq	r6, [r1], -r0
   16c94:	ldrdeq	r6, [r1], -r0
   16c98:	ldrdeq	r6, [r1], -r0
   16c9c:	ldrdeq	r6, [r1], -r0
   16ca0:	ldrdeq	r6, [r1], -r0
   16ca4:	ldrdeq	r6, [r1], -r0
   16ca8:	ldrdeq	r6, [r1], -r0
   16cac:	ldrdeq	r6, [r1], -r0
   16cb0:	ldrdeq	r6, [r1], -r0
   16cb4:	ldrdeq	r6, [r1], -r0
   16cb8:	ldrdeq	r6, [r1], -r0
   16cbc:	ldrdeq	r6, [r1], -r0
   16cc0:	andeq	r7, r1, r0, lsr #32
   16cc4:	andeq	r7, r1, r0, lsr #32
   16cc8:	andeq	r7, r1, r0, lsr #32
   16ccc:	andeq	r7, r1, r0, lsr #32
   16cd0:	andeq	r6, r1, r4, ror #29
   16cd4:	andeq	r6, r1, r4, asr #31
   16cd8:	ldrdeq	r6, [r1], -r0
   16cdc:	ldrdeq	r6, [r1], -r0
   16ce0:	ldrdeq	r6, [r1], -r0
   16ce4:	ldrdeq	r6, [r1], -r0
   16ce8:	ldrdeq	r6, [r1], -r0
   16cec:	ldrdeq	r6, [r1], -r0
   16cf0:	ldrdeq	r6, [r1], -r0
   16cf4:	ldrdeq	r6, [r1], -r0
   16cf8:	ldrdeq	r6, [r1], -r0
   16cfc:	ldrdeq	r6, [r1], -r0
   16d00:	ldrdeq	r6, [r1], -r0
   16d04:	ldrdeq	r6, [r1], -r0
   16d08:	ldrdeq	r6, [r1], -r0
   16d0c:	ldrdeq	r6, [r1], -r0
   16d10:	ldrdeq	r6, [r1], -r0
   16d14:	ldrdeq	r6, [r1], -r0
   16d18:	ldrdeq	r6, [r1], -r0
   16d1c:	ldrdeq	r6, [r1], -r0
   16d20:	ldrdeq	r6, [r1], -r0
   16d24:	ldrdeq	r6, [r1], -r0
   16d28:	ldrdeq	r6, [r1], -r0
   16d2c:	ldrdeq	r6, [r1], -r0
   16d30:	ldrdeq	r6, [r1], -r0
   16d34:	ldrdeq	r6, [r1], -r0
   16d38:	ldrdeq	r6, [r1], -r0
   16d3c:	ldrdeq	r6, [r1], -r0
   16d40:	andeq	r7, r1, r0, lsr #32
   16d44:	andeq	r6, r1, r0, lsr lr
   16d48:	ldrdeq	r6, [r1], -r0
   16d4c:	andeq	r7, r1, r0, lsr #32
   16d50:	ldrdeq	r6, [r1], -r0
   16d54:	andeq	r7, r1, r0, lsr #32
   16d58:	ldrdeq	r6, [r1], -r0
   16d5c:	ldrdeq	r6, [r1], -r0
   16d60:	ldrdeq	r6, [r1], -r0
   16d64:	ldrdeq	r6, [r1], -r0
   16d68:	ldrdeq	r6, [r1], -r0
   16d6c:	ldrdeq	r6, [r1], -r0
   16d70:	ldrdeq	r6, [r1], -r0
   16d74:	ldrdeq	r6, [r1], -r0
   16d78:	ldrdeq	r6, [r1], -r0
   16d7c:	ldrdeq	r6, [r1], -r0
   16d80:	ldrdeq	r6, [r1], -r0
   16d84:	ldrdeq	r6, [r1], -r0
   16d88:	ldrdeq	r6, [r1], -r0
   16d8c:	ldrdeq	r6, [r1], -r0
   16d90:	ldrdeq	r6, [r1], -r0
   16d94:	ldrdeq	r6, [r1], -r0
   16d98:	ldrdeq	r6, [r1], -r0
   16d9c:	ldrdeq	r6, [r1], -r0
   16da0:	ldrdeq	r6, [r1], -r0
   16da4:	ldrdeq	r6, [r1], -r0
   16da8:	ldrdeq	r6, [r1], -r0
   16dac:	ldrdeq	r6, [r1], -r0
   16db0:	ldrdeq	r6, [r1], -r0
   16db4:	ldrdeq	r6, [r1], -r0
   16db8:	ldrdeq	r6, [r1], -r0
   16dbc:	ldrdeq	r6, [r1], -r0
   16dc0:	andeq	r6, r1, r0, lsl lr
   16dc4:	andeq	r7, r1, r0, lsr #32
   16dc8:	andeq	r6, r1, r0, lsl lr
   16dcc:	strdeq	r6, [r1], -r0
   16dd0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16dd4:	cmp	r0, #0
   16dd8:	beq	170b4 <ftello64@plt+0x5828>
   16ddc:	ldr	r0, [fp, #16]
   16de0:	cmp	r0, #0
   16de4:	mov	r0, r5
   16de8:	bne	170c4 <ftello64@plt+0x5838>
   16dec:	b	170e4 <ftello64@plt+0x5858>
   16df0:	mov	r4, #0
   16df4:	cmp	r7, #0
   16df8:	beq	1701c <ftello64@plt+0x5790>
   16dfc:	mov	r8, #0
   16e00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16e04:	cmp	r0, #0
   16e08:	bne	16ddc <ftello64@plt+0x5550>
   16e0c:	b	170b4 <ftello64@plt+0x5828>
   16e10:	mov	r4, #0
   16e14:	cmn	lr, #1
   16e18:	beq	16ff4 <ftello64@plt+0x5768>
   16e1c:	cmp	r7, #0
   16e20:	bne	16dfc <ftello64@plt+0x5570>
   16e24:	cmp	lr, #1
   16e28:	beq	1701c <ftello64@plt+0x5790>
   16e2c:	b	16dfc <ftello64@plt+0x5570>
   16e30:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16e34:	cmp	r0, #2
   16e38:	bne	1704c <ftello64@plt+0x57c0>
   16e3c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16e40:	tst	r0, #1
   16e44:	bne	178ac <ftello64@plt+0x6020>
   16e48:	mov	r8, #0
   16e4c:	mov	r0, #92	; 0x5c
   16e50:	mov	r4, #0
   16e54:	cmp	r8, #0
   16e58:	beq	1706c <ftello64@plt+0x57e0>
   16e5c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   16e60:	b	17160 <ftello64@plt+0x58d4>
   16e64:	mov	r0, #102	; 0x66
   16e68:	b	170a0 <ftello64@plt+0x5814>
   16e6c:	mov	r2, #116	; 0x74
   16e70:	ldr	r0, [sp, #60]	; 0x3c
   16e74:	tst	r0, #1
   16e78:	mov	r0, r2
   16e7c:	bne	170a0 <ftello64@plt+0x5814>
   16e80:	b	178ac <ftello64@plt+0x6020>
   16e84:	mov	r0, #98	; 0x62
   16e88:	b	170a0 <ftello64@plt+0x5814>
   16e8c:	mov	r2, #114	; 0x72
   16e90:	ldr	r0, [sp, #60]	; 0x3c
   16e94:	tst	r0, #1
   16e98:	mov	r0, r2
   16e9c:	bne	170a0 <ftello64@plt+0x5814>
   16ea0:	b	178ac <ftello64@plt+0x6020>
   16ea4:	ldr	r0, [sp, #80]	; 0x50
   16ea8:	tst	r0, #1
   16eac:	beq	17188 <ftello64@plt+0x58fc>
   16eb0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16eb4:	tst	r0, #1
   16eb8:	bne	179d4 <ftello64@plt+0x6148>
   16ebc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16ec0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   16ec4:	cmp	r0, #2
   16ec8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16ecc:	movwne	r0, #1
   16ed0:	orr	r0, r0, r2
   16ed4:	tst	r0, #1
   16ed8:	beq	17480 <ftello64@plt+0x5bf4>
   16edc:	mov	r0, r9
   16ee0:	b	174b4 <ftello64@plt+0x5c28>
   16ee4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16ee8:	mov	r8, #0
   16eec:	mov	r5, #63	; 0x3f
   16ef0:	cmp	r0, #5
   16ef4:	beq	1733c <ftello64@plt+0x5ab0>
   16ef8:	cmp	r0, #2
   16efc:	bne	173ec <ftello64@plt+0x5b60>
   16f00:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16f04:	tst	r0, #1
   16f08:	bne	178ac <ftello64@plt+0x6020>
   16f0c:	mov	r4, #0
   16f10:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16f14:	cmp	r0, #0
   16f18:	bne	16ddc <ftello64@plt+0x5550>
   16f1c:	b	170b4 <ftello64@plt+0x5828>
   16f20:	mov	r0, #118	; 0x76
   16f24:	b	170a0 <ftello64@plt+0x5814>
   16f28:	mov	r0, #1
   16f2c:	mov	r5, #39	; 0x27
   16f30:	str	r0, [sp, #52]	; 0x34
   16f34:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16f38:	cmp	r0, #2
   16f3c:	bne	16fb0 <ftello64@plt+0x5724>
   16f40:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16f44:	tst	r0, #1
   16f48:	bne	178ac <ftello64@plt+0x6020>
   16f4c:	ldr	r2, [sp, #48]	; 0x30
   16f50:	clz	r1, sl
   16f54:	mov	r8, #0
   16f58:	lsr	r1, r1, #5
   16f5c:	cmp	r2, #0
   16f60:	mov	r0, r2
   16f64:	movwne	r0, #1
   16f68:	orrs	r0, r0, r1
   16f6c:	moveq	r2, sl
   16f70:	moveq	sl, r0
   16f74:	cmp	r9, sl
   16f78:	str	r2, [sp, #48]	; 0x30
   16f7c:	movcc	r0, #39	; 0x27
   16f80:	strbcc	r0, [r6, r9]
   16f84:	add	r0, r9, #1
   16f88:	cmp	r0, sl
   16f8c:	movcc	r1, #92	; 0x5c
   16f90:	strbcc	r1, [r6, r0]
   16f94:	add	r0, r9, #2
   16f98:	add	r9, r9, #3
   16f9c:	cmp	r0, sl
   16fa0:	movcc	r1, #39	; 0x27
   16fa4:	strbcc	r1, [r6, r0]
   16fa8:	mov	r0, #0
   16fac:	str	r0, [fp, #-48]	; 0xffffffd0
   16fb0:	mov	r4, #1
   16fb4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16fb8:	cmp	r0, #0
   16fbc:	bne	16ddc <ftello64@plt+0x5550>
   16fc0:	b	170b4 <ftello64@plt+0x5828>
   16fc4:	ldr	r0, [sp, #32]
   16fc8:	cmp	r0, #1
   16fcc:	bne	171b8 <ftello64@plt+0x592c>
   16fd0:	str	lr, [sp, #84]	; 0x54
   16fd4:	bl	116f4 <__ctype_b_loc@plt>
   16fd8:	ldr	r0, [r0]
   16fdc:	ldr	ip, [fp, #-84]	; 0xffffffac
   16fe0:	mov	r1, #1
   16fe4:	add	r0, r0, r5, lsl #1
   16fe8:	ldrb	r0, [r0, #1]
   16fec:	ubfx	r4, r0, #6, #1
   16ff0:	b	175b0 <ftello64@plt+0x5d24>
   16ff4:	cmp	r7, #0
   16ff8:	ldrbeq	r0, [ip, #1]
   16ffc:	cmpeq	r0, #0
   17000:	beq	1701c <ftello64@plt+0x5790>
   17004:	mvn	lr, #0
   17008:	mov	r8, #0
   1700c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17010:	cmp	r0, #0
   17014:	bne	16ddc <ftello64@plt+0x5550>
   17018:	b	170b4 <ftello64@plt+0x5828>
   1701c:	mov	r1, #1
   17020:	ldr	r0, [fp, #-64]	; 0xffffffc0
   17024:	cmp	r0, #2
   17028:	bne	17038 <ftello64@plt+0x57ac>
   1702c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   17030:	tst	r0, #1
   17034:	bne	178ac <ftello64@plt+0x6020>
   17038:	mov	r4, r1
   1703c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17040:	cmp	r0, #0
   17044:	bne	16ddc <ftello64@plt+0x5550>
   17048:	b	170b4 <ftello64@plt+0x5828>
   1704c:	ldr	r1, [sp, #40]	; 0x28
   17050:	mov	r8, #0
   17054:	mov	r0, #92	; 0x5c
   17058:	cmp	r1, #0
   1705c:	beq	170a0 <ftello64@plt+0x5814>
   17060:	mov	r4, #0
   17064:	cmp	r8, #0
   17068:	bne	16e5c <ftello64@plt+0x55d0>
   1706c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   17070:	tst	r2, #1
   17074:	beq	17160 <ftello64@plt+0x58d4>
   17078:	cmp	r9, sl
   1707c:	movcc	r1, #39	; 0x27
   17080:	strbcc	r1, [r6, r9]
   17084:	add	r1, r9, #1
   17088:	add	r9, r9, #2
   1708c:	cmp	r1, sl
   17090:	movcc	r2, #39	; 0x27
   17094:	strbcc	r2, [r6, r1]
   17098:	mov	r2, #0
   1709c:	b	17160 <ftello64@plt+0x58d4>
   170a0:	ldr	r1, [sp, #80]	; 0x50
   170a4:	mov	r4, #0
   170a8:	mov	r8, #0
   170ac:	tst	r1, #1
   170b0:	bne	170f0 <ftello64@plt+0x5864>
   170b4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   170b8:	cmp	r0, #0
   170bc:	mov	r0, r5
   170c0:	beq	170e4 <ftello64@plt+0x5858>
   170c4:	ldr	r1, [fp, #16]
   170c8:	ubfx	r0, r5, #5, #3
   170cc:	mov	r2, #1
   170d0:	ldr	r0, [r1, r0, lsl #2]
   170d4:	and	r1, r5, #31
   170d8:	tst	r0, r2, lsl r1
   170dc:	mov	r0, r5
   170e0:	bne	170f0 <ftello64@plt+0x5864>
   170e4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   170e8:	cmp	r1, #0
   170ec:	beq	17548 <ftello64@plt+0x5cbc>
   170f0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   170f4:	tst	r1, #1
   170f8:	bne	1788c <ftello64@plt+0x6000>
   170fc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17100:	ldr	r2, [fp, #-48]	; 0xffffffd0
   17104:	cmp	r1, #2
   17108:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1710c:	movwne	r1, #1
   17110:	orr	r1, r1, r2
   17114:	tst	r1, #1
   17118:	bne	17150 <ftello64@plt+0x58c4>
   1711c:	cmp	r9, sl
   17120:	movcc	r1, #39	; 0x27
   17124:	strbcc	r1, [r6, r9]
   17128:	add	r1, r9, #1
   1712c:	cmp	r1, sl
   17130:	movcc	r2, #36	; 0x24
   17134:	strbcc	r2, [r6, r1]
   17138:	add	r1, r9, #2
   1713c:	add	r9, r9, #3
   17140:	cmp	r1, sl
   17144:	movcc	r2, #39	; 0x27
   17148:	strbcc	r2, [r6, r1]
   1714c:	mov	r2, #1
   17150:	cmp	r9, sl
   17154:	movcc	r1, #92	; 0x5c
   17158:	strbcc	r1, [r6, r9]
   1715c:	add	r9, r9, #1
   17160:	cmp	r9, sl
   17164:	add	r7, r7, #1
   17168:	strbcc	r0, [r6, r9]
   1716c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17170:	add	r9, r9, #1
   17174:	and	r0, r0, r4
   17178:	mov	r4, r0
   1717c:	cmn	lr, #1
   17180:	bne	16af4 <ftello64@plt+0x5268>
   17184:	b	16b00 <ftello64@plt+0x5274>
   17188:	ldr	r0, [sp, #28]
   1718c:	mov	r4, #0
   17190:	mov	r8, #0
   17194:	mov	r5, #0
   17198:	cmp	r0, #0
   1719c:	beq	170b4 <ftello64@plt+0x5828>
   171a0:	ldr	r4, [fp, #-52]	; 0xffffffcc
   171a4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   171a8:	add	r7, r7, #1
   171ac:	cmn	lr, #1
   171b0:	bne	16af4 <ftello64@plt+0x5268>
   171b4:	b	16b00 <ftello64@plt+0x5274>
   171b8:	mov	r0, #0
   171bc:	cmn	lr, #1
   171c0:	str	r0, [fp, #-36]	; 0xffffffdc
   171c4:	str	r0, [fp, #-40]	; 0xffffffd8
   171c8:	bne	171dc <ftello64@plt+0x5950>
   171cc:	mov	r0, ip
   171d0:	bl	11718 <strlen@plt>
   171d4:	ldr	ip, [fp, #-84]	; 0xffffffac
   171d8:	mov	lr, r0
   171dc:	ldr	r0, [sp, #36]	; 0x24
   171e0:	str	sl, [sp, #56]	; 0x38
   171e4:	str	lr, [sp, #84]	; 0x54
   171e8:	cmp	r0, #0
   171ec:	beq	17404 <ftello64@plt+0x5b78>
   171f0:	add	r0, ip, r7
   171f4:	mov	r4, #1
   171f8:	mov	r6, #0
   171fc:	sub	sl, fp, #40	; 0x28
   17200:	str	r0, [sp, #20]
   17204:	str	r6, [sp, #64]	; 0x40
   17208:	add	r6, r6, r7
   1720c:	sub	r0, fp, #44	; 0x2c
   17210:	mov	r3, sl
   17214:	add	r1, ip, r6
   17218:	sub	r2, lr, r6
   1721c:	bl	2effc <ftello64@plt+0x1d770>
   17220:	cmn	r0, #2
   17224:	beq	17560 <ftello64@plt+0x5cd4>
   17228:	ldr	sl, [sp, #56]	; 0x38
   1722c:	cmn	r0, #1
   17230:	beq	17554 <ftello64@plt+0x5cc8>
   17234:	cmp	r0, #0
   17238:	beq	17558 <ftello64@plt+0x5ccc>
   1723c:	cmp	r0, #2
   17240:	bcc	17300 <ftello64@plt+0x5a74>
   17244:	ldr	r1, [sp, #64]	; 0x40
   17248:	ldr	r2, [sp, #20]
   1724c:	add	r1, r2, r1
   17250:	mov	r2, #1
   17254:	ldrb	r3, [r1, r2]
   17258:	sub	r3, r3, #91	; 0x5b
   1725c:	cmp	r3, #33	; 0x21
   17260:	bhi	172f4 <ftello64@plt+0x5a68>
   17264:	add	r6, pc, #0
   17268:	ldr	pc, [r6, r3, lsl #2]
   1726c:			; <UNDEFINED> instruction: 0x000178b8
   17270:			; <UNDEFINED> instruction: 0x000178b8
   17274:	strdeq	r7, [r1], -r4
   17278:			; <UNDEFINED> instruction: 0x000178b8
   1727c:	strdeq	r7, [r1], -r4
   17280:			; <UNDEFINED> instruction: 0x000178b8
   17284:	strdeq	r7, [r1], -r4
   17288:	strdeq	r7, [r1], -r4
   1728c:	strdeq	r7, [r1], -r4
   17290:	strdeq	r7, [r1], -r4
   17294:	strdeq	r7, [r1], -r4
   17298:	strdeq	r7, [r1], -r4
   1729c:	strdeq	r7, [r1], -r4
   172a0:	strdeq	r7, [r1], -r4
   172a4:	strdeq	r7, [r1], -r4
   172a8:	strdeq	r7, [r1], -r4
   172ac:	strdeq	r7, [r1], -r4
   172b0:	strdeq	r7, [r1], -r4
   172b4:	strdeq	r7, [r1], -r4
   172b8:	strdeq	r7, [r1], -r4
   172bc:	strdeq	r7, [r1], -r4
   172c0:	strdeq	r7, [r1], -r4
   172c4:	strdeq	r7, [r1], -r4
   172c8:	strdeq	r7, [r1], -r4
   172cc:	strdeq	r7, [r1], -r4
   172d0:	strdeq	r7, [r1], -r4
   172d4:	strdeq	r7, [r1], -r4
   172d8:	strdeq	r7, [r1], -r4
   172dc:	strdeq	r7, [r1], -r4
   172e0:	strdeq	r7, [r1], -r4
   172e4:	strdeq	r7, [r1], -r4
   172e8:	strdeq	r7, [r1], -r4
   172ec:	strdeq	r7, [r1], -r4
   172f0:			; <UNDEFINED> instruction: 0x000178b8
   172f4:	add	r2, r2, #1
   172f8:	cmp	r2, r0
   172fc:	bcc	17254 <ftello64@plt+0x59c8>
   17300:	ldr	r6, [sp, #64]	; 0x40
   17304:	add	r6, r0, r6
   17308:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1730c:	bl	11610 <iswprint@plt>
   17310:	cmp	r0, #0
   17314:	sub	sl, fp, #40	; 0x28
   17318:	movwne	r0, #1
   1731c:	and	r4, r4, r0
   17320:	mov	r0, sl
   17324:	bl	115a4 <mbsinit@plt>
   17328:	ldr	ip, [fp, #-84]	; 0xffffffac
   1732c:	ldr	lr, [sp, #84]	; 0x54
   17330:	cmp	r0, #0
   17334:	beq	17204 <ftello64@plt+0x5978>
   17338:	b	175a4 <ftello64@plt+0x5d18>
   1733c:	ldr	r0, [sp, #24]
   17340:	cmp	r0, #0
   17344:	beq	173ec <ftello64@plt+0x5b60>
   17348:	add	r0, r7, #2
   1734c:	cmp	r0, lr
   17350:	bcs	173ec <ftello64@plt+0x5b60>
   17354:	add	r1, ip, r7
   17358:	ldrb	r1, [r1, #1]
   1735c:	cmp	r1, #63	; 0x3f
   17360:	bne	173ec <ftello64@plt+0x5b60>
   17364:	ldrb	r5, [ip, r0]
   17368:	sub	r1, r5, #33	; 0x21
   1736c:	cmp	r1, #29
   17370:	bhi	173ec <ftello64@plt+0x5b60>
   17374:	movw	r3, #20929	; 0x51c1
   17378:	mov	r2, #1
   1737c:	movt	r3, #14336	; 0x3800
   17380:	tst	r3, r2, lsl r1
   17384:	beq	173ec <ftello64@plt+0x5b60>
   17388:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1738c:	tst	r1, #1
   17390:	bne	179dc <ftello64@plt+0x6150>
   17394:	cmp	r9, sl
   17398:	mov	r7, r0
   1739c:	mov	r4, #0
   173a0:	movcc	r1, #63	; 0x3f
   173a4:	strbcc	r1, [r6, r9]
   173a8:	add	r1, r9, #1
   173ac:	cmp	r1, sl
   173b0:	movcc	r2, #34	; 0x22
   173b4:	strbcc	r2, [r6, r1]
   173b8:	add	r1, r9, #2
   173bc:	cmp	r1, sl
   173c0:	movcc	r2, #34	; 0x22
   173c4:	strbcc	r2, [r6, r1]
   173c8:	add	r1, r9, #3
   173cc:	add	r9, r9, #4
   173d0:	cmp	r1, sl
   173d4:	movcc	r2, #63	; 0x3f
   173d8:	strbcc	r2, [r6, r1]
   173dc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   173e0:	cmp	r0, #0
   173e4:	bne	16ddc <ftello64@plt+0x5550>
   173e8:	b	170b4 <ftello64@plt+0x5828>
   173ec:	mov	r5, #63	; 0x3f
   173f0:	mov	r4, #0
   173f4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   173f8:	cmp	r0, #0
   173fc:	bne	16ddc <ftello64@plt+0x5550>
   17400:	b	170b4 <ftello64@plt+0x5828>
   17404:	mov	r4, #1
   17408:	mov	r6, #0
   1740c:	sub	sl, fp, #40	; 0x28
   17410:	str	r6, [sp, #64]	; 0x40
   17414:	add	r6, r6, r7
   17418:	sub	r0, fp, #44	; 0x2c
   1741c:	mov	r3, sl
   17420:	add	r1, ip, r6
   17424:	sub	r2, lr, r6
   17428:	bl	2effc <ftello64@plt+0x1d770>
   1742c:	cmn	r0, #2
   17430:	beq	17560 <ftello64@plt+0x5cd4>
   17434:	cmn	r0, #1
   17438:	beq	17554 <ftello64@plt+0x5cc8>
   1743c:	ldr	r6, [sp, #64]	; 0x40
   17440:	cmp	r0, #0
   17444:	beq	175a0 <ftello64@plt+0x5d14>
   17448:	add	r6, r0, r6
   1744c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17450:	bl	11610 <iswprint@plt>
   17454:	cmp	r0, #0
   17458:	sub	sl, fp, #40	; 0x28
   1745c:	movwne	r0, #1
   17460:	and	r4, r4, r0
   17464:	mov	r0, sl
   17468:	bl	115a4 <mbsinit@plt>
   1746c:	ldr	ip, [fp, #-84]	; 0xffffffac
   17470:	ldr	lr, [sp, #84]	; 0x54
   17474:	cmp	r0, #0
   17478:	beq	17410 <ftello64@plt+0x5b84>
   1747c:	b	175a4 <ftello64@plt+0x5d18>
   17480:	cmp	r9, sl
   17484:	mov	r2, #1
   17488:	movcc	r0, #39	; 0x27
   1748c:	strbcc	r0, [r6, r9]
   17490:	add	r0, r9, #1
   17494:	cmp	r0, sl
   17498:	movcc	r1, #36	; 0x24
   1749c:	strbcc	r1, [r6, r0]
   174a0:	add	r0, r9, #2
   174a4:	cmp	r0, sl
   174a8:	movcc	r1, #39	; 0x27
   174ac:	strbcc	r1, [r6, r0]
   174b0:	add	r0, r9, #3
   174b4:	cmp	r0, sl
   174b8:	add	r9, r0, #1
   174bc:	str	r2, [fp, #-48]	; 0xffffffd0
   174c0:	movcc	r1, #92	; 0x5c
   174c4:	strbcc	r1, [r6, r0]
   174c8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   174cc:	cmp	r1, #2
   174d0:	beq	17530 <ftello64@plt+0x5ca4>
   174d4:	add	r1, r7, #1
   174d8:	mov	r4, #0
   174dc:	mov	r8, #1
   174e0:	mov	r5, #48	; 0x30
   174e4:	cmp	r1, lr
   174e8:	bcs	16dd0 <ftello64@plt+0x5544>
   174ec:	ldrb	r1, [ip, r1]
   174f0:	sub	r1, r1, #48	; 0x30
   174f4:	uxtb	r1, r1
   174f8:	cmp	r1, #9
   174fc:	bhi	16dd0 <ftello64@plt+0x5544>
   17500:	cmp	r9, sl
   17504:	movcc	r1, #48	; 0x30
   17508:	strbcc	r1, [r6, r9]
   1750c:	add	r1, r0, #2
   17510:	add	r9, r0, #3
   17514:	cmp	r1, sl
   17518:	movcc	r2, #48	; 0x30
   1751c:	strbcc	r2, [r6, r1]
   17520:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17524:	cmp	r0, #0
   17528:	bne	16ddc <ftello64@plt+0x5550>
   1752c:	b	170b4 <ftello64@plt+0x5828>
   17530:	mov	r0, #48	; 0x30
   17534:	mov	r8, #1
   17538:	mov	r4, #0
   1753c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   17540:	cmp	r1, #0
   17544:	bne	170f0 <ftello64@plt+0x5864>
   17548:	cmp	r8, #0
   1754c:	beq	1706c <ftello64@plt+0x57e0>
   17550:	b	16e5c <ftello64@plt+0x55d0>
   17554:	mov	r4, #0
   17558:	ldr	ip, [fp, #-84]	; 0xffffffac
   1755c:	b	17598 <ftello64@plt+0x5d0c>
   17560:	ldr	r1, [sp, #84]	; 0x54
   17564:	ldr	ip, [fp, #-84]	; 0xffffffac
   17568:	mov	r4, #0
   1756c:	cmp	r6, r1
   17570:	bcs	17598 <ftello64@plt+0x5d0c>
   17574:	ldrb	r0, [ip, r6]
   17578:	cmp	r0, #0
   1757c:	beq	17598 <ftello64@plt+0x5d0c>
   17580:	ldr	r0, [sp, #64]	; 0x40
   17584:	add	r0, r0, #1
   17588:	add	r6, r0, r7
   1758c:	str	r0, [sp, #64]	; 0x40
   17590:	cmp	r6, r1
   17594:	bcc	17574 <ftello64@plt+0x5ce8>
   17598:	ldr	r6, [sp, #64]	; 0x40
   1759c:	b	175a4 <ftello64@plt+0x5d18>
   175a0:	ldr	ip, [fp, #-84]	; 0xffffffac
   175a4:	mov	r1, r6
   175a8:	ldr	r6, [sp, #76]	; 0x4c
   175ac:	ldr	sl, [sp, #56]	; 0x38
   175b0:	ldr	r0, [sp, #44]	; 0x2c
   175b4:	cmp	r1, #1
   175b8:	orr	r2, r4, r0
   175bc:	mov	r0, r1
   175c0:	bhi	175e0 <ftello64@plt+0x5d54>
   175c4:	tst	r2, #1
   175c8:	beq	175e0 <ftello64@plt+0x5d54>
   175cc:	ldr	lr, [sp, #84]	; 0x54
   175d0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   175d4:	cmp	r0, #0
   175d8:	bne	16ddc <ftello64@plt+0x5550>
   175dc:	b	170b4 <ftello64@plt+0x5828>
   175e0:	str	r2, [sp, #64]	; 0x40
   175e4:	add	r0, r0, r7
   175e8:	add	r1, r7, #1
   175ec:	ldr	lr, [sp, #84]	; 0x54
   175f0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   175f4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   175f8:	mov	r3, #0
   175fc:	str	r0, [sp, #56]	; 0x38
   17600:	ldr	r0, [sp, #64]	; 0x40
   17604:	tst	r0, #1
   17608:	bne	176f0 <ftello64@plt+0x5e64>
   1760c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   17610:	tst	r0, #1
   17614:	bne	17890 <ftello64@plt+0x6004>
   17618:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1761c:	cmp	r7, #2
   17620:	movwne	r3, #1
   17624:	orr	r3, r3, r2
   17628:	tst	r3, #1
   1762c:	bne	17664 <ftello64@plt+0x5dd8>
   17630:	cmp	r9, sl
   17634:	add	r3, r9, #1
   17638:	movcc	r2, #39	; 0x27
   1763c:	strbcc	r2, [r6, r9]
   17640:	cmp	r3, sl
   17644:	movcc	r2, #36	; 0x24
   17648:	strbcc	r2, [r6, r3]
   1764c:	add	r3, r9, #2
   17650:	add	r9, r9, #3
   17654:	cmp	r3, sl
   17658:	movcc	r2, #39	; 0x27
   1765c:	strbcc	r2, [r6, r3]
   17660:	mov	r2, #1
   17664:	cmp	r9, sl
   17668:	mov	r0, r2
   1766c:	movcc	r3, #92	; 0x5c
   17670:	strbcc	r3, [r6, r9]
   17674:	add	r3, r9, #1
   17678:	cmp	r3, sl
   1767c:	andcc	r7, r5, #192	; 0xc0
   17680:	movcc	r2, #48	; 0x30
   17684:	orrcc	r7, r2, r7, lsr #6
   17688:	strbcc	r7, [r6, r3]
   1768c:	add	r3, r9, #2
   17690:	add	r9, r9, #3
   17694:	cmp	r3, sl
   17698:	lsrcc	r7, r5, #3
   1769c:	movcc	r2, #6
   176a0:	bficc	r7, r2, #3, #29
   176a4:	mov	r2, #6
   176a8:	strbcc	r7, [r6, r3]
   176ac:	bfi	r5, r2, #3, #29
   176b0:	mov	r3, #1
   176b4:	mov	r2, r0
   176b8:	ldr	r0, [sp, #56]	; 0x38
   176bc:	and	r8, r3, #1
   176c0:	cmp	r0, r1
   176c4:	bhi	17724 <ftello64@plt+0x5e98>
   176c8:	b	17764 <ftello64@plt+0x5ed8>
   176cc:	cmp	r9, sl
   176d0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   176d4:	strbcc	r5, [r6, r9]
   176d8:	add	r9, r9, #1
   176dc:	ldrb	r5, [ip, r1]
   176e0:	add	r1, r1, #1
   176e4:	ldr	r0, [sp, #64]	; 0x40
   176e8:	tst	r0, #1
   176ec:	beq	1760c <ftello64@plt+0x5d80>
   176f0:	ldr	r7, [fp, #-56]	; 0xffffffc8
   176f4:	tst	r7, #1
   176f8:	beq	1770c <ftello64@plt+0x5e80>
   176fc:	cmp	r9, sl
   17700:	movcc	r7, #92	; 0x5c
   17704:	strbcc	r7, [r6, r9]
   17708:	add	r9, r9, #1
   1770c:	mov	r7, #0
   17710:	str	r7, [fp, #-56]	; 0xffffffc8
   17714:	ldr	r0, [sp, #56]	; 0x38
   17718:	and	r8, r3, #1
   1771c:	cmp	r0, r1
   17720:	bls	17764 <ftello64@plt+0x5ed8>
   17724:	cmp	r8, #0
   17728:	mvn	r7, r2
   1772c:	movwne	r8, #1
   17730:	orr	r7, r7, r8
   17734:	tst	r7, #1
   17738:	bne	176cc <ftello64@plt+0x5e40>
   1773c:	cmp	r9, sl
   17740:	movcc	r7, #39	; 0x27
   17744:	strbcc	r7, [r6, r9]
   17748:	add	r7, r9, #1
   1774c:	add	r9, r9, #2
   17750:	cmp	r7, sl
   17754:	movcc	r2, #39	; 0x27
   17758:	strbcc	r2, [r6, r7]
   1775c:	mov	r2, #0
   17760:	b	176cc <ftello64@plt+0x5e40>
   17764:	cmp	r8, #0
   17768:	sub	r7, r1, #1
   1776c:	mov	r0, r5
   17770:	str	r2, [fp, #-48]	; 0xffffffd0
   17774:	movwne	r8, #1
   17778:	cmp	r8, #0
   1777c:	beq	1706c <ftello64@plt+0x57e0>
   17780:	b	16e5c <ftello64@plt+0x55d0>
   17784:	mov	lr, r7
   17788:	b	17790 <ftello64@plt+0x5f04>
   1778c:	mvn	lr, #0
   17790:	ldr	r7, [fp, #-64]	; 0xffffffc0
   17794:	ldr	r1, [fp, #-72]	; 0xffffffb8
   17798:	eor	r0, r7, #2
   1779c:	orr	r0, r0, r9
   177a0:	clz	r0, r0
   177a4:	lsr	r0, r0, #5
   177a8:	tst	r1, r0
   177ac:	bne	178ac <ftello64@plt+0x6020>
   177b0:	mov	r0, r1
   177b4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   177b8:	cmp	r7, #2
   177bc:	movwne	r1, #1
   177c0:	orr	r0, r0, r1
   177c4:	tst	r0, #1
   177c8:	ldreq	r0, [sp, #52]	; 0x34
   177cc:	streq	lr, [sp, #84]	; 0x54
   177d0:	eoreq	r0, r0, #1
   177d4:	tsteq	r0, #1
   177d8:	bne	17970 <ftello64@plt+0x60e4>
   177dc:	tst	r4, #1
   177e0:	bne	1792c <ftello64@plt+0x60a0>
   177e4:	ldr	r6, [sp, #48]	; 0x30
   177e8:	mov	r8, #0
   177ec:	cmp	r6, #0
   177f0:	beq	17968 <ftello64@plt+0x60dc>
   177f4:	ldr	r0, [sp, #80]	; 0x50
   177f8:	mov	r1, #0
   177fc:	cmp	sl, #0
   17800:	mov	r4, #0
   17804:	str	r1, [fp, #-72]	; 0xffffffb8
   17808:	beq	166fc <ftello64@plt+0x4e70>
   1780c:	b	17970 <ftello64@plt+0x60e4>
   17810:	ldrb	r1, [r0, #3]
   17814:	cmp	r1, #56	; 0x38
   17818:	ldrbeq	r1, [r0, #4]
   1781c:	cmpeq	r1, #48	; 0x30
   17820:	bne	168f4 <ftello64@plt+0x5068>
   17824:	ldrb	r1, [r0, #5]
   17828:	cmp	r1, #51	; 0x33
   1782c:	ldrbeq	r1, [r0, #6]
   17830:	cmpeq	r1, #48	; 0x30
   17834:	bne	168f4 <ftello64@plt+0x5068>
   17838:	ldrb	r0, [r0, #7]
   1783c:	cmp	r0, #0
   17840:	movw	r0, #5822	; 0x16be
   17844:	movt	r0, #3
   17848:	str	r0, [sp, #68]	; 0x44
   1784c:	bne	168f4 <ftello64@plt+0x5068>
   17850:	b	16910 <ftello64@plt+0x5084>
   17854:	ldrb	r1, [r0, #4]
   17858:	cmp	r1, #48	; 0x30
   1785c:	ldrbeq	r1, [r0, #5]
   17860:	cmpeq	r1, #51	; 0x33
   17864:	bne	169d8 <ftello64@plt+0x514c>
   17868:	ldrb	r1, [r0, #6]
   1786c:	cmp	r1, #48	; 0x30
   17870:	ldrbeq	r0, [r0, #7]
   17874:	cmpeq	r0, #0
   17878:	bne	169d8 <ftello64@plt+0x514c>
   1787c:	movw	r0, #5826	; 0x16c2
   17880:	movt	r0, #3
   17884:	str	r0, [sp, #72]	; 0x48
   17888:	b	169f8 <ftello64@plt+0x516c>
   1788c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   17890:	ldr	r2, [sp, #80]	; 0x50
   17894:	b	178cc <ftello64@plt+0x6040>
   17898:	ldr	ip, [fp, #-84]	; 0xffffffac
   1789c:	mov	r2, #1
   178a0:	mov	lr, r4
   178a4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   178a8:	b	178cc <ftello64@plt+0x6040>
   178ac:	ldr	r2, [sp, #80]	; 0x50
   178b0:	mov	r7, #2
   178b4:	b	178cc <ftello64@plt+0x6040>
   178b8:	ldr	r6, [sp, #76]	; 0x4c
   178bc:	ldr	ip, [fp, #-84]	; 0xffffffac
   178c0:	ldr	lr, [sp, #84]	; 0x54
   178c4:	ldr	r2, [sp, #80]	; 0x50
   178c8:	mov	r7, #2
   178cc:	mov	r0, #0
   178d0:	ldr	r1, [fp, #12]
   178d4:	tst	r2, #1
   178d8:	mov	r2, r7
   178dc:	mov	r3, lr
   178e0:	str	r0, [sp, #8]
   178e4:	ldr	r0, [sp, #68]	; 0x44
   178e8:	movwne	r2, #4
   178ec:	cmp	r7, #2
   178f0:	movne	r2, r7
   178f4:	str	r2, [sp]
   178f8:	mov	r2, ip
   178fc:	bic	r1, r1, #2
   17900:	str	r0, [sp, #12]
   17904:	ldr	r0, [sp, #72]	; 0x48
   17908:	str	r1, [sp, #4]
   1790c:	mov	r1, sl
   17910:	str	r0, [sp, #16]
   17914:	mov	r0, r6
   17918:	bl	16680 <ftello64@plt+0x4df4>
   1791c:	mov	r9, r0
   17920:	mov	r0, r9
   17924:	sub	sp, fp, #28
   17928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1792c:	mov	r0, #5
   17930:	ldr	r1, [sp, #48]	; 0x30
   17934:	ldr	r2, [fp, #-84]	; 0xffffffac
   17938:	ldr	r3, [sp, #84]	; 0x54
   1793c:	str	r0, [sp]
   17940:	ldr	r0, [fp, #12]
   17944:	str	r0, [sp, #4]
   17948:	ldr	r0, [fp, #16]
   1794c:	str	r0, [sp, #8]
   17950:	ldr	r0, [sp, #68]	; 0x44
   17954:	str	r0, [sp, #12]
   17958:	ldr	r0, [sp, #72]	; 0x48
   1795c:	str	r0, [sp, #16]
   17960:	ldr	r0, [sp, #76]	; 0x4c
   17964:	b	17918 <ftello64@plt+0x608c>
   17968:	mov	r0, #0
   1796c:	str	r0, [fp, #-72]	; 0xffffffb8
   17970:	ldr	r1, [sp, #92]	; 0x5c
   17974:	cmp	r1, #0
   17978:	beq	179b8 <ftello64@plt+0x612c>
   1797c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   17980:	ldr	r2, [sp, #76]	; 0x4c
   17984:	tst	r0, #1
   17988:	bne	179bc <ftello64@plt+0x6130>
   1798c:	ldrb	r0, [r1]
   17990:	cmp	r0, #0
   17994:	beq	179bc <ftello64@plt+0x6130>
   17998:	add	r1, r1, #1
   1799c:	cmp	r9, sl
   179a0:	strbcc	r0, [r2, r9]
   179a4:	add	r9, r9, #1
   179a8:	ldrb	r0, [r1], #1
   179ac:	cmp	r0, #0
   179b0:	bne	1799c <ftello64@plt+0x6110>
   179b4:	b	179bc <ftello64@plt+0x6130>
   179b8:	ldr	r2, [sp, #76]	; 0x4c
   179bc:	cmp	r9, sl
   179c0:	movcc	r0, #0
   179c4:	strbcc	r0, [r2, r9]
   179c8:	mov	r0, r9
   179cc:	sub	sp, fp, #28
   179d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   179d4:	mov	r2, #1
   179d8:	b	178a4 <ftello64@plt+0x6018>
   179dc:	ldr	r2, [sp, #80]	; 0x50
   179e0:	mov	r7, #5
   179e4:	b	178cc <ftello64@plt+0x6040>
   179e8:	bl	11868 <abort@plt>
   179ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179f0:	add	fp, sp, #28
   179f4:	sub	sp, sp, #28
   179f8:	movw	r5, #10232	; 0x27f8
   179fc:	cmp	r2, #0
   17a00:	mov	r4, r1
   17a04:	mov	r7, r0
   17a08:	str	r0, [sp, #20]
   17a0c:	movt	r5, #4
   17a10:	movne	r5, r2
   17a14:	bl	11730 <__errno_location@plt>
   17a18:	mov	sl, r0
   17a1c:	ldm	r5, {r0, r1}
   17a20:	ldr	r2, [r5, #40]	; 0x28
   17a24:	ldr	r3, [r5, #44]	; 0x2c
   17a28:	add	r9, r5, #8
   17a2c:	ldr	r6, [sl]
   17a30:	orr	r8, r1, #1
   17a34:	mov	r1, #0
   17a38:	str	r6, [sp, #24]
   17a3c:	stm	sp, {r0, r8, r9}
   17a40:	str	r2, [sp, #12]
   17a44:	str	r3, [sp, #16]
   17a48:	mov	r0, #0
   17a4c:	mov	r2, r7
   17a50:	mov	r3, r4
   17a54:	mov	r6, r4
   17a58:	bl	16680 <ftello64@plt+0x4df4>
   17a5c:	add	r7, r0, #1
   17a60:	mov	r0, r7
   17a64:	bl	2c9b8 <ftello64@plt+0x1b12c>
   17a68:	mov	r4, r0
   17a6c:	ldr	r0, [r5]
   17a70:	ldr	r2, [r5, #44]	; 0x2c
   17a74:	ldr	r1, [r5, #40]	; 0x28
   17a78:	mov	r3, r6
   17a7c:	stm	sp, {r0, r8, r9}
   17a80:	str	r2, [sp, #16]
   17a84:	str	r1, [sp, #12]
   17a88:	mov	r0, r4
   17a8c:	mov	r1, r7
   17a90:	ldr	r2, [sp, #20]
   17a94:	bl	16680 <ftello64@plt+0x4df4>
   17a98:	ldr	r0, [sp, #24]
   17a9c:	str	r0, [sl]
   17aa0:	mov	r0, r4
   17aa4:	sub	sp, fp, #28
   17aa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17aac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ab0:	add	fp, sp, #28
   17ab4:	sub	sp, sp, #36	; 0x24
   17ab8:	movw	r8, #10232	; 0x27f8
   17abc:	cmp	r3, #0
   17ac0:	mov	r4, r2
   17ac4:	str	r2, [sp, #24]
   17ac8:	mov	r5, r1
   17acc:	mov	r6, r0
   17ad0:	str	r0, [sp, #20]
   17ad4:	movt	r8, #4
   17ad8:	movne	r8, r3
   17adc:	bl	11730 <__errno_location@plt>
   17ae0:	str	r0, [sp, #28]
   17ae4:	cmp	r4, #0
   17ae8:	add	sl, r8, #8
   17aec:	ldm	r8, {r3, r9}
   17af0:	ldr	r7, [r0]
   17af4:	ldr	r1, [r8, #40]	; 0x28
   17af8:	ldr	r2, [r8, #44]	; 0x2c
   17afc:	mov	r0, #0
   17b00:	orreq	r9, r9, #1
   17b04:	str	r7, [sp, #32]
   17b08:	mov	r7, r5
   17b0c:	stm	sp, {r3, r9, sl}
   17b10:	str	r1, [sp, #12]
   17b14:	str	r2, [sp, #16]
   17b18:	mov	r1, #0
   17b1c:	mov	r2, r6
   17b20:	mov	r3, r5
   17b24:	bl	16680 <ftello64@plt+0x4df4>
   17b28:	add	r4, r0, #1
   17b2c:	mov	r5, r0
   17b30:	mov	r0, r4
   17b34:	bl	2c9b8 <ftello64@plt+0x1b12c>
   17b38:	mov	r6, r0
   17b3c:	ldr	r0, [r8]
   17b40:	ldr	r2, [r8, #44]	; 0x2c
   17b44:	ldr	r1, [r8, #40]	; 0x28
   17b48:	mov	r3, r7
   17b4c:	stm	sp, {r0, r9, sl}
   17b50:	str	r2, [sp, #16]
   17b54:	str	r1, [sp, #12]
   17b58:	mov	r0, r6
   17b5c:	mov	r1, r4
   17b60:	ldr	r2, [sp, #20]
   17b64:	bl	16680 <ftello64@plt+0x4df4>
   17b68:	ldr	r0, [sp, #24]
   17b6c:	ldr	r1, [sp, #32]
   17b70:	ldr	r2, [sp, #28]
   17b74:	cmp	r0, #0
   17b78:	str	r1, [r2]
   17b7c:	strne	r5, [r0]
   17b80:	mov	r0, r6
   17b84:	sub	sp, fp, #28
   17b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b8c:	push	{r4, r5, r6, r7, fp, lr}
   17b90:	add	fp, sp, #16
   17b94:	movw	r4, #8632	; 0x21b8
   17b98:	movt	r4, #4
   17b9c:	ldrd	r6, [r4]
   17ba0:	cmp	r7, #2
   17ba4:	blt	17bd0 <ftello64@plt+0x6344>
   17ba8:	add	r5, r6, #12
   17bac:	mov	r7, #0
   17bb0:	ldr	r0, [r5, r7, lsl #3]
   17bb4:	bl	15bb8 <ftello64@plt+0x432c>
   17bb8:	ldr	r1, [r4, #4]
   17bbc:	add	r2, r7, #2
   17bc0:	add	r0, r7, #1
   17bc4:	mov	r7, r0
   17bc8:	cmp	r2, r1
   17bcc:	blt	17bb0 <ftello64@plt+0x6324>
   17bd0:	ldr	r0, [r6, #4]
   17bd4:	movw	r5, #10280	; 0x2828
   17bd8:	movt	r5, #4
   17bdc:	cmp	r0, r5
   17be0:	beq	17bf4 <ftello64@plt+0x6368>
   17be4:	bl	15bb8 <ftello64@plt+0x432c>
   17be8:	mov	r0, #256	; 0x100
   17bec:	str	r0, [r4, #8]
   17bf0:	str	r5, [r4, #12]
   17bf4:	add	r5, r4, #8
   17bf8:	cmp	r6, r5
   17bfc:	beq	17c0c <ftello64@plt+0x6380>
   17c00:	mov	r0, r6
   17c04:	bl	15bb8 <ftello64@plt+0x432c>
   17c08:	str	r5, [r4]
   17c0c:	mov	r0, #1
   17c10:	str	r0, [r4, #4]
   17c14:	pop	{r4, r5, r6, r7, fp, pc}
   17c18:	movw	r3, #10232	; 0x27f8
   17c1c:	mvn	r2, #0
   17c20:	movt	r3, #4
   17c24:	b	17c28 <ftello64@plt+0x639c>
   17c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17c2c:	add	fp, sp, #28
   17c30:	sub	sp, sp, #44	; 0x2c
   17c34:	mov	r7, r3
   17c38:	str	r2, [sp, #36]	; 0x24
   17c3c:	str	r1, [sp, #32]
   17c40:	mov	r5, r0
   17c44:	bl	11730 <__errno_location@plt>
   17c48:	cmp	r5, #0
   17c4c:	blt	17db0 <ftello64@plt+0x6524>
   17c50:	cmn	r5, #-2147483647	; 0x80000001
   17c54:	beq	17db0 <ftello64@plt+0x6524>
   17c58:	movw	r8, #8632	; 0x21b8
   17c5c:	mov	r4, r0
   17c60:	movt	r8, #4
   17c64:	ldr	r6, [r8]
   17c68:	ldr	r1, [r8, #4]
   17c6c:	ldr	r0, [r0]
   17c70:	str	r4, [sp, #28]
   17c74:	cmp	r1, r5
   17c78:	str	r0, [sp, #24]
   17c7c:	ble	17c88 <ftello64@plt+0x63fc>
   17c80:	mov	sl, r6
   17c84:	b	17cec <ftello64@plt+0x6460>
   17c88:	mov	r0, #8
   17c8c:	add	r9, r8, #8
   17c90:	add	r2, r5, #1
   17c94:	str	r1, [fp, #-32]	; 0xffffffe0
   17c98:	mvn	r3, #-2147483648	; 0x80000000
   17c9c:	str	r0, [sp]
   17ca0:	subs	r0, r6, r9
   17ca4:	sub	r2, r2, r1
   17ca8:	sub	r1, fp, #32
   17cac:	movne	r0, r6
   17cb0:	bl	2cbb8 <ftello64@plt+0x1b32c>
   17cb4:	str	r0, [r8]
   17cb8:	cmp	r6, r9
   17cbc:	mov	sl, r0
   17cc0:	ldrdeq	r0, [r8, #8]
   17cc4:	stmeq	sl, {r0, r1}
   17cc8:	ldr	r1, [r8, #4]
   17ccc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17cd0:	add	r0, sl, r1, lsl #3
   17cd4:	sub	r1, r2, r1
   17cd8:	lsl	r2, r1, #3
   17cdc:	mov	r1, #0
   17ce0:	bl	1176c <memset@plt>
   17ce4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17ce8:	str	r0, [r8, #4]
   17cec:	mov	r9, sl
   17cf0:	ldr	r6, [r9, r5, lsl #3]!
   17cf4:	ldr	r4, [r9, #4]!
   17cf8:	ldm	r7, {r0, r1}
   17cfc:	ldr	r2, [r7, #40]	; 0x28
   17d00:	ldr	r3, [r7, #44]	; 0x2c
   17d04:	orr	r8, r1, #1
   17d08:	add	r1, r7, #8
   17d0c:	stm	sp, {r0, r8}
   17d10:	add	r0, sp, #8
   17d14:	str	r1, [sp, #20]
   17d18:	stm	r0, {r1, r2, r3}
   17d1c:	mov	r0, r4
   17d20:	mov	r1, r6
   17d24:	ldr	r2, [sp, #32]
   17d28:	ldr	r3, [sp, #36]	; 0x24
   17d2c:	bl	16680 <ftello64@plt+0x4df4>
   17d30:	cmp	r6, r0
   17d34:	bhi	17d98 <ftello64@plt+0x650c>
   17d38:	add	r6, r0, #1
   17d3c:	movw	r0, #10280	; 0x2828
   17d40:	movt	r0, #4
   17d44:	str	r6, [sl, r5, lsl #3]
   17d48:	cmp	r4, r0
   17d4c:	beq	17d58 <ftello64@plt+0x64cc>
   17d50:	mov	r0, r4
   17d54:	bl	15bb8 <ftello64@plt+0x432c>
   17d58:	mov	r0, r6
   17d5c:	bl	2c9b8 <ftello64@plt+0x1b12c>
   17d60:	str	r0, [r9]
   17d64:	mov	r4, r0
   17d68:	add	r3, sp, #8
   17d6c:	ldr	r0, [r7]
   17d70:	ldr	r1, [r7, #40]	; 0x28
   17d74:	ldr	r2, [r7, #44]	; 0x2c
   17d78:	stm	sp, {r0, r8}
   17d7c:	ldr	r0, [sp, #20]
   17d80:	stm	r3, {r0, r1, r2}
   17d84:	mov	r0, r4
   17d88:	mov	r1, r6
   17d8c:	ldr	r2, [sp, #32]
   17d90:	ldr	r3, [sp, #36]	; 0x24
   17d94:	bl	16680 <ftello64@plt+0x4df4>
   17d98:	ldr	r1, [sp, #24]
   17d9c:	ldr	r0, [sp, #28]
   17da0:	str	r1, [r0]
   17da4:	mov	r0, r4
   17da8:	sub	sp, fp, #28
   17dac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17db0:	bl	11868 <abort@plt>
   17db4:	movw	r3, #10232	; 0x27f8
   17db8:	movt	r3, #4
   17dbc:	b	17c28 <ftello64@plt+0x639c>
   17dc0:	movw	r3, #10232	; 0x27f8
   17dc4:	mov	r1, r0
   17dc8:	mov	r0, #0
   17dcc:	mvn	r2, #0
   17dd0:	movt	r3, #4
   17dd4:	b	17c28 <ftello64@plt+0x639c>
   17dd8:	movw	r3, #10232	; 0x27f8
   17ddc:	mov	r2, r1
   17de0:	mov	r1, r0
   17de4:	mov	r0, #0
   17de8:	movt	r3, #4
   17dec:	b	17c28 <ftello64@plt+0x639c>
   17df0:	push	{fp, lr}
   17df4:	mov	fp, sp
   17df8:	sub	sp, sp, #48	; 0x30
   17dfc:	vmov.i32	q8, #0	; 0x00000000
   17e00:	mov	ip, #32
   17e04:	mov	r3, sp
   17e08:	mov	lr, r2
   17e0c:	cmp	r1, #10
   17e10:	add	r2, r3, #16
   17e14:	vst1.64	{d16-d17}, [r3], ip
   17e18:	vst1.64	{d16-d17}, [r3]
   17e1c:	vst1.64	{d16-d17}, [r2]
   17e20:	beq	17e40 <ftello64@plt+0x65b4>
   17e24:	str	r1, [sp]
   17e28:	mov	r3, sp
   17e2c:	mov	r1, lr
   17e30:	mvn	r2, #0
   17e34:	bl	17c28 <ftello64@plt+0x639c>
   17e38:	mov	sp, fp
   17e3c:	pop	{fp, pc}
   17e40:	bl	11868 <abort@plt>
   17e44:	push	{r4, sl, fp, lr}
   17e48:	add	fp, sp, #8
   17e4c:	sub	sp, sp, #48	; 0x30
   17e50:	mov	ip, r3
   17e54:	mov	r3, sp
   17e58:	vmov.i32	q8, #0	; 0x00000000
   17e5c:	mov	lr, #32
   17e60:	cmp	r1, #10
   17e64:	add	r4, r3, #16
   17e68:	vst1.64	{d16-d17}, [r3], lr
   17e6c:	vst1.64	{d16-d17}, [r3]
   17e70:	vst1.64	{d16-d17}, [r4]
   17e74:	beq	17e94 <ftello64@plt+0x6608>
   17e78:	str	r1, [sp]
   17e7c:	mov	r1, r2
   17e80:	mov	r3, sp
   17e84:	mov	r2, ip
   17e88:	bl	17c28 <ftello64@plt+0x639c>
   17e8c:	sub	sp, fp, #8
   17e90:	pop	{r4, sl, fp, pc}
   17e94:	bl	11868 <abort@plt>
   17e98:	push	{fp, lr}
   17e9c:	mov	fp, sp
   17ea0:	sub	sp, sp, #48	; 0x30
   17ea4:	mov	r3, sp
   17ea8:	vmov.i32	q8, #0	; 0x00000000
   17eac:	mov	ip, #32
   17eb0:	cmp	r0, #10
   17eb4:	add	r2, r3, #16
   17eb8:	vst1.64	{d16-d17}, [r3], ip
   17ebc:	vst1.64	{d16-d17}, [r3]
   17ec0:	vst1.64	{d16-d17}, [r2]
   17ec4:	beq	17ee4 <ftello64@plt+0x6658>
   17ec8:	str	r0, [sp]
   17ecc:	mov	r3, sp
   17ed0:	mov	r0, #0
   17ed4:	mvn	r2, #0
   17ed8:	bl	17c28 <ftello64@plt+0x639c>
   17edc:	mov	sp, fp
   17ee0:	pop	{fp, pc}
   17ee4:	bl	11868 <abort@plt>
   17ee8:	push	{fp, lr}
   17eec:	mov	fp, sp
   17ef0:	sub	sp, sp, #48	; 0x30
   17ef4:	mov	r3, sp
   17ef8:	vmov.i32	q8, #0	; 0x00000000
   17efc:	mov	ip, #32
   17f00:	cmp	r0, #10
   17f04:	add	lr, r3, #16
   17f08:	vst1.64	{d16-d17}, [r3], ip
   17f0c:	vst1.64	{d16-d17}, [r3]
   17f10:	vst1.64	{d16-d17}, [lr]
   17f14:	beq	17f30 <ftello64@plt+0x66a4>
   17f18:	str	r0, [sp]
   17f1c:	mov	r3, sp
   17f20:	mov	r0, #0
   17f24:	bl	17c28 <ftello64@plt+0x639c>
   17f28:	mov	sp, fp
   17f2c:	pop	{fp, pc}
   17f30:	bl	11868 <abort@plt>
   17f34:	push	{r4, sl, fp, lr}
   17f38:	add	fp, sp, #8
   17f3c:	sub	sp, sp, #48	; 0x30
   17f40:	mov	lr, r0
   17f44:	movw	r0, #10232	; 0x27f8
   17f48:	mov	r3, #32
   17f4c:	mov	ip, r1
   17f50:	mov	r4, #1
   17f54:	movt	r0, #4
   17f58:	add	r1, r0, #16
   17f5c:	vld1.64	{d16-d17}, [r0], r3
   17f60:	mov	r3, sp
   17f64:	vld1.64	{d18-d19}, [r1]
   17f68:	add	r1, r3, #16
   17f6c:	vld1.64	{d20-d21}, [r0]
   17f70:	add	r0, r3, #32
   17f74:	vst1.64	{d18-d19}, [r1]
   17f78:	mov	r1, r3
   17f7c:	vst1.64	{d20-d21}, [r0]
   17f80:	mov	r0, #28
   17f84:	and	r0, r0, r2, lsr #3
   17f88:	and	r2, r2, #31
   17f8c:	vst1.64	{d16-d17}, [r1], r0
   17f90:	ldr	r0, [r1, #8]
   17f94:	bic	r4, r4, r0, lsr r2
   17f98:	eor	r0, r0, r4, lsl r2
   17f9c:	mov	r2, ip
   17fa0:	str	r0, [r1, #8]
   17fa4:	mov	r0, #0
   17fa8:	mov	r1, lr
   17fac:	bl	17c28 <ftello64@plt+0x639c>
   17fb0:	sub	sp, fp, #8
   17fb4:	pop	{r4, sl, fp, pc}
   17fb8:	push	{fp, lr}
   17fbc:	mov	fp, sp
   17fc0:	sub	sp, sp, #48	; 0x30
   17fc4:	mov	ip, r0
   17fc8:	movw	r0, #10232	; 0x27f8
   17fcc:	mov	r3, #32
   17fd0:	movt	r0, #4
   17fd4:	add	r2, r0, #16
   17fd8:	vld1.64	{d16-d17}, [r0], r3
   17fdc:	mov	r3, sp
   17fe0:	vld1.64	{d18-d19}, [r2]
   17fe4:	add	r2, r3, #16
   17fe8:	vld1.64	{d20-d21}, [r0]
   17fec:	add	r0, r3, #32
   17ff0:	vst1.64	{d18-d19}, [r2]
   17ff4:	mov	r2, r3
   17ff8:	vst1.64	{d20-d21}, [r0]
   17ffc:	mov	r0, #28
   18000:	and	r0, r0, r1, lsr #3
   18004:	and	r1, r1, #31
   18008:	vst1.64	{d16-d17}, [r2], r0
   1800c:	mov	r0, #1
   18010:	ldr	lr, [r2, #8]
   18014:	bic	r0, r0, lr, lsr r1
   18018:	eor	r0, lr, r0, lsl r1
   1801c:	mov	r1, ip
   18020:	str	r0, [r2, #8]
   18024:	mov	r0, #0
   18028:	mvn	r2, #0
   1802c:	bl	17c28 <ftello64@plt+0x639c>
   18030:	mov	sp, fp
   18034:	pop	{fp, pc}
   18038:	push	{fp, lr}
   1803c:	mov	fp, sp
   18040:	sub	sp, sp, #48	; 0x30
   18044:	movw	r2, #10232	; 0x27f8
   18048:	mov	r3, #32
   1804c:	mov	r1, r0
   18050:	movt	r2, #4
   18054:	add	r0, r2, #16
   18058:	vld1.64	{d16-d17}, [r2], r3
   1805c:	mov	r3, sp
   18060:	vld1.64	{d18-d19}, [r0]
   18064:	add	r0, r3, #16
   18068:	vld1.64	{d20-d21}, [r2]
   1806c:	mov	r2, r3
   18070:	vst1.64	{d18-d19}, [r0]
   18074:	add	r0, r3, #32
   18078:	vst1.64	{d20-d21}, [r0]
   1807c:	mov	r0, #12
   18080:	vst1.64	{d16-d17}, [r2], r0
   18084:	ldr	r0, [r2]
   18088:	orr	r0, r0, #67108864	; 0x4000000
   1808c:	str	r0, [r2]
   18090:	mov	r0, #0
   18094:	mvn	r2, #0
   18098:	bl	17c28 <ftello64@plt+0x639c>
   1809c:	mov	sp, fp
   180a0:	pop	{fp, pc}
   180a4:	push	{fp, lr}
   180a8:	mov	fp, sp
   180ac:	sub	sp, sp, #48	; 0x30
   180b0:	mov	ip, r1
   180b4:	mov	r1, r0
   180b8:	movw	r0, #10232	; 0x27f8
   180bc:	mov	r3, #32
   180c0:	movt	r0, #4
   180c4:	add	r2, r0, #16
   180c8:	vld1.64	{d16-d17}, [r0], r3
   180cc:	mov	r3, sp
   180d0:	vld1.64	{d18-d19}, [r2]
   180d4:	add	r2, r3, #16
   180d8:	vld1.64	{d20-d21}, [r0]
   180dc:	add	r0, r3, #32
   180e0:	vst1.64	{d18-d19}, [r2]
   180e4:	mov	r2, r3
   180e8:	vst1.64	{d20-d21}, [r0]
   180ec:	mov	r0, #12
   180f0:	vst1.64	{d16-d17}, [r2], r0
   180f4:	ldr	r0, [r2]
   180f8:	orr	r0, r0, #67108864	; 0x4000000
   180fc:	str	r0, [r2]
   18100:	mov	r0, #0
   18104:	mov	r2, ip
   18108:	bl	17c28 <ftello64@plt+0x639c>
   1810c:	mov	sp, fp
   18110:	pop	{fp, pc}
   18114:	push	{r4, sl, fp, lr}
   18118:	add	fp, sp, #8
   1811c:	sub	sp, sp, #96	; 0x60
   18120:	mov	ip, r2
   18124:	mov	r2, sp
   18128:	vmov.i32	q8, #0	; 0x00000000
   1812c:	mov	r4, #28
   18130:	cmp	r1, #10
   18134:	mov	r3, r2
   18138:	add	lr, r2, #16
   1813c:	vst1.64	{d16-d17}, [r3], r4
   18140:	vst1.64	{d16-d17}, [lr]
   18144:	vst1.32	{d16-d17}, [r3]
   18148:	beq	18198 <ftello64@plt+0x690c>
   1814c:	vld1.64	{d16-d17}, [r2], r4
   18150:	vld1.64	{d18-d19}, [lr]
   18154:	add	r3, sp, #48	; 0x30
   18158:	add	r4, r3, #4
   1815c:	vld1.32	{d20-d21}, [r2]
   18160:	add	r2, r3, #20
   18164:	vst1.32	{d16-d17}, [r4]
   18168:	vst1.32	{d18-d19}, [r2]
   1816c:	add	r2, r3, #32
   18170:	vst1.32	{d20-d21}, [r2]
   18174:	str	r1, [sp, #48]	; 0x30
   18178:	mvn	r2, #0
   1817c:	ldr	r1, [sp, #60]	; 0x3c
   18180:	orr	r1, r1, #67108864	; 0x4000000
   18184:	str	r1, [sp, #60]	; 0x3c
   18188:	mov	r1, ip
   1818c:	bl	17c28 <ftello64@plt+0x639c>
   18190:	sub	sp, fp, #8
   18194:	pop	{r4, sl, fp, pc}
   18198:	bl	11868 <abort@plt>
   1819c:	push	{r4, r5, fp, lr}
   181a0:	add	fp, sp, #8
   181a4:	sub	sp, sp, #48	; 0x30
   181a8:	mov	ip, r3
   181ac:	movw	r3, #10232	; 0x27f8
   181b0:	mov	lr, #32
   181b4:	cmp	r1, #0
   181b8:	mov	r5, sp
   181bc:	movt	r3, #4
   181c0:	cmpne	r2, #0
   181c4:	add	r4, r3, #16
   181c8:	vld1.64	{d16-d17}, [r3], lr
   181cc:	vld1.64	{d18-d19}, [r4]
   181d0:	add	r4, r5, #16
   181d4:	vld1.64	{d20-d21}, [r3]
   181d8:	vst1.64	{d16-d17}, [r5], lr
   181dc:	mov	r3, #10
   181e0:	vst1.64	{d18-d19}, [r4]
   181e4:	vst1.64	{d20-d21}, [r5]
   181e8:	str	r3, [sp]
   181ec:	bne	181f4 <ftello64@plt+0x6968>
   181f0:	bl	11868 <abort@plt>
   181f4:	str	r2, [sp, #44]	; 0x2c
   181f8:	str	r1, [sp, #40]	; 0x28
   181fc:	mov	r3, sp
   18200:	mov	r1, ip
   18204:	mvn	r2, #0
   18208:	bl	17c28 <ftello64@plt+0x639c>
   1820c:	sub	sp, fp, #8
   18210:	pop	{r4, r5, fp, pc}
   18214:	push	{r4, r5, fp, lr}
   18218:	add	fp, sp, #8
   1821c:	sub	sp, sp, #48	; 0x30
   18220:	mov	lr, r3
   18224:	movw	r3, #10232	; 0x27f8
   18228:	mov	ip, #32
   1822c:	cmp	r1, #0
   18230:	mov	r5, sp
   18234:	movt	r3, #4
   18238:	cmpne	r2, #0
   1823c:	add	r4, r3, #16
   18240:	vld1.64	{d16-d17}, [r3], ip
   18244:	vld1.64	{d18-d19}, [r4]
   18248:	add	r4, r5, #16
   1824c:	vld1.64	{d20-d21}, [r3]
   18250:	vst1.64	{d16-d17}, [r5], ip
   18254:	mov	r3, #10
   18258:	vst1.64	{d18-d19}, [r4]
   1825c:	vst1.64	{d20-d21}, [r5]
   18260:	str	r3, [sp]
   18264:	bne	1826c <ftello64@plt+0x69e0>
   18268:	bl	11868 <abort@plt>
   1826c:	ldr	ip, [fp, #8]
   18270:	str	r2, [sp, #44]	; 0x2c
   18274:	str	r1, [sp, #40]	; 0x28
   18278:	mov	r3, sp
   1827c:	mov	r1, lr
   18280:	mov	r2, ip
   18284:	bl	17c28 <ftello64@plt+0x639c>
   18288:	sub	sp, fp, #8
   1828c:	pop	{r4, r5, fp, pc}
   18290:	push	{r4, sl, fp, lr}
   18294:	add	fp, sp, #8
   18298:	sub	sp, sp, #48	; 0x30
   1829c:	mov	ip, r2
   182a0:	movw	r2, #10232	; 0x27f8
   182a4:	mov	lr, #32
   182a8:	cmp	r0, #0
   182ac:	mov	r4, sp
   182b0:	movt	r2, #4
   182b4:	cmpne	r1, #0
   182b8:	add	r3, r2, #16
   182bc:	vld1.64	{d16-d17}, [r2], lr
   182c0:	vld1.64	{d18-d19}, [r3]
   182c4:	add	r3, r4, #16
   182c8:	vld1.64	{d20-d21}, [r2]
   182cc:	vst1.64	{d16-d17}, [r4], lr
   182d0:	mov	r2, #10
   182d4:	vst1.64	{d18-d19}, [r3]
   182d8:	vst1.64	{d20-d21}, [r4]
   182dc:	str	r2, [sp]
   182e0:	bne	182e8 <ftello64@plt+0x6a5c>
   182e4:	bl	11868 <abort@plt>
   182e8:	str	r1, [sp, #44]	; 0x2c
   182ec:	str	r0, [sp, #40]	; 0x28
   182f0:	mov	r3, sp
   182f4:	mov	r0, #0
   182f8:	mov	r1, ip
   182fc:	mvn	r2, #0
   18300:	bl	17c28 <ftello64@plt+0x639c>
   18304:	sub	sp, fp, #8
   18308:	pop	{r4, sl, fp, pc}
   1830c:	push	{r4, r5, fp, lr}
   18310:	add	fp, sp, #8
   18314:	sub	sp, sp, #48	; 0x30
   18318:	mov	lr, r2
   1831c:	movw	r2, #10232	; 0x27f8
   18320:	mov	ip, r3
   18324:	mov	r3, #32
   18328:	cmp	r0, #0
   1832c:	mov	r5, sp
   18330:	movt	r2, #4
   18334:	cmpne	r1, #0
   18338:	add	r4, r2, #16
   1833c:	vld1.64	{d16-d17}, [r2], r3
   18340:	vld1.64	{d18-d19}, [r4]
   18344:	add	r4, r5, #16
   18348:	vld1.64	{d20-d21}, [r2]
   1834c:	vst1.64	{d16-d17}, [r5], r3
   18350:	mov	r2, #10
   18354:	vst1.64	{d18-d19}, [r4]
   18358:	vst1.64	{d20-d21}, [r5]
   1835c:	str	r2, [sp]
   18360:	bne	18368 <ftello64@plt+0x6adc>
   18364:	bl	11868 <abort@plt>
   18368:	str	r1, [sp, #44]	; 0x2c
   1836c:	str	r0, [sp, #40]	; 0x28
   18370:	mov	r3, sp
   18374:	mov	r0, #0
   18378:	mov	r1, lr
   1837c:	mov	r2, ip
   18380:	bl	17c28 <ftello64@plt+0x639c>
   18384:	sub	sp, fp, #8
   18388:	pop	{r4, r5, fp, pc}
   1838c:	movw	r3, #8584	; 0x2188
   18390:	movt	r3, #4
   18394:	b	17c28 <ftello64@plt+0x639c>
   18398:	movw	r3, #8584	; 0x2188
   1839c:	mov	r2, r1
   183a0:	mov	r1, r0
   183a4:	mov	r0, #0
   183a8:	movt	r3, #4
   183ac:	b	17c28 <ftello64@plt+0x639c>
   183b0:	movw	r3, #8584	; 0x2188
   183b4:	mvn	r2, #0
   183b8:	movt	r3, #4
   183bc:	b	17c28 <ftello64@plt+0x639c>
   183c0:	movw	r3, #8584	; 0x2188
   183c4:	mov	r1, r0
   183c8:	mov	r0, #0
   183cc:	mvn	r2, #0
   183d0:	movt	r3, #4
   183d4:	b	17c28 <ftello64@plt+0x639c>
   183d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   183dc:	add	fp, sp, #28
   183e0:	sub	sp, sp, #124	; 0x7c
   183e4:	mov	r8, r2
   183e8:	mov	sl, r1
   183ec:	mov	r4, r0
   183f0:	bl	11790 <fileno@plt>
   183f4:	mov	r1, r0
   183f8:	add	r2, sp, #16
   183fc:	mov	r0, #3
   18400:	bl	1161c <__fxstat64@plt>
   18404:	mov	r9, #8192	; 0x2000
   18408:	cmp	r0, #0
   1840c:	blt	1847c <ftello64@plt+0x6bf0>
   18410:	ldr	r0, [sp, #32]
   18414:	and	r0, r0, #61440	; 0xf000
   18418:	cmp	r0, #32768	; 0x8000
   1841c:	bne	1847c <ftello64@plt+0x6bf0>
   18420:	mov	r0, r4
   18424:	bl	1188c <ftello64@plt>
   18428:	cmp	r1, #0
   1842c:	blt	1847c <ftello64@plt+0x6bf0>
   18430:	ldr	r2, [sp, #64]	; 0x40
   18434:	ldr	r3, [sp, #68]	; 0x44
   18438:	subs	r7, r0, r2
   1843c:	sbcs	r7, r1, r3
   18440:	bge	1847c <ftello64@plt+0x6bf0>
   18444:	subs	r0, r2, r0
   18448:	mvn	r2, #-2147483647	; 0x80000001
   1844c:	sbc	r1, r3, r1
   18450:	subs	r2, r2, r0
   18454:	rscs	r1, r1, #0
   18458:	bge	18478 <ftello64@plt+0x6bec>
   1845c:	bl	11730 <__errno_location@plt>
   18460:	mov	r1, #12
   18464:	mov	r6, #0
   18468:	str	r1, [r0]
   1846c:	mov	r0, r6
   18470:	sub	sp, fp, #28
   18474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18478:	add	r9, r0, #1
   1847c:	mov	r0, r9
   18480:	bl	2e98c <ftello64@plt+0x1d100>
   18484:	mov	r6, #0
   18488:	cmp	r0, #0
   1848c:	beq	18678 <ftello64@plt+0x6dec>
   18490:	mov	r1, #1
   18494:	mov	r2, r9
   18498:	mov	r3, r4
   1849c:	mov	r5, r0
   184a0:	bl	1164c <fread@plt>
   184a4:	cmp	r0, r9
   184a8:	str	r8, [sp, #8]
   184ac:	str	sl, [sp, #12]
   184b0:	bne	18524 <ftello64@plt+0x6c98>
   184b4:	ands	r0, sl, #2
   184b8:	bne	18574 <ftello64@plt+0x6ce8>
   184bc:	mvn	r6, #-2147483648	; 0x80000000
   184c0:	mov	r0, r9
   184c4:	cmn	r0, #-2147483647	; 0x80000001
   184c8:	beq	18634 <ftello64@plt+0x6da8>
   184cc:	eor	r1, r6, r0, lsr #1
   184d0:	mvn	r7, #-2147483648	; 0x80000000
   184d4:	cmp	r0, r1
   184d8:	addcc	r7, r0, r0, lsr #1
   184dc:	mov	r0, r5
   184e0:	mov	r1, r7
   184e4:	bl	2e9bc <ftello64@plt+0x1d130>
   184e8:	cmp	r0, #0
   184ec:	beq	1865c <ftello64@plt+0x6dd0>
   184f0:	sub	r5, r7, r9
   184f4:	mov	sl, r0
   184f8:	add	r0, r0, r9
   184fc:	mov	r1, #1
   18500:	mov	r3, r4
   18504:	mov	r2, r5
   18508:	bl	1164c <fread@plt>
   1850c:	cmp	r0, r5
   18510:	add	r9, r0, r9
   18514:	mov	r5, sl
   18518:	mov	r0, r7
   1851c:	beq	184c4 <ftello64@plt+0x6c38>
   18520:	b	18530 <ftello64@plt+0x6ca4>
   18524:	mov	r7, r9
   18528:	mov	sl, r5
   1852c:	mov	r9, r0
   18530:	mov	r0, r4
   18534:	bl	11568 <ferror@plt>
   18538:	cmp	r0, #0
   1853c:	beq	18600 <ftello64@plt+0x6d74>
   18540:	ldr	r0, [sp, #12]
   18544:	and	r5, r0, #2
   18548:	bl	11730 <__errno_location@plt>
   1854c:	ldr	r4, [r0]
   18550:	mov	r6, #0
   18554:	cmp	r5, #0
   18558:	beq	1856c <ftello64@plt+0x6ce0>
   1855c:	mov	r0, sl
   18560:	mov	r1, r7
   18564:	mvn	r2, #0
   18568:	bl	117f0 <__explicit_bzero_chk@plt>
   1856c:	mov	r5, sl
   18570:	b	18668 <ftello64@plt+0x6ddc>
   18574:	mvn	r8, #-2147483648	; 0x80000000
   18578:	mov	r6, r9
   1857c:	str	r0, [sp, #4]
   18580:	cmn	r6, #-2147483647	; 0x80000001
   18584:	beq	1863c <ftello64@plt+0x6db0>
   18588:	eor	r0, r8, r6, lsr #1
   1858c:	mvn	r7, #-2147483648	; 0x80000000
   18590:	cmp	r6, r0
   18594:	addcc	r7, r6, r6, lsr #1
   18598:	mov	r0, r7
   1859c:	bl	2e98c <ftello64@plt+0x1d100>
   185a0:	cmp	r0, #0
   185a4:	beq	18684 <ftello64@plt+0x6df8>
   185a8:	mov	r1, r5
   185ac:	mov	r2, r6
   185b0:	mov	sl, r0
   185b4:	bl	11580 <memcpy@plt>
   185b8:	mov	r0, r5
   185bc:	mov	r1, r6
   185c0:	mvn	r2, #0
   185c4:	bl	117f0 <__explicit_bzero_chk@plt>
   185c8:	mov	r0, r5
   185cc:	bl	15bb8 <ftello64@plt+0x432c>
   185d0:	sub	r5, r7, r9
   185d4:	add	r0, sl, r9
   185d8:	mov	r1, #1
   185dc:	mov	r3, r4
   185e0:	mov	r2, r5
   185e4:	bl	1164c <fread@plt>
   185e8:	cmp	r0, r5
   185ec:	add	r9, r0, r9
   185f0:	mov	r5, sl
   185f4:	mov	r6, r7
   185f8:	beq	18580 <ftello64@plt+0x6cf4>
   185fc:	b	18530 <ftello64@plt+0x6ca4>
   18600:	sub	r0, r7, #1
   18604:	cmp	r9, r0
   18608:	bcs	186f0 <ftello64@plt+0x6e64>
   1860c:	ldr	r0, [sp, #12]
   18610:	add	r1, r9, #1
   18614:	tst	r0, #2
   18618:	bne	186a4 <ftello64@plt+0x6e18>
   1861c:	mov	r0, sl
   18620:	bl	2e9bc <ftello64@plt+0x1d130>
   18624:	mov	r6, r0
   18628:	cmp	r0, #0
   1862c:	moveq	r6, sl
   18630:	b	186f4 <ftello64@plt+0x6e68>
   18634:	mov	r4, #12
   18638:	b	18664 <ftello64@plt+0x6dd8>
   1863c:	mov	r4, #12
   18640:	mov	sl, r5
   18644:	mvn	r7, #-2147483648	; 0x80000000
   18648:	ldr	r5, [sp, #4]
   1864c:	mov	r6, #0
   18650:	cmp	r5, #0
   18654:	bne	1855c <ftello64@plt+0x6cd0>
   18658:	b	1856c <ftello64@plt+0x6ce0>
   1865c:	bl	11730 <__errno_location@plt>
   18660:	ldr	r4, [r0]
   18664:	mov	r6, #0
   18668:	mov	r0, r5
   1866c:	bl	15bb8 <ftello64@plt+0x432c>
   18670:	bl	11730 <__errno_location@plt>
   18674:	str	r4, [r0]
   18678:	mov	r0, r6
   1867c:	sub	sp, fp, #28
   18680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18684:	bl	11730 <__errno_location@plt>
   18688:	ldr	r4, [r0]
   1868c:	mov	sl, r5
   18690:	ldr	r5, [sp, #4]
   18694:	mov	r6, #0
   18698:	cmp	r5, #0
   1869c:	bne	1855c <ftello64@plt+0x6cd0>
   186a0:	b	1856c <ftello64@plt+0x6ce0>
   186a4:	mov	r0, r1
   186a8:	bl	2e98c <ftello64@plt+0x1d100>
   186ac:	cmp	r0, #0
   186b0:	beq	186e0 <ftello64@plt+0x6e54>
   186b4:	mov	r1, sl
   186b8:	mov	r2, r9
   186bc:	mov	r6, r0
   186c0:	bl	11580 <memcpy@plt>
   186c4:	mov	r0, sl
   186c8:	mov	r1, r7
   186cc:	mvn	r2, #0
   186d0:	bl	117f0 <__explicit_bzero_chk@plt>
   186d4:	mov	r0, sl
   186d8:	bl	15bb8 <ftello64@plt+0x432c>
   186dc:	b	186f4 <ftello64@plt+0x6e68>
   186e0:	add	r0, sl, r9
   186e4:	sub	r1, r7, r9
   186e8:	mvn	r2, #0
   186ec:	bl	117f0 <__explicit_bzero_chk@plt>
   186f0:	mov	r6, sl
   186f4:	ldr	r1, [sp, #8]
   186f8:	mov	r0, #0
   186fc:	strb	r0, [r6, r9]
   18700:	str	r9, [r1]
   18704:	mov	r0, r6
   18708:	sub	sp, fp, #28
   1870c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18710:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18714:	add	fp, sp, #24
   18718:	mov	r6, r1
   1871c:	movw	r1, #5916	; 0x171c
   18720:	mov	r5, r2
   18724:	movw	r2, #5920	; 0x1720
   18728:	movt	r2, #3
   1872c:	movt	r1, #3
   18730:	tst	r6, #1
   18734:	moveq	r1, r2
   18738:	bl	1182c <fopen64@plt>
   1873c:	mov	r4, #0
   18740:	cmp	r0, #0
   18744:	beq	187b8 <ftello64@plt+0x6f2c>
   18748:	mov	r7, r0
   1874c:	ands	r8, r6, #2
   18750:	beq	18768 <ftello64@plt+0x6edc>
   18754:	mov	r0, r7
   18758:	mov	r1, #0
   1875c:	mov	r2, #2
   18760:	mov	r3, #0
   18764:	bl	11760 <setvbuf@plt>
   18768:	mov	r0, r7
   1876c:	mov	r1, r6
   18770:	mov	r2, r5
   18774:	bl	183d8 <ftello64@plt+0x6b4c>
   18778:	mov	r6, r0
   1877c:	mov	r0, r7
   18780:	bl	2eba8 <ftello64@plt+0x1d31c>
   18784:	cmp	r0, #0
   18788:	moveq	r0, r6
   1878c:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   18790:	cmp	r6, #0
   18794:	beq	187b8 <ftello64@plt+0x6f2c>
   18798:	cmp	r8, #0
   1879c:	beq	187b0 <ftello64@plt+0x6f24>
   187a0:	ldr	r1, [r5]
   187a4:	mov	r0, r6
   187a8:	mvn	r2, #0
   187ac:	bl	117f0 <__explicit_bzero_chk@plt>
   187b0:	mov	r0, r6
   187b4:	bl	15bb8 <ftello64@plt+0x432c>
   187b8:	mov	r0, r4
   187bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   187c0:	push	{fp, lr}
   187c4:	mov	fp, sp
   187c8:	mov	lr, r0
   187cc:	movw	r0, #10536	; 0x2928
   187d0:	mov	ip, r1
   187d4:	ldrb	r1, [r2, #28]
   187d8:	movt	r0, #4
   187dc:	ldr	r3, [r0]
   187e0:	mov	r0, #16
   187e4:	and	r1, r1, #111	; 0x6f
   187e8:	and	r0, r0, r3, lsr #21
   187ec:	orr	r0, r1, r0
   187f0:	mov	r1, lr
   187f4:	orr	r0, r0, #128	; 0x80
   187f8:	strb	r0, [r2, #28]
   187fc:	mov	r0, r2
   18800:	mov	r2, ip
   18804:	bl	18840 <ftello64@plt+0x6fb4>
   18808:	cmp	r0, #0
   1880c:	moveq	r0, #0
   18810:	popeq	{fp, pc}
   18814:	movw	r1, #6312	; 0x18a8
   18818:	mov	r2, #5
   1881c:	movt	r1, #3
   18820:	ldr	r0, [r1, r0, lsl #2]
   18824:	movw	r1, #5928	; 0x1728
   18828:	movt	r1, #3
   1882c:	add	r1, r1, r0
   18830:	mov	r0, #0
   18834:	pop	{fp, lr}
   18838:	b	115c8 <dcgettext@plt>
   1883c:	nop	{0}
   18840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18844:	add	fp, sp, #28
   18848:	sub	sp, sp, #140	; 0x8c
   1884c:	mov	r9, r0
   18850:	mov	r0, #0
   18854:	mov	sl, r3
   18858:	mov	r7, r2
   1885c:	mov	r8, r1
   18860:	str	r0, [fp, #-52]	; 0xffffffcc
   18864:	str	r0, [r9, #8]
   18868:	str	r3, [r9, #12]
   1886c:	str	r0, [r9, #24]
   18870:	ldrb	r0, [r9, #28]
   18874:	and	r0, r0, #144	; 0x90
   18878:	strb	r0, [r9, #28]
   1887c:	ldr	r0, [r9, #4]
   18880:	ldr	r6, [r9]
   18884:	cmp	r0, #159	; 0x9f
   18888:	bls	19218 <ftello64@plt+0x798c>
   1888c:	mov	r0, #160	; 0xa0
   18890:	mov	r1, #0
   18894:	mov	r2, #160	; 0xa0
   18898:	str	r0, [r9, #8]
   1889c:	mov	r0, r6
   188a0:	bl	1176c <memset@plt>
   188a4:	mov	r0, #31
   188a8:	str	r0, [r6, #64]	; 0x40
   188ac:	movw	r0, #43689	; 0xaaa9
   188b0:	movt	r0, #2730	; 0xaaa
   188b4:	cmp	r7, r0
   188b8:	bhi	18bd8 <ftello64@plt+0x734c>
   188bc:	add	r0, r7, #1
   188c0:	str	r0, [r6, #4]
   188c4:	str	r0, [sp, #28]
   188c8:	lsl	r0, r0, #3
   188cc:	bl	2e98c <ftello64@plt+0x1d100>
   188d0:	str	r0, [r6]
   188d4:	mov	r0, #1
   188d8:	mov	r4, r0
   188dc:	lsl	r0, r0, #1
   188e0:	cmp	r4, r7
   188e4:	bls	188d8 <ftello64@plt+0x704c>
   188e8:	mov	r0, #12
   188ec:	mov	r1, r4
   188f0:	bl	2e938 <ftello64@plt+0x1d0ac>
   188f4:	str	r0, [r6, #32]
   188f8:	sub	r0, r4, #1
   188fc:	str	r0, [r6, #68]	; 0x44
   18900:	bl	11640 <__ctype_get_mb_cur_max@plt>
   18904:	str	r0, [r6, #92]	; 0x5c
   18908:	mov	r0, #14
   1890c:	bl	11808 <nl_langinfo@plt>
   18910:	ldrb	r1, [r0]
   18914:	orr	r1, r1, #32
   18918:	cmp	r1, #117	; 0x75
   1891c:	bne	18968 <ftello64@plt+0x70dc>
   18920:	ldrb	r1, [r0, #1]
   18924:	orr	r1, r1, #32
   18928:	cmp	r1, #116	; 0x74
   1892c:	bne	18968 <ftello64@plt+0x70dc>
   18930:	ldrb	r1, [r0, #2]
   18934:	orr	r1, r1, #32
   18938:	cmp	r1, #102	; 0x66
   1893c:	bne	18968 <ftello64@plt+0x70dc>
   18940:	ldrb	r1, [r0, #3]!
   18944:	cmp	r1, #45	; 0x2d
   18948:	movw	r1, #5718	; 0x1656
   1894c:	addeq	r0, r0, #1
   18950:	movt	r1, #3
   18954:	bl	11514 <strcmp@plt>
   18958:	cmp	r0, #0
   1895c:	ldrbeq	r0, [r6, #88]	; 0x58
   18960:	orreq	r0, r0, #4
   18964:	strbeq	r0, [r6, #88]	; 0x58
   18968:	ldrb	r0, [r6, #88]	; 0x58
   1896c:	and	r1, r0, #247	; 0xf7
   18970:	strb	r1, [r6, #88]	; 0x58
   18974:	ldr	r1, [r6, #92]	; 0x5c
   18978:	cmp	r1, #2
   1897c:	blt	18bc4 <ftello64@plt+0x7338>
   18980:	tst	r0, #4
   18984:	bne	18bb8 <ftello64@plt+0x732c>
   18988:	mov	r0, #32
   1898c:	mov	r1, #1
   18990:	mov	r5, #1
   18994:	bl	2e938 <ftello64@plt+0x1d0ac>
   18998:	cmp	r0, #0
   1899c:	str	r0, [r6, #60]	; 0x3c
   189a0:	beq	18bd8 <ftello64@plt+0x734c>
   189a4:	mov	r4, #0
   189a8:	mov	r0, r4
   189ac:	bl	11778 <btowc@plt>
   189b0:	cmn	r0, #1
   189b4:	ldrne	r1, [r6, #60]	; 0x3c
   189b8:	ldrne	r2, [r1]
   189bc:	orrne	r2, r2, r5, lsl r4
   189c0:	strne	r2, [r1]
   189c4:	cmp	r4, r0
   189c8:	add	r4, r4, #1
   189cc:	ldrbne	r0, [r6, #88]	; 0x58
   189d0:	orrne	r0, r0, #8
   189d4:	strbne	r0, [r6, #88]	; 0x58
   189d8:	cmp	r4, #32
   189dc:	bne	189a8 <ftello64@plt+0x711c>
   189e0:	mov	r4, #32
   189e4:	mov	r5, #1
   189e8:	mov	r0, r4
   189ec:	bl	11778 <btowc@plt>
   189f0:	cmn	r0, #1
   189f4:	ldrne	r2, [r6, #60]	; 0x3c
   189f8:	subne	r1, r4, #32
   189fc:	ldrne	r3, [r2, #4]
   18a00:	orrne	r1, r3, r5, lsl r1
   18a04:	strne	r1, [r2, #4]
   18a08:	cmp	r0, r4
   18a0c:	sub	r1, r4, #31
   18a10:	ldrbne	r0, [r6, #88]	; 0x58
   18a14:	orrne	r0, r0, #8
   18a18:	strbne	r0, [r6, #88]	; 0x58
   18a1c:	add	r0, r4, #1
   18a20:	cmp	r1, #32
   18a24:	mov	r4, r0
   18a28:	bne	189e8 <ftello64@plt+0x715c>
   18a2c:	mov	r4, #64	; 0x40
   18a30:	mov	r5, #1
   18a34:	mov	r0, r4
   18a38:	bl	11778 <btowc@plt>
   18a3c:	cmn	r0, #1
   18a40:	ldrne	r2, [r6, #60]	; 0x3c
   18a44:	subne	r1, r4, #64	; 0x40
   18a48:	ldrne	r3, [r2, #8]
   18a4c:	orrne	r1, r3, r5, lsl r1
   18a50:	strne	r1, [r2, #8]
   18a54:	cmp	r0, r4
   18a58:	sub	r1, r4, #63	; 0x3f
   18a5c:	ldrbne	r0, [r6, #88]	; 0x58
   18a60:	orrne	r0, r0, #8
   18a64:	strbne	r0, [r6, #88]	; 0x58
   18a68:	add	r0, r4, #1
   18a6c:	cmp	r1, #32
   18a70:	mov	r4, r0
   18a74:	bne	18a34 <ftello64@plt+0x71a8>
   18a78:	mov	r4, #96	; 0x60
   18a7c:	mov	r5, #1
   18a80:	mov	r0, r4
   18a84:	bl	11778 <btowc@plt>
   18a88:	cmn	r0, #1
   18a8c:	ldrne	r2, [r6, #60]	; 0x3c
   18a90:	subne	r1, r4, #96	; 0x60
   18a94:	ldrne	r3, [r2, #12]
   18a98:	orrne	r1, r3, r5, lsl r1
   18a9c:	strne	r1, [r2, #12]
   18aa0:	cmp	r0, r4
   18aa4:	sub	r1, r4, #95	; 0x5f
   18aa8:	ldrbne	r0, [r6, #88]	; 0x58
   18aac:	orrne	r0, r0, #8
   18ab0:	strbne	r0, [r6, #88]	; 0x58
   18ab4:	add	r0, r4, #1
   18ab8:	cmp	r1, #32
   18abc:	mov	r4, r0
   18ac0:	bne	18a80 <ftello64@plt+0x71f4>
   18ac4:	mov	r4, #128	; 0x80
   18ac8:	mov	r5, #1
   18acc:	mov	r0, r4
   18ad0:	bl	11778 <btowc@plt>
   18ad4:	cmn	r0, #1
   18ad8:	ldrne	r1, [r6, #60]	; 0x3c
   18adc:	subne	r0, r4, #128	; 0x80
   18ae0:	ldrne	r2, [r1, #16]
   18ae4:	orrne	r0, r2, r5, lsl r0
   18ae8:	strne	r0, [r1, #16]
   18aec:	sub	r1, r4, #127	; 0x7f
   18af0:	add	r0, r4, #1
   18af4:	cmp	r1, #32
   18af8:	mov	r4, r0
   18afc:	bne	18acc <ftello64@plt+0x7240>
   18b00:	mov	r4, #160	; 0xa0
   18b04:	mov	r5, #1
   18b08:	mov	r0, r4
   18b0c:	bl	11778 <btowc@plt>
   18b10:	cmn	r0, #1
   18b14:	ldrne	r1, [r6, #60]	; 0x3c
   18b18:	subne	r0, r4, #160	; 0xa0
   18b1c:	ldrne	r2, [r1, #20]
   18b20:	orrne	r0, r2, r5, lsl r0
   18b24:	strne	r0, [r1, #20]
   18b28:	sub	r1, r4, #159	; 0x9f
   18b2c:	add	r0, r4, #1
   18b30:	cmp	r1, #32
   18b34:	mov	r4, r0
   18b38:	bne	18b08 <ftello64@plt+0x727c>
   18b3c:	mov	r4, #192	; 0xc0
   18b40:	mov	r5, #1
   18b44:	mov	r0, r4
   18b48:	bl	11778 <btowc@plt>
   18b4c:	cmn	r0, #1
   18b50:	ldrne	r1, [r6, #60]	; 0x3c
   18b54:	subne	r0, r4, #192	; 0xc0
   18b58:	ldrne	r2, [r1, #24]
   18b5c:	orrne	r0, r2, r5, lsl r0
   18b60:	strne	r0, [r1, #24]
   18b64:	sub	r1, r4, #191	; 0xbf
   18b68:	add	r0, r4, #1
   18b6c:	cmp	r1, #32
   18b70:	mov	r4, r0
   18b74:	bne	18b44 <ftello64@plt+0x72b8>
   18b78:	mov	r4, #224	; 0xe0
   18b7c:	mov	r5, #1
   18b80:	mov	r0, r4
   18b84:	bl	11778 <btowc@plt>
   18b88:	cmn	r0, #1
   18b8c:	ldrne	r1, [r6, #60]	; 0x3c
   18b90:	subne	r0, r4, #224	; 0xe0
   18b94:	ldrne	r2, [r1, #28]
   18b98:	orrne	r0, r2, r5, lsl r0
   18b9c:	strne	r0, [r1, #28]
   18ba0:	sub	r1, r4, #223	; 0xdf
   18ba4:	add	r0, r4, #1
   18ba8:	cmp	r1, #32
   18bac:	mov	r4, r0
   18bb0:	bne	18b80 <ftello64@plt+0x72f4>
   18bb4:	b	18bc4 <ftello64@plt+0x7338>
   18bb8:	movw	r0, #6380	; 0x18ec
   18bbc:	movt	r0, #3
   18bc0:	str	r0, [r6, #60]	; 0x3c
   18bc4:	ldr	r0, [r6]
   18bc8:	cmp	r0, #0
   18bcc:	ldrne	r0, [r6, #32]
   18bd0:	cmpne	r0, #0
   18bd4:	bne	18c00 <ftello64@plt+0x7374>
   18bd8:	mov	r4, #12
   18bdc:	mov	r0, r6
   18be0:	str	r4, [fp, #-52]	; 0xffffffcc
   18be4:	bl	1aa8c <ftello64@plt+0x9200>
   18be8:	mov	r0, #0
   18bec:	str	r0, [r9]
   18bf0:	str	r0, [r9, #4]
   18bf4:	mov	r0, r4
   18bf8:	sub	sp, fp, #28
   18bfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c00:	movw	r0, #0
   18c04:	movw	r1, #0
   18c08:	mov	r4, #0
   18c0c:	movt	r0, #0
   18c10:	movt	r1, #0
   18c14:	str	r4, [fp, #-52]	; 0xffffffcc
   18c18:	orrs	r0, r1, r0
   18c1c:	str	r0, [sp, #8]
   18c20:	beq	18c38 <ftello64@plt+0x73ac>
   18c24:	add	r0, r6, #136	; 0x88
   18c28:	mov	r1, #0
   18c2c:	bl	1158c <pthread_mutex_init@plt>
   18c30:	cmp	r0, #0
   18c34:	bne	18bd8 <ftello64@plt+0x734c>
   18c38:	add	r1, sp, #32
   18c3c:	vmov.i32	q8, #0	; 0x00000000
   18c40:	str	r9, [sp, #16]
   18c44:	ldr	r9, [r9, #20]
   18c48:	mov	r5, r8
   18c4c:	add	r0, r1, #64	; 0x40
   18c50:	vst1.32	{d16-d17}, [r0]
   18c54:	add	r0, r1, #52	; 0x34
   18c58:	vst1.32	{d16-d17}, [r0]
   18c5c:	add	r0, r1, #36	; 0x24
   18c60:	vst1.32	{d16-d17}, [r0]
   18c64:	add	r0, r1, #20
   18c68:	vst1.32	{d16-d17}, [r0]
   18c6c:	add	r0, r1, #4
   18c70:	add	r1, r1, #44	; 0x2c
   18c74:	vst1.32	{d16-d17}, [r0]
   18c78:	str	r8, [sp, #32]
   18c7c:	ubfx	r0, sl, #22, #1
   18c80:	str	sl, [sp, #24]
   18c84:	vdup.32	q8, r7
   18c88:	str	r6, [sp, #20]
   18c8c:	strb	r0, [sp, #104]	; 0x68
   18c90:	and	r0, sl, #4194304	; 0x400000
   18c94:	str	r9, [sp, #96]	; 0x60
   18c98:	orrs	sl, r0, r9
   18c9c:	str	r0, [sp, #12]
   18ca0:	movwne	sl, #1
   18ca4:	cmp	r7, #1
   18ca8:	strb	sl, [sp, #107]	; 0x6b
   18cac:	ldr	r0, [r6, #92]	; 0x5c
   18cb0:	str	r0, [sp, #112]	; 0x70
   18cb4:	ldrb	r2, [r6, #88]	; 0x58
   18cb8:	vst1.32	{d16-d17}, [r1]
   18cbc:	ubfx	r1, r2, #3, #1
   18cc0:	strb	r1, [sp, #106]	; 0x6a
   18cc4:	ubfx	r1, r2, #2, #1
   18cc8:	strb	r1, [sp, #105]	; 0x69
   18ccc:	blt	18d40 <ftello64@plt+0x74b4>
   18cd0:	ldr	r6, [sp, #28]
   18cd4:	cmp	r0, #2
   18cd8:	blt	18d00 <ftello64@plt+0x7474>
   18cdc:	mov	r8, #12
   18ce0:	cmn	r6, #-1073741823	; 0xc0000001
   18ce4:	bhi	1920c <ftello64@plt+0x7980>
   18ce8:	lsl	r1, r6, #2
   18cec:	mov	r0, #0
   18cf0:	bl	2e9bc <ftello64@plt+0x1d130>
   18cf4:	cmp	r0, #0
   18cf8:	beq	1920c <ftello64@plt+0x7980>
   18cfc:	str	r0, [sp, #40]	; 0x28
   18d00:	cmp	sl, #0
   18d04:	mov	r4, #0
   18d08:	mov	sl, #0
   18d0c:	beq	18d30 <ftello64@plt+0x74a4>
   18d10:	mov	r0, #0
   18d14:	mov	r1, r6
   18d18:	bl	2e9bc <ftello64@plt+0x1d130>
   18d1c:	cmp	r0, #0
   18d20:	beq	19208 <ftello64@plt+0x797c>
   18d24:	mov	r4, r0
   18d28:	mov	sl, #1
   18d2c:	str	r0, [sp, #36]	; 0x24
   18d30:	ldr	r0, [sp, #20]
   18d34:	str	r6, [sp, #68]	; 0x44
   18d38:	ldr	r0, [r0, #92]	; 0x5c
   18d3c:	b	18d44 <ftello64@plt+0x74b8>
   18d40:	mov	r6, #0
   18d44:	ldr	r1, [sp, #12]
   18d48:	cmp	sl, #0
   18d4c:	moveq	r4, r5
   18d50:	str	r4, [sp, #36]	; 0x24
   18d54:	cmp	r1, #0
   18d58:	beq	18e3c <ftello64@plt+0x75b0>
   18d5c:	cmp	r0, #2
   18d60:	blt	18e54 <ftello64@plt+0x75c8>
   18d64:	add	r0, sp, #32
   18d68:	bl	1dc30 <ftello64@plt+0xc3a4>
   18d6c:	ldr	r9, [sp, #20]
   18d70:	cmp	r0, #0
   18d74:	bne	18e34 <ftello64@plt+0x75a8>
   18d78:	add	sl, sp, #32
   18d7c:	ldr	r0, [sp, #64]	; 0x40
   18d80:	cmp	r0, r7
   18d84:	bge	18f50 <ftello64@plt+0x76c4>
   18d88:	ldr	r0, [r9, #92]	; 0x5c
   18d8c:	ldr	r2, [sp, #60]	; 0x3c
   18d90:	ldr	r1, [sp, #68]	; 0x44
   18d94:	add	r0, r0, r2
   18d98:	cmp	r1, r0
   18d9c:	bgt	18f50 <ftello64@plt+0x76c4>
   18da0:	ldr	r0, [sp, #112]	; 0x70
   18da4:	lsl	r6, r1, #1
   18da8:	cmp	r0, #2
   18dac:	blt	18dfc <ftello64@plt+0x7570>
   18db0:	mov	r8, #12
   18db4:	cmn	r6, #-1073741823	; 0xc0000001
   18db8:	bhi	1920c <ftello64@plt+0x7980>
   18dbc:	ldr	r0, [sp, #40]	; 0x28
   18dc0:	lsl	r4, r1, #3
   18dc4:	mov	r1, r4
   18dc8:	bl	2e9bc <ftello64@plt+0x1d130>
   18dcc:	cmp	r0, #0
   18dd0:	beq	1920c <ftello64@plt+0x7980>
   18dd4:	str	r0, [sp, #40]	; 0x28
   18dd8:	ldr	r0, [sp, #44]	; 0x2c
   18ddc:	cmp	r0, #0
   18de0:	beq	18dfc <ftello64@plt+0x7570>
   18de4:	mov	r1, r4
   18de8:	bl	2e9bc <ftello64@plt+0x1d130>
   18dec:	cmp	r0, #0
   18df0:	beq	1920c <ftello64@plt+0x7980>
   18df4:	ldr	r9, [sp, #20]
   18df8:	str	r0, [sp, #44]	; 0x2c
   18dfc:	ldrb	r0, [sp, #107]	; 0x6b
   18e00:	cmp	r0, #0
   18e04:	beq	18e20 <ftello64@plt+0x7594>
   18e08:	ldr	r0, [sp, #36]	; 0x24
   18e0c:	mov	r1, r6
   18e10:	bl	2e9bc <ftello64@plt+0x1d130>
   18e14:	cmp	r0, #0
   18e18:	beq	19208 <ftello64@plt+0x797c>
   18e1c:	str	r0, [sp, #36]	; 0x24
   18e20:	mov	r0, sl
   18e24:	str	r6, [sp, #68]	; 0x44
   18e28:	bl	1dc30 <ftello64@plt+0xc3a4>
   18e2c:	cmp	r0, #0
   18e30:	beq	18d7c <ftello64@plt+0x74f0>
   18e34:	mov	r8, r0
   18e38:	b	1920c <ftello64@plt+0x7980>
   18e3c:	cmp	r0, #2
   18e40:	blt	18ec0 <ftello64@plt+0x7634>
   18e44:	add	r0, sp, #32
   18e48:	bl	1e2f0 <ftello64@plt+0xca64>
   18e4c:	ldr	r9, [sp, #20]
   18e50:	b	18f50 <ftello64@plt+0x76c4>
   18e54:	cmp	r6, r7
   18e58:	movgt	r6, r7
   18e5c:	cmp	r6, #1
   18e60:	blt	18f2c <ftello64@plt+0x76a0>
   18e64:	mov	r0, #0
   18e68:	mov	r4, #0
   18e6c:	b	18e7c <ftello64@plt+0x75f0>
   18e70:	ldr	r5, [sp, #32]
   18e74:	ldr	r0, [sp, #56]	; 0x38
   18e78:	ldr	r9, [sp, #96]	; 0x60
   18e7c:	add	r0, r5, r0
   18e80:	cmp	r9, #0
   18e84:	ldrb	r5, [r0, r4]
   18e88:	ldrbne	r5, [r9, r5]
   18e8c:	add	r0, r5, #128	; 0x80
   18e90:	lsr	r0, r0, #7
   18e94:	cmp	r0, #2
   18e98:	bhi	18ea8 <ftello64@plt+0x761c>
   18e9c:	bl	116c4 <__ctype_toupper_loc@plt>
   18ea0:	ldr	r0, [r0]
   18ea4:	ldr	r5, [r0, r5, lsl #2]
   18ea8:	ldr	r0, [sp, #36]	; 0x24
   18eac:	strb	r5, [r0, r4]
   18eb0:	add	r4, r4, #1
   18eb4:	cmp	r4, r6
   18eb8:	blt	18e70 <ftello64@plt+0x75e4>
   18ebc:	b	18f30 <ftello64@plt+0x76a4>
   18ec0:	cmp	r9, #0
   18ec4:	beq	18f30 <ftello64@plt+0x76a4>
   18ec8:	cmp	r6, r7
   18ecc:	movgt	r6, r7
   18ed0:	cmp	r6, #1
   18ed4:	blt	18f40 <ftello64@plt+0x76b4>
   18ed8:	ldrb	r0, [r5]
   18edc:	cmp	r6, #1
   18ee0:	ldrb	r0, [r9, r0]
   18ee4:	ldr	r9, [sp, #20]
   18ee8:	strb	r0, [r4]
   18eec:	mov	r0, #1
   18ef0:	beq	18f48 <ftello64@plt+0x76bc>
   18ef4:	mov	r0, #1
   18ef8:	ldr	r1, [sp, #32]
   18efc:	ldr	r3, [sp, #56]	; 0x38
   18f00:	ldr	r7, [sp, #96]	; 0x60
   18f04:	ldr	r2, [sp, #36]	; 0x24
   18f08:	add	r1, r1, r3
   18f0c:	ldrb	r1, [r1, r0]
   18f10:	ldrb	r1, [r7, r1]
   18f14:	strb	r1, [r2, r0]
   18f18:	add	r0, r0, #1
   18f1c:	cmp	r0, r6
   18f20:	blt	18ef8 <ftello64@plt+0x766c>
   18f24:	mov	r0, r6
   18f28:	b	18f48 <ftello64@plt+0x76bc>
   18f2c:	mov	r6, #0
   18f30:	ldr	r9, [sp, #20]
   18f34:	str	r6, [sp, #64]	; 0x40
   18f38:	str	r6, [sp, #60]	; 0x3c
   18f3c:	b	18f50 <ftello64@plt+0x76c4>
   18f40:	ldr	r9, [sp, #20]
   18f44:	mov	r0, #0
   18f48:	str	r0, [sp, #64]	; 0x40
   18f4c:	str	r0, [sp, #60]	; 0x3c
   18f50:	ldr	sl, [sp, #16]
   18f54:	mov	r5, #0
   18f58:	ldr	r4, [sp, #24]
   18f5c:	sub	r8, fp, #48	; 0x30
   18f60:	add	r6, sp, #32
   18f64:	str	r5, [fp, #-52]	; 0xffffffcc
   18f68:	mov	r0, r8
   18f6c:	mov	r1, r6
   18f70:	str	r5, [sl, #24]
   18f74:	orr	r2, r4, #8388608	; 0x800000
   18f78:	ldr	r7, [sl]
   18f7c:	str	r4, [r7, #128]	; 0x80
   18f80:	bl	1e868 <ftello64@plt+0xcfdc>
   18f84:	ldr	r1, [sp, #72]	; 0x48
   18f88:	mov	r2, r8
   18f8c:	mov	r3, r4
   18f90:	str	r5, [sp]
   18f94:	add	r0, r1, r0
   18f98:	mov	r1, sl
   18f9c:	str	r0, [sp, #72]	; 0x48
   18fa0:	sub	r0, fp, #52	; 0x34
   18fa4:	str	r0, [sp, #4]
   18fa8:	mov	r0, r6
   18fac:	bl	1e4e0 <ftello64@plt+0xcc54>
   18fb0:	mov	r4, r0
   18fb4:	cmp	r0, #0
   18fb8:	bne	18fc8 <ftello64@plt+0x773c>
   18fbc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18fc0:	cmp	r0, #0
   18fc4:	bne	192a4 <ftello64@plt+0x7a18>
   18fc8:	ldr	r1, [r7, #64]	; 0x40
   18fcc:	cmp	r1, #31
   18fd0:	beq	1923c <ftello64@plt+0x79b0>
   18fd4:	ldr	r0, [r7, #56]	; 0x38
   18fd8:	add	r2, r1, #1
   18fdc:	add	r0, r0, r1, lsl #5
   18fe0:	mov	r1, #0
   18fe4:	vmov.i32	q8, #0	; 0x00000000
   18fe8:	str	r2, [r7, #64]	; 0x40
   18fec:	add	r6, r0, #4
   18ff0:	mov	r2, #2
   18ff4:	str	r1, [r0, #20]
   18ff8:	str	r1, [r0, #24]
   18ffc:	str	r2, [r0, #28]
   19000:	mov	r0, #28
   19004:	mov	r1, r6
   19008:	vst1.32	{d16-d17}, [r1], r0
   1900c:	mvn	r0, #0
   19010:	str	r0, [r1]
   19014:	cmp	r4, #0
   19018:	mov	r0, r6
   1901c:	beq	19070 <ftello64@plt+0x77e4>
   19020:	ldr	r1, [r7, #64]	; 0x40
   19024:	cmp	r1, #31
   19028:	beq	19274 <ftello64@plt+0x79e8>
   1902c:	ldr	r0, [r7, #56]	; 0x38
   19030:	add	r2, r1, #1
   19034:	add	r0, r0, r1, lsl #5
   19038:	mov	r1, #0
   1903c:	mvn	r3, #0
   19040:	cmp	r6, #0
   19044:	str	r2, [r7, #64]	; 0x40
   19048:	str	r1, [r0, #4]!
   1904c:	mov	r2, #16
   19050:	add	ip, r0, #20
   19054:	stmib	r0, {r4, r6}
   19058:	str	r1, [r0, #12]
   1905c:	str	r1, [r0, #16]
   19060:	stm	ip, {r1, r2, r3}
   19064:	str	r0, [r4]
   19068:	beq	1929c <ftello64@plt+0x7a10>
   1906c:	str	r0, [r6]
   19070:	cmp	r6, #0
   19074:	cmpne	r0, #0
   19078:	beq	1929c <ftello64@plt+0x7a10>
   1907c:	str	r0, [r9, #52]	; 0x34
   19080:	ldr	r8, [sl]
   19084:	ldr	r0, [r8, #4]
   19088:	lsl	r0, r0, #2
   1908c:	bl	2e98c <ftello64@plt+0x1d100>
   19090:	str	r0, [r8, #12]
   19094:	ldr	r0, [r8, #4]
   19098:	lsl	r0, r0, #2
   1909c:	bl	2e98c <ftello64@plt+0x1d100>
   190a0:	str	r0, [r8, #16]
   190a4:	ldr	r0, [r8, #4]
   190a8:	add	r0, r0, r0, lsl #1
   190ac:	lsl	r0, r0, #2
   190b0:	bl	2e98c <ftello64@plt+0x1d100>
   190b4:	str	r0, [r8, #20]
   190b8:	ldr	r0, [r8, #4]
   190bc:	add	r0, r0, r0, lsl #1
   190c0:	lsl	r0, r0, #2
   190c4:	bl	2e98c <ftello64@plt+0x1d100>
   190c8:	str	r0, [r8, #24]
   190cc:	ldr	r1, [r8, #12]
   190d0:	cmp	r1, #0
   190d4:	ldrne	r1, [r8, #16]
   190d8:	cmpne	r1, #0
   190dc:	beq	190f0 <ftello64@plt+0x7864>
   190e0:	cmp	r0, #0
   190e4:	ldrne	r0, [r8, #20]
   190e8:	cmpne	r0, #0
   190ec:	bne	1919c <ftello64@plt+0x7910>
   190f0:	mov	r0, #12
   190f4:	str	r0, [fp, #-52]	; 0xffffffcc
   190f8:	ldr	r9, [sp, #20]
   190fc:	ldr	r4, [sl]
   19100:	ldr	r0, [r4, #56]	; 0x38
   19104:	cmp	r0, #0
   19108:	beq	19120 <ftello64@plt+0x7894>
   1910c:	ldr	r5, [r0]
   19110:	bl	15bb8 <ftello64@plt+0x432c>
   19114:	cmp	r5, #0
   19118:	mov	r0, r5
   1911c:	bne	1910c <ftello64@plt+0x7880>
   19120:	mov	r0, #31
   19124:	mov	r5, #0
   19128:	str	r0, [r4, #64]	; 0x40
   1912c:	str	r5, [r4, #52]	; 0x34
   19130:	str	r5, [r4, #56]	; 0x38
   19134:	ldr	r0, [r4, #16]
   19138:	bl	15bb8 <ftello64@plt+0x432c>
   1913c:	str	r5, [r4, #16]
   19140:	ldr	r0, [sp, #40]	; 0x28
   19144:	bl	15bb8 <ftello64@plt+0x432c>
   19148:	ldr	r0, [sp, #44]	; 0x2c
   1914c:	bl	15bb8 <ftello64@plt+0x432c>
   19150:	ldrb	r0, [sp, #107]	; 0x6b
   19154:	cmp	r0, #0
   19158:	beq	19164 <ftello64@plt+0x78d8>
   1915c:	ldr	r0, [sp, #36]	; 0x24
   19160:	bl	15bb8 <ftello64@plt+0x432c>
   19164:	ldr	r0, [sp, #8]
   19168:	cmp	r0, #0
   1916c:	beq	19178 <ftello64@plt+0x78ec>
   19170:	add	r0, r9, #136	; 0x88
   19174:	bl	11520 <pthread_mutex_destroy@plt>
   19178:	mov	r0, r9
   1917c:	bl	1aa8c <ftello64@plt+0x9200>
   19180:	mov	r0, #0
   19184:	str	r0, [sl]
   19188:	str	r0, [sl, #4]
   1918c:	ldr	r4, [fp, #-52]	; 0xffffffcc
   19190:	mov	r0, r4
   19194:	sub	sp, fp, #28
   19198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1919c:	ldr	r0, [sl, #24]
   191a0:	lsl	r0, r0, #2
   191a4:	bl	2e98c <ftello64@plt+0x1d100>
   191a8:	cmp	r0, #0
   191ac:	str	r0, [r8, #132]	; 0x84
   191b0:	str	r8, [sp, #28]
   191b4:	beq	19200 <ftello64@plt+0x7974>
   191b8:	ldr	r1, [sl, #24]
   191bc:	cmp	r1, #0
   191c0:	beq	192e4 <ftello64@plt+0x7a58>
   191c4:	mov	r2, #0
   191c8:	cmp	r1, #4
   191cc:	bcc	192d4 <ftello64@plt+0x7a48>
   191d0:	add	r3, pc, #984	; 0x3d8
   191d4:	bic	r2, r1, #3
   191d8:	vmov.i32	q8, #4	; 0x00000004
   191dc:	mov	r7, r0
   191e0:	vld1.64	{d18-d19}, [r3 :128]
   191e4:	mov	r3, r2
   191e8:	vadd.i32	q10, q9, q8
   191ec:	vst1.32	{d18-d19}, [r7]!
   191f0:	subs	r3, r3, #4
   191f4:	vorr	q9, q10, q10
   191f8:	bne	191e8 <ftello64@plt+0x795c>
   191fc:	b	192dc <ftello64@plt+0x7a50>
   19200:	add	r8, r8, #52	; 0x34
   19204:	b	194c4 <ftello64@plt+0x7c38>
   19208:	mov	r8, #12
   1920c:	ldr	sl, [sp, #16]
   19210:	str	r8, [fp, #-52]	; 0xffffffcc
   19214:	b	190f8 <ftello64@plt+0x786c>
   19218:	mov	r0, r6
   1921c:	mov	r1, #160	; 0xa0
   19220:	mov	r4, #160	; 0xa0
   19224:	bl	2e9bc <ftello64@plt+0x1d130>
   19228:	cmp	r0, #0
   1922c:	beq	19264 <ftello64@plt+0x79d8>
   19230:	mov	r6, r0
   19234:	stm	r9, {r0, r4}
   19238:	b	1888c <ftello64@plt+0x7000>
   1923c:	mov	r0, #996	; 0x3e4
   19240:	bl	2e98c <ftello64@plt+0x1d100>
   19244:	cmp	r0, #0
   19248:	beq	192c0 <ftello64@plt+0x7a34>
   1924c:	ldr	r1, [r7, #56]	; 0x38
   19250:	str	r1, [r0]
   19254:	mov	r1, #0
   19258:	str	r1, [r7, #64]	; 0x40
   1925c:	str	r0, [r7, #56]	; 0x38
   19260:	b	18fd8 <ftello64@plt+0x774c>
   19264:	mov	r4, #12
   19268:	mov	r0, r4
   1926c:	sub	sp, fp, #28
   19270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19274:	mov	r0, #996	; 0x3e4
   19278:	bl	2e98c <ftello64@plt+0x1d100>
   1927c:	cmp	r0, #0
   19280:	beq	1929c <ftello64@plt+0x7a10>
   19284:	ldr	r1, [r7, #56]	; 0x38
   19288:	str	r1, [r0]
   1928c:	mov	r1, #0
   19290:	str	r1, [r7, #64]	; 0x40
   19294:	str	r0, [r7, #56]	; 0x38
   19298:	b	19030 <ftello64@plt+0x77a4>
   1929c:	mov	r0, #12
   192a0:	str	r0, [fp, #-52]	; 0xffffffcc
   192a4:	mov	r0, #0
   192a8:	str	r0, [r9, #52]	; 0x34
   192ac:	ldr	r4, [sl]
   192b0:	ldr	r0, [r4, #56]	; 0x38
   192b4:	cmp	r0, #0
   192b8:	bne	1910c <ftello64@plt+0x7880>
   192bc:	b	19120 <ftello64@plt+0x7894>
   192c0:	mov	r6, #0
   192c4:	cmp	r4, #0
   192c8:	mov	r0, r6
   192cc:	bne	19020 <ftello64@plt+0x7794>
   192d0:	b	19070 <ftello64@plt+0x77e4>
   192d4:	str	r2, [r0, r2, lsl #2]
   192d8:	add	r2, r2, #1
   192dc:	cmp	r1, r2
   192e0:	bne	192d4 <ftello64@plt+0x7a48>
   192e4:	ldr	r2, [r8, #52]!	; 0x34
   192e8:	ldrb	r1, [r2, #24]
   192ec:	cmp	r1, #17
   192f0:	beq	19320 <ftello64@plt+0x7a94>
   192f4:	cmp	r1, #4
   192f8:	bne	19374 <ftello64@plt+0x7ae8>
   192fc:	ldr	r1, [r2, #20]
   19300:	ldr	r7, [sp, #28]
   19304:	mov	r3, #1
   19308:	ldr	r0, [r0, r1, lsl #2]
   1930c:	str	r0, [r2, #20]
   19310:	ldr	r1, [r7, #80]	; 0x50
   19314:	orr	r0, r1, r3, lsl r0
   19318:	str	r0, [r7, #80]	; 0x50
   1931c:	b	19374 <ftello64@plt+0x7ae8>
   19320:	ldr	r1, [r2, #4]
   19324:	cmp	r1, #0
   19328:	beq	19374 <ftello64@plt+0x7ae8>
   1932c:	ldrb	r3, [r1, #24]
   19330:	cmp	r3, #17
   19334:	bne	19374 <ftello64@plt+0x7ae8>
   19338:	ldr	r3, [r1, #4]
   1933c:	ldr	r1, [r1, #20]
   19340:	cmp	r3, #0
   19344:	str	r3, [r2, #4]
   19348:	strne	r2, [r3]
   1934c:	cmp	r1, #31
   19350:	ldr	r3, [r2, #20]
   19354:	ldr	r3, [r0, r3, lsl #2]
   19358:	str	r3, [r0, r1, lsl #2]
   1935c:	bgt	19374 <ftello64@plt+0x7ae8>
   19360:	ldr	r7, [sp, #28]
   19364:	mov	r3, #1
   19368:	ldr	r0, [r7, #80]	; 0x50
   1936c:	bic	r0, r0, r3, lsl r1
   19370:	b	19318 <ftello64@plt+0x7a8c>
   19374:	mov	r0, #1
   19378:	b	1939c <ftello64@plt+0x7b10>
   1937c:	ldr	r2, [r7, #20]
   19380:	ldr	r3, [sp, #28]
   19384:	ldr	r1, [r1, r2, lsl #2]
   19388:	str	r1, [r7, #20]
   1938c:	ldr	r2, [r3, #80]	; 0x50
   19390:	orr	r1, r2, r0, lsl r1
   19394:	mov	r2, r7
   19398:	str	r1, [r3, #80]	; 0x50
   1939c:	ldr	r7, [r2, #4]
   193a0:	cmp	r7, #0
   193a4:	bne	193d4 <ftello64@plt+0x7b48>
   193a8:	mov	r3, #0
   193ac:	ldr	r7, [r2, #8]
   193b0:	mov	r1, r2
   193b4:	cmp	r7, r3
   193b8:	cmpne	r7, #0
   193bc:	bne	193d4 <ftello64@plt+0x7b48>
   193c0:	ldr	r2, [r1]
   193c4:	mov	r3, r1
   193c8:	cmp	r2, #0
   193cc:	bne	193ac <ftello64@plt+0x7b20>
   193d0:	b	19470 <ftello64@plt+0x7be4>
   193d4:	ldrb	r1, [r7, #24]
   193d8:	cmp	r1, #17
   193dc:	beq	19404 <ftello64@plt+0x7b78>
   193e0:	cmp	r1, #4
   193e4:	mov	r2, r7
   193e8:	bne	1939c <ftello64@plt+0x7b10>
   193ec:	ldr	r1, [sp, #28]
   193f0:	mov	r2, r7
   193f4:	ldr	r1, [r1, #132]	; 0x84
   193f8:	cmp	r1, #0
   193fc:	beq	1939c <ftello64@plt+0x7b10>
   19400:	b	1937c <ftello64@plt+0x7af0>
   19404:	ldr	r3, [r7, #4]
   19408:	mov	r2, r7
   1940c:	cmp	r3, #0
   19410:	beq	1939c <ftello64@plt+0x7b10>
   19414:	ldrb	r1, [r3, #24]
   19418:	mov	r2, r7
   1941c:	cmp	r1, #17
   19420:	bne	1939c <ftello64@plt+0x7b10>
   19424:	ldr	r1, [r3, #4]
   19428:	ldr	r2, [sp, #28]
   1942c:	ldr	r3, [r3, #20]
   19430:	cmp	r1, #0
   19434:	str	r1, [r7, #4]
   19438:	strne	r7, [r1]
   1943c:	cmp	r3, #31
   19440:	ldr	r1, [r7, #20]
   19444:	ldr	r2, [r2, #132]	; 0x84
   19448:	ldr	r1, [r2, r1, lsl #2]
   1944c:	str	r1, [r2, r3, lsl #2]
   19450:	mov	r2, r7
   19454:	bgt	1939c <ftello64@plt+0x7b10>
   19458:	ldr	r2, [sp, #28]
   1945c:	ldr	r1, [r2, #80]	; 0x50
   19460:	bic	r1, r1, r0, lsl r3
   19464:	str	r1, [r2, #80]	; 0x50
   19468:	mov	r2, r7
   1946c:	b	1939c <ftello64@plt+0x7b10>
   19470:	ldr	r1, [sl, #24]
   19474:	cmp	r1, #0
   19478:	beq	194ac <ftello64@plt+0x7c20>
   1947c:	ldr	r0, [sp, #28]
   19480:	mov	r2, #0
   19484:	ldr	r0, [r0, #132]	; 0x84
   19488:	ldr	r3, [r0, r2, lsl #2]
   1948c:	cmp	r2, r3
   19490:	bne	194a0 <ftello64@plt+0x7c14>
   19494:	add	r2, r2, #1
   19498:	cmp	r2, r1
   1949c:	bcc	19488 <ftello64@plt+0x7bfc>
   194a0:	cmp	r2, r1
   194a4:	beq	194b4 <ftello64@plt+0x7c28>
   194a8:	b	194c4 <ftello64@plt+0x7c38>
   194ac:	ldr	r0, [sp, #28]
   194b0:	ldr	r0, [r0, #132]	; 0x84
   194b4:	bl	15bb8 <ftello64@plt+0x432c>
   194b8:	ldr	r1, [sp, #28]
   194bc:	mov	r0, #0
   194c0:	str	r0, [r1, #132]	; 0x84
   194c4:	ldr	r0, [r8]
   194c8:	mov	r7, #0
   194cc:	sub	r9, fp, #48	; 0x30
   194d0:	mov	r4, r0
   194d4:	ldr	r0, [r0, #4]
   194d8:	cmp	r0, #0
   194dc:	bne	194d0 <ftello64@plt+0x7c44>
   194e0:	ldr	r0, [r4, #8]
   194e4:	cmp	r0, #0
   194e8:	bne	194d0 <ftello64@plt+0x7c44>
   194ec:	mov	r3, #0
   194f0:	cmp	r3, #0
   194f4:	str	r7, [fp, #-48]	; 0xffffffd0
   194f8:	beq	19548 <ftello64@plt+0x7cbc>
   194fc:	ldrb	r0, [r3, #24]
   19500:	cmp	r0, #17
   19504:	bne	19548 <ftello64@plt+0x7cbc>
   19508:	ldrb	r2, [sl, #28]
   1950c:	ldr	r1, [sl]
   19510:	mov	r0, r9
   19514:	bl	22de8 <ftello64@plt+0x1155c>
   19518:	cmp	r0, #0
   1951c:	str	r0, [r4, #4]
   19520:	strne	r4, [r0]
   19524:	ldr	r3, [r4, #8]
   19528:	cmp	r3, #0
   1952c:	bne	19554 <ftello64@plt+0x7cc8>
   19530:	b	1957c <ftello64@plt+0x7cf0>
   19534:	ldr	r3, [r1, #4]
   19538:	mov	r4, r1
   1953c:	cmp	r3, #0
   19540:	str	r7, [fp, #-48]	; 0xffffffd0
   19544:	bne	194fc <ftello64@plt+0x7c70>
   19548:	ldr	r3, [r4, #8]
   1954c:	cmp	r3, #0
   19550:	beq	1957c <ftello64@plt+0x7cf0>
   19554:	ldrb	r0, [r3, #24]
   19558:	cmp	r0, #17
   1955c:	bne	1957c <ftello64@plt+0x7cf0>
   19560:	ldrb	r2, [sl, #28]
   19564:	ldr	r1, [sl]
   19568:	mov	r0, r9
   1956c:	bl	22de8 <ftello64@plt+0x1155c>
   19570:	cmp	r0, #0
   19574:	str	r0, [r4, #8]
   19578:	strne	r4, [r0]
   1957c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   19580:	cmp	r0, #0
   19584:	bne	190f4 <ftello64@plt+0x7868>
   19588:	ldr	r1, [r4]
   1958c:	cmp	r1, #0
   19590:	beq	195c0 <ftello64@plt+0x7d34>
   19594:	ldr	r0, [r1, #8]
   19598:	cmp	r0, r4
   1959c:	cmpne	r0, #0
   195a0:	beq	19534 <ftello64@plt+0x7ca8>
   195a4:	b	194d0 <ftello64@plt+0x7c44>
   195a8:	nop	{0}
   195ac:	nop	{0}
   195b0:	andeq	r0, r0, r0
   195b4:	andeq	r0, r0, r1
   195b8:	andeq	r0, r0, r2
   195bc:	andeq	r0, r0, r3
   195c0:	ldr	r0, [sp, #28]
   195c4:	ldr	r0, [r0, #52]	; 0x34
   195c8:	mov	r4, r0
   195cc:	ldr	r0, [r0, #4]
   195d0:	cmp	r0, #0
   195d4:	bne	195c8 <ftello64@plt+0x7d3c>
   195d8:	ldr	r0, [r4, #8]
   195dc:	cmp	r0, #0
   195e0:	bne	195c8 <ftello64@plt+0x7d3c>
   195e4:	ldr	r2, [r4, #24]
   195e8:	uxtb	r0, r2
   195ec:	cmp	r0, #16
   195f0:	bne	19634 <ftello64@plt+0x7da8>
   195f4:	ldr	r0, [r4, #4]
   195f8:	ldr	r1, [r0, #12]
   195fc:	str	r1, [r4, #12]
   19600:	ldr	r0, [r0, #28]
   19604:	str	r0, [r4, #28]
   19608:	ldr	r1, [r4]
   1960c:	cmp	r1, #0
   19610:	beq	19684 <ftello64@plt+0x7df8>
   19614:	ldr	r0, [r1, #8]
   19618:	cmp	r0, r4
   1961c:	mov	r4, r1
   19620:	beq	195e4 <ftello64@plt+0x7d58>
   19624:	cmp	r0, #0
   19628:	mov	r4, r1
   1962c:	beq	195e4 <ftello64@plt+0x7d58>
   19630:	b	195c8 <ftello64@plt+0x7d3c>
   19634:	str	r4, [r4, #12]
   19638:	ldr	r0, [sp, #28]
   1963c:	ldr	r1, [r4, #20]
   19640:	bl	230d0 <ftello64@plt+0x11844>
   19644:	cmn	r0, #1
   19648:	str	r0, [r4, #28]
   1964c:	beq	190f0 <ftello64@plt+0x7864>
   19650:	ldrb	r1, [r4, #24]
   19654:	cmp	r1, #12
   19658:	bne	19678 <ftello64@plt+0x7dec>
   1965c:	ldr	r1, [sp, #28]
   19660:	ldr	r2, [r4, #20]
   19664:	ldr	r1, [r1]
   19668:	add	r0, r1, r0, lsl #3
   1966c:	ldr	r1, [r0, #4]
   19670:	bfi	r1, r2, #8, #10
   19674:	str	r1, [r0, #4]
   19678:	ldr	r1, [r4]
   1967c:	cmp	r1, #0
   19680:	bne	19614 <ftello64@plt+0x7d88>
   19684:	ldr	r4, [r8]
   19688:	ldrb	r0, [r4, #24]
   1968c:	cmp	r0, #16
   19690:	beq	196ac <ftello64@plt+0x7e20>
   19694:	ldr	r8, [sp, #28]
   19698:	cmp	r0, #11
   1969c:	bne	196c8 <ftello64@plt+0x7e3c>
   196a0:	ldr	r0, [r4, #4]
   196a4:	str	r4, [r0, #16]
   196a8:	b	196e8 <ftello64@plt+0x7e5c>
   196ac:	ldmib	r4, {r0, r1}
   196b0:	ldr	r8, [sp, #28]
   196b4:	ldr	r2, [r1, #12]
   196b8:	str	r2, [r0, #16]
   196bc:	ldr	r2, [r4, #16]
   196c0:	str	r2, [r1, #16]
   196c4:	b	196e8 <ftello64@plt+0x7e5c>
   196c8:	ldr	r0, [r4, #4]
   196cc:	cmp	r0, #0
   196d0:	ldrne	r1, [r4, #16]
   196d4:	strne	r1, [r0, #16]
   196d8:	ldr	r1, [r4, #8]
   196dc:	cmp	r1, #0
   196e0:	ldrne	r2, [r4, #16]
   196e4:	strne	r2, [r1, #16]
   196e8:	mov	r1, r4
   196ec:	b	1970c <ftello64@plt+0x7e80>
   196f0:	ldr	r3, [r1, #16]
   196f4:	str	r3, [r2, #16]
   196f8:	b	1970c <ftello64@plt+0x7e80>
   196fc:	ldmib	r1, {r0, r2}
   19700:	ldr	r3, [r2, #12]
   19704:	str	r3, [r0, #16]
   19708:	b	196f0 <ftello64@plt+0x7e64>
   1970c:	cmp	r0, #0
   19710:	bne	19740 <ftello64@plt+0x7eb4>
   19714:	mov	r3, #0
   19718:	ldr	r0, [r1, #8]
   1971c:	mov	r2, r1
   19720:	cmp	r0, r3
   19724:	cmpne	r0, #0
   19728:	bne	19740 <ftello64@plt+0x7eb4>
   1972c:	ldr	r1, [r2]
   19730:	mov	r3, r2
   19734:	cmp	r1, #0
   19738:	bne	19718 <ftello64@plt+0x7e8c>
   1973c:	b	19784 <ftello64@plt+0x7ef8>
   19740:	mov	r1, r0
   19744:	ldrb	r0, [r0, #24]
   19748:	cmp	r0, #16
   1974c:	beq	196fc <ftello64@plt+0x7e70>
   19750:	cmp	r0, #11
   19754:	bne	19764 <ftello64@plt+0x7ed8>
   19758:	ldr	r0, [r1, #4]
   1975c:	str	r1, [r0, #16]
   19760:	b	1970c <ftello64@plt+0x7e80>
   19764:	ldr	r0, [r1, #4]
   19768:	cmp	r0, #0
   1976c:	ldrne	r2, [r1, #16]
   19770:	strne	r2, [r0, #16]
   19774:	ldr	r2, [r1, #8]
   19778:	cmp	r2, #0
   1977c:	beq	1970c <ftello64@plt+0x7e80>
   19780:	b	196f0 <ftello64@plt+0x7e64>
   19784:	mov	r0, r8
   19788:	mov	r1, r4
   1978c:	bl	22c50 <ftello64@plt+0x113c4>
   19790:	cmp	r0, #0
   19794:	bne	190f4 <ftello64@plt+0x7868>
   19798:	ldr	r7, [r4, #4]
   1979c:	cmp	r7, #0
   197a0:	bne	197d0 <ftello64@plt+0x7f44>
   197a4:	mov	r1, #0
   197a8:	ldr	r7, [r4, #8]
   197ac:	mov	r0, r4
   197b0:	cmp	r7, r1
   197b4:	cmpne	r7, #0
   197b8:	bne	197d0 <ftello64@plt+0x7f44>
   197bc:	ldr	r4, [r0]
   197c0:	mov	r1, r0
   197c4:	cmp	r4, #0
   197c8:	bne	197a8 <ftello64@plt+0x7f1c>
   197cc:	b	197ec <ftello64@plt+0x7f60>
   197d0:	mov	r0, r8
   197d4:	mov	r1, r7
   197d8:	bl	22c50 <ftello64@plt+0x113c4>
   197dc:	cmp	r0, #0
   197e0:	mov	r4, r7
   197e4:	beq	19798 <ftello64@plt+0x7f0c>
   197e8:	b	190f4 <ftello64@plt+0x7868>
   197ec:	ldr	r0, [r8, #8]
   197f0:	cmp	r0, #0
   197f4:	beq	198a4 <ftello64@plt+0x8018>
   197f8:	mov	r5, #0
   197fc:	sub	r4, fp, #48	; 0x30
   19800:	mov	r7, #0
   19804:	ldr	r0, [r8, #24]
   19808:	add	r6, r7, r7, lsl #1
   1980c:	add	r0, r0, r6, lsl #2
   19810:	ldr	r0, [r0, #4]
   19814:	cmp	r0, #0
   19818:	beq	19824 <ftello64@plt+0x7f98>
   1981c:	mov	r1, r5
   19820:	b	19864 <ftello64@plt+0x7fd8>
   19824:	mov	r0, r4
   19828:	mov	r1, r8
   1982c:	mov	r2, r7
   19830:	mov	r3, #1
   19834:	bl	232a8 <ftello64@plt+0x11a1c>
   19838:	cmp	r0, #0
   1983c:	bne	190f4 <ftello64@plt+0x7868>
   19840:	ldr	r0, [r8, #24]
   19844:	mov	r1, r5
   19848:	add	r0, r0, r6, lsl #2
   1984c:	ldr	r0, [r0, #4]
   19850:	cmp	r0, #0
   19854:	bne	19864 <ftello64@plt+0x7fd8>
   19858:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1985c:	bl	15bb8 <ftello64@plt+0x432c>
   19860:	mov	r1, #1
   19864:	ldr	r2, [r8, #8]
   19868:	add	r0, r7, #1
   1986c:	subs	r3, r0, r2
   19870:	mov	r7, r3
   19874:	movwne	r3, #1
   19878:	movne	r7, r0
   1987c:	tst	r1, #1
   19880:	and	r5, r1, r3
   19884:	cmpeq	r0, r2
   19888:	bne	19804 <ftello64@plt+0x7f78>
   1988c:	add	r0, r0, r0, lsl #1
   19890:	lsl	r0, r0, #2
   19894:	ldrb	r1, [sl, #28]
   19898:	tst	r1, #16
   1989c:	beq	198b4 <ftello64@plt+0x8028>
   198a0:	b	198cc <ftello64@plt+0x8040>
   198a4:	mov	r0, #0
   198a8:	ldrb	r1, [sl, #28]
   198ac:	tst	r1, #16
   198b0:	bne	198cc <ftello64@plt+0x8040>
   198b4:	ldr	r1, [sp, #16]
   198b8:	ldr	r1, [r1, #24]
   198bc:	cmp	r1, #0
   198c0:	ldrbne	r1, [r8, #88]	; 0x58
   198c4:	tstne	r1, #1
   198c8:	bne	198d8 <ftello64@plt+0x804c>
   198cc:	ldr	r1, [r8, #76]	; 0x4c
   198d0:	cmp	r1, #0
   198d4:	beq	19a04 <ftello64@plt+0x8178>
   198d8:	bl	2e98c <ftello64@plt+0x1d100>
   198dc:	cmp	r0, #0
   198e0:	str	r0, [r8, #28]
   198e4:	beq	19ecc <ftello64@plt+0x8640>
   198e8:	ldr	r1, [r8, #8]
   198ec:	cmp	r1, #0
   198f0:	beq	19a04 <ftello64@plt+0x8178>
   198f4:	mov	r1, #0
   198f8:	str	r1, [r0]
   198fc:	str	r1, [r0, #4]
   19900:	str	r1, [r0, #8]
   19904:	ldr	r0, [r8, #8]
   19908:	cmp	r0, #2
   1990c:	bcc	1993c <ftello64@plt+0x80b0>
   19910:	mov	r2, #1
   19914:	mov	r3, #12
   19918:	ldr	r0, [r8, #28]
   1991c:	add	r2, r2, #1
   19920:	str	r1, [r0, r3]!
   19924:	add	r3, r3, #12
   19928:	str	r1, [r0, #4]
   1992c:	str	r1, [r0, #8]
   19930:	ldr	r0, [r8, #8]
   19934:	cmp	r2, r0
   19938:	bcc	19918 <ftello64@plt+0x808c>
   1993c:	cmp	r0, #0
   19940:	beq	19a04 <ftello64@plt+0x8178>
   19944:	ldr	ip, [r8, #24]
   19948:	mov	sl, #0
   1994c:	add	r9, sl, sl, lsl #1
   19950:	add	r2, ip, r9, lsl #2
   19954:	ldr	r3, [r2, #4]
   19958:	cmp	r3, #1
   1995c:	blt	199f8 <ftello64@plt+0x816c>
   19960:	ldr	r1, [r2, #8]
   19964:	mov	r6, #0
   19968:	str	r1, [sp, #24]
   1996c:	ldr	r0, [r1, r6, lsl #2]
   19970:	ldr	r5, [r8, #28]
   19974:	add	r0, r0, r0, lsl #1
   19978:	mov	r3, r5
   1997c:	ldr	r7, [r3, r0, lsl #2]!
   19980:	mov	r4, r3
   19984:	ldr	r2, [r4, #4]!
   19988:	cmp	r7, r2
   1998c:	bne	199cc <ftello64@plt+0x8140>
   19990:	mov	r1, #2
   19994:	add	r8, r5, r0, lsl #2
   19998:	add	r1, r1, r7, lsl #1
   1999c:	str	r1, [r3]
   199a0:	lsl	r1, r1, #2
   199a4:	ldr	r0, [r8, #8]!
   199a8:	bl	2e9bc <ftello64@plt+0x1d130>
   199ac:	cmp	r0, #0
   199b0:	beq	19ecc <ftello64@plt+0x8640>
   199b4:	str	r0, [r8]
   199b8:	ldr	r8, [sp, #28]
   199bc:	ldr	r1, [sp, #24]
   199c0:	ldr	r2, [r4]
   199c4:	ldr	ip, [r8, #24]
   199c8:	b	199d4 <ftello64@plt+0x8148>
   199cc:	add	r0, r5, r0, lsl #2
   199d0:	ldr	r0, [r0, #8]
   199d4:	add	r3, r2, #1
   199d8:	add	r6, r6, #1
   199dc:	str	r3, [r4]
   199e0:	str	sl, [r0, r2, lsl #2]
   199e4:	add	r0, ip, r9, lsl #2
   199e8:	ldr	r0, [r0, #4]
   199ec:	cmp	r6, r0
   199f0:	blt	1996c <ftello64@plt+0x80e0>
   199f4:	ldr	r0, [r8, #8]
   199f8:	add	sl, sl, #1
   199fc:	cmp	sl, r0
   19a00:	bcc	1994c <ftello64@plt+0x80c0>
   19a04:	mov	r0, #0
   19a08:	ldr	r1, [sp, #16]
   19a0c:	str	r0, [fp, #-52]	; 0xffffffcc
   19a10:	ldr	r0, [sp, #12]
   19a14:	cmp	r0, #0
   19a18:	bne	19be8 <ftello64@plt+0x835c>
   19a1c:	ldr	r0, [sp, #20]
   19a20:	ldrb	r2, [r0, #88]	; 0x58
   19a24:	ands	r0, r2, #4
   19a28:	beq	19be8 <ftello64@plt+0x835c>
   19a2c:	ldr	r0, [r1, #20]
   19a30:	cmp	r0, #0
   19a34:	bne	19be8 <ftello64@plt+0x835c>
   19a38:	ldr	r0, [sp, #20]
   19a3c:	mov	r9, #0
   19a40:	ldr	r7, [r0, #8]
   19a44:	cmp	r7, #0
   19a48:	beq	19bb8 <ftello64@plt+0x832c>
   19a4c:	ldr	r3, [r0]
   19a50:	mov	r8, #0
   19a54:	mov	ip, #1
   19a58:	mov	lr, #139	; 0x8b
   19a5c:	mov	r6, #0
   19a60:	mov	r4, #0
   19a64:	add	r5, r3, r4, lsl #3
   19a68:	ldrb	r1, [r5, #4]
   19a6c:	sub	r1, r1, #1
   19a70:	cmp	r1, #11
   19a74:	bhi	19f34 <ftello64@plt+0x86a8>
   19a78:	add	r0, pc, #0
   19a7c:	ldr	pc, [r0, r1, lsl #2]
   19a80:	andeq	r9, r1, r4, lsl fp
   19a84:			; <UNDEFINED> instruction: 0x00019ab0
   19a88:	andeq	r9, r1, r0, asr #21
   19a8c:			; <UNDEFINED> instruction: 0x00019ab0
   19a90:	andeq	r9, r1, r8, lsr fp
   19a94:	andeq	r9, r1, r8, ror #23
   19a98:	andeq	r9, r1, r4, lsr pc
   19a9c:			; <UNDEFINED> instruction: 0x00019ab0
   19aa0:			; <UNDEFINED> instruction: 0x00019ab0
   19aa4:			; <UNDEFINED> instruction: 0x00019ab0
   19aa8:			; <UNDEFINED> instruction: 0x00019ab0
   19aac:	strdeq	r9, [r1], -r4
   19ab0:	add	r4, r4, #1
   19ab4:	cmp	r4, r7
   19ab8:	bcc	19a64 <ftello64@plt+0x81d8>
   19abc:	b	19b48 <ftello64@plt+0x82bc>
   19ac0:	ldr	r5, [r3, r4, lsl #3]
   19ac4:	ldr	r0, [r5, #16]
   19ac8:	cmp	r0, #0
   19acc:	bne	19be8 <ftello64@plt+0x835c>
   19ad0:	ldr	r0, [r5, #20]
   19ad4:	cmp	r0, #0
   19ad8:	ldreq	r0, [r5, #24]
   19adc:	cmpeq	r0, #0
   19ae0:	bne	19be8 <ftello64@plt+0x835c>
   19ae4:	ldr	r0, [r5, #28]
   19ae8:	cmp	r0, #0
   19aec:	beq	19ab0 <ftello64@plt+0x8224>
   19af0:	b	19be8 <ftello64@plt+0x835c>
   19af4:	ldr	r0, [r3, r4, lsl #3]
   19af8:	sub	r0, r0, #16
   19afc:	ror	r1, r0, #4
   19b00:	cmp	r1, #7
   19b04:	bhi	19be8 <ftello64@plt+0x835c>
   19b08:	tst	lr, ip, lsl r1
   19b0c:	bne	19ab0 <ftello64@plt+0x8224>
   19b10:	b	19be8 <ftello64@plt+0x835c>
   19b14:	ldrsb	r0, [r5]
   19b18:	cmp	r0, #0
   19b1c:	mov	r0, #0
   19b20:	movwlt	r0, #1
   19b24:	orr	r6, r6, r0
   19b28:	add	r4, r4, #1
   19b2c:	cmp	r4, r7
   19b30:	bcc	19a64 <ftello64@plt+0x81d8>
   19b34:	b	19b48 <ftello64@plt+0x82bc>
   19b38:	mov	r8, #1
   19b3c:	add	r4, r4, #1
   19b40:	cmp	r4, r7
   19b44:	bcc	19a64 <ftello64@plt+0x81d8>
   19b48:	orr	r0, r6, r8
   19b4c:	tst	r0, #1
   19b50:	beq	19bbc <ftello64@plt+0x8330>
   19b54:	mov	r2, #0
   19b58:	mov	r7, #7
   19b5c:	b	19b64 <ftello64@plt+0x82d8>
   19b60:	ldr	r3, [r1]
   19b64:	add	r3, r3, r2, lsl #3
   19b68:	ldr	r6, [r3, #4]
   19b6c:	uxtb	r1, r6
   19b70:	cmp	r1, #5
   19b74:	beq	19b94 <ftello64@plt+0x8308>
   19b78:	cmp	r1, #1
   19b7c:	bne	19b9c <ftello64@plt+0x8310>
   19b80:	ldrsb	r0, [r3]
   19b84:	cmn	r0, #1
   19b88:	bicle	r0, r6, #2097152	; 0x200000
   19b8c:	strle	r0, [r3, #4]
   19b90:	b	19b9c <ftello64@plt+0x8310>
   19b94:	bfi	r6, r7, #0, #8
   19b98:	str	r6, [r3, #4]
   19b9c:	ldr	r1, [sp, #20]
   19ba0:	add	r2, r2, #1
   19ba4:	ldr	r0, [r1, #8]
   19ba8:	cmp	r2, r0
   19bac:	bcc	19b60 <ftello64@plt+0x82d4>
   19bb0:	ldrb	r2, [r1, #88]	; 0x58
   19bb4:	b	19bbc <ftello64@plt+0x8330>
   19bb8:	mov	r8, #0
   19bbc:	ldr	r3, [sp, #20]
   19bc0:	mov	r0, #1
   19bc4:	and	r1, r2, #249	; 0xf9
   19bc8:	str	r0, [r3, #92]	; 0x5c
   19bcc:	ldr	r0, [r3, #76]	; 0x4c
   19bd0:	cmp	r0, #0
   19bd4:	movwgt	r9, #1
   19bd8:	orr	r0, r8, r9
   19bdc:	and	r0, r0, #1
   19be0:	orr	r0, r1, r0, lsl #1
   19be4:	strb	r0, [r3, #88]	; 0x58
   19be8:	ldr	r7, [sp, #20]
   19bec:	ldr	r1, [r7, #52]	; 0x34
   19bf0:	ldr	r0, [r7, #24]
   19bf4:	ldr	r1, [r1, #12]
   19bf8:	ldr	r1, [r1, #28]
   19bfc:	str	r1, [r7, #72]	; 0x48
   19c00:	add	r1, r1, r1, lsl #1
   19c04:	add	r5, r0, r1, lsl #2
   19c08:	mov	r4, r5
   19c0c:	ldr	sl, [r4, #4]!
   19c10:	str	sl, [fp, #-44]	; 0xffffffd4
   19c14:	ldr	r0, [r4]
   19c18:	cmp	r0, #1
   19c1c:	blt	19d70 <ftello64@plt+0x84e4>
   19c20:	lsl	r0, sl, #2
   19c24:	str	sl, [fp, #-48]	; 0xffffffd0
   19c28:	bl	2e98c <ftello64@plt+0x1d100>
   19c2c:	cmp	r0, #0
   19c30:	str	r0, [fp, #-40]	; 0xffffffd8
   19c34:	beq	19f18 <ftello64@plt+0x868c>
   19c38:	mov	r6, r0
   19c3c:	ldr	r0, [r4]
   19c40:	ldr	r1, [r5, #8]
   19c44:	lsl	r2, r0, #2
   19c48:	mov	r0, r6
   19c4c:	bl	11580 <memcpy@plt>
   19c50:	mov	r0, #0
   19c54:	cmp	sl, #1
   19c58:	str	r0, [fp, #-32]	; 0xffffffe0
   19c5c:	ldrge	r0, [sp, #20]
   19c60:	ldrge	r0, [r0, #76]	; 0x4c
   19c64:	cmpge	r0, #1
   19c68:	blt	19d84 <ftello64@plt+0x84f8>
   19c6c:	mov	r0, #0
   19c70:	sub	r8, fp, #48	; 0x30
   19c74:	mov	r9, #1
   19c78:	b	19c80 <ftello64@plt+0x83f4>
   19c7c:	ldr	r6, [fp, #-40]	; 0xffffffd8
   19c80:	ldr	r2, [sp, #20]
   19c84:	ldr	r1, [r6, r0, lsl #2]
   19c88:	ldr	r2, [r2]
   19c8c:	add	r3, r2, r1, lsl #3
   19c90:	ldrb	r3, [r3, #4]
   19c94:	cmp	r3, #4
   19c98:	bne	19d60 <ftello64@plt+0x84d4>
   19c9c:	mov	r3, #0
   19ca0:	cmp	sl, #1
   19ca4:	blt	19cd8 <ftello64@plt+0x844c>
   19ca8:	ldr	r5, [r6, r3, lsl #2]
   19cac:	add	r4, r2, r5, lsl #3
   19cb0:	ldrb	r4, [r4, #4]
   19cb4:	cmp	r4, #9
   19cb8:	bne	19ccc <ftello64@plt+0x8440>
   19cbc:	ldr	r4, [r2, r1, lsl #3]
   19cc0:	ldr	r5, [r2, r5, lsl #3]
   19cc4:	cmp	r5, r4
   19cc8:	beq	19cd8 <ftello64@plt+0x844c>
   19ccc:	add	r3, r3, #1
   19cd0:	cmp	r3, sl
   19cd4:	blt	19ca8 <ftello64@plt+0x841c>
   19cd8:	cmp	r3, sl
   19cdc:	beq	19d60 <ftello64@plt+0x84d4>
   19ce0:	ldr	r2, [sp, #20]
   19ce4:	add	r1, r1, r1, lsl #1
   19ce8:	cmp	sl, #1
   19cec:	ldr	r2, [r2, #20]
   19cf0:	add	r1, r2, r1, lsl #2
   19cf4:	ldr	r1, [r1, #8]
   19cf8:	ldr	r1, [r1]
   19cfc:	blt	19d38 <ftello64@plt+0x84ac>
   19d00:	mov	r2, #0
   19d04:	subs	r3, sl, #1
   19d08:	beq	19d2c <ftello64@plt+0x84a0>
   19d0c:	add	r5, r2, r3
   19d10:	lsr	r4, r5, #1
   19d14:	ldr	r7, [r6, r4, lsl #2]
   19d18:	cmp	r7, r1
   19d1c:	movge	r3, r4
   19d20:	addlt	r2, r9, r5, lsr #1
   19d24:	cmp	r2, r3
   19d28:	bcc	19d0c <ftello64@plt+0x8480>
   19d2c:	ldr	r2, [r6, r2, lsl #2]
   19d30:	cmp	r2, r1
   19d34:	beq	19d60 <ftello64@plt+0x84d4>
   19d38:	ldr	r0, [sp, #20]
   19d3c:	add	r1, r1, r1, lsl #1
   19d40:	ldr	r0, [r0, #24]
   19d44:	add	r1, r0, r1, lsl #2
   19d48:	mov	r0, r8
   19d4c:	bl	2398c <ftello64@plt+0x12100>
   19d50:	cmp	r0, #0
   19d54:	bne	19ed4 <ftello64@plt+0x8648>
   19d58:	ldr	sl, [fp, #-44]	; 0xffffffd4
   19d5c:	mov	r0, #0
   19d60:	add	r0, r0, #1
   19d64:	cmp	r0, sl
   19d68:	blt	19c7c <ftello64@plt+0x83f0>
   19d6c:	b	19d84 <ftello64@plt+0x84f8>
   19d70:	mov	r0, #0
   19d74:	str	r0, [fp, #-44]	; 0xffffffd4
   19d78:	str	r0, [fp, #-48]	; 0xffffffd0
   19d7c:	str	r0, [fp, #-40]	; 0xffffffd8
   19d80:	str	r0, [fp, #-32]	; 0xffffffe0
   19d84:	ldr	r7, [sp, #20]
   19d88:	sub	r0, fp, #32
   19d8c:	sub	r2, fp, #48	; 0x30
   19d90:	mov	r3, #0
   19d94:	mov	r1, r7
   19d98:	bl	23c7c <ftello64@plt+0x123f0>
   19d9c:	ldr	r8, [sp, #16]
   19da0:	cmp	r0, #0
   19da4:	str	r0, [r7, #36]	; 0x24
   19da8:	beq	19e28 <ftello64@plt+0x859c>
   19dac:	ldrsb	r1, [r0, #52]	; 0x34
   19db0:	cmn	r1, #1
   19db4:	ble	19dc8 <ftello64@plt+0x853c>
   19db8:	str	r0, [r7, #40]	; 0x28
   19dbc:	str	r0, [r7, #44]	; 0x2c
   19dc0:	str	r0, [r7, #48]	; 0x30
   19dc4:	b	19e3c <ftello64@plt+0x85b0>
   19dc8:	sub	r4, fp, #32
   19dcc:	sub	r6, fp, #48	; 0x30
   19dd0:	mov	r1, r7
   19dd4:	mov	r3, #1
   19dd8:	mov	r0, r4
   19ddc:	mov	r2, r6
   19de0:	bl	23c7c <ftello64@plt+0x123f0>
   19de4:	str	r0, [r7, #40]	; 0x28
   19de8:	mov	r0, r4
   19dec:	mov	r1, r7
   19df0:	mov	r2, r6
   19df4:	mov	r3, #2
   19df8:	bl	23c7c <ftello64@plt+0x123f0>
   19dfc:	str	r0, [r7, #44]	; 0x2c
   19e00:	mov	r0, r4
   19e04:	mov	r1, r7
   19e08:	mov	r2, r6
   19e0c:	mov	r3, #6
   19e10:	bl	23c7c <ftello64@plt+0x123f0>
   19e14:	str	r0, [r7, #48]	; 0x30
   19e18:	ldr	r1, [r7, #40]	; 0x28
   19e1c:	cmp	r1, #0
   19e20:	cmpne	r0, #0
   19e24:	bne	19e30 <ftello64@plt+0x85a4>
   19e28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19e2c:	b	19e48 <ftello64@plt+0x85bc>
   19e30:	ldr	r0, [r7, #44]	; 0x2c
   19e34:	cmp	r0, #0
   19e38:	beq	19e28 <ftello64@plt+0x859c>
   19e3c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19e40:	bl	15bb8 <ftello64@plt+0x432c>
   19e44:	mov	r0, #0
   19e48:	str	r0, [fp, #-52]	; 0xffffffcc
   19e4c:	ldr	r5, [r8]
   19e50:	ldr	r0, [r5, #56]	; 0x38
   19e54:	cmp	r0, #0
   19e58:	beq	19e70 <ftello64@plt+0x85e4>
   19e5c:	ldr	r4, [r0]
   19e60:	bl	15bb8 <ftello64@plt+0x432c>
   19e64:	cmp	r4, #0
   19e68:	mov	r0, r4
   19e6c:	bne	19e5c <ftello64@plt+0x85d0>
   19e70:	mov	r0, #31
   19e74:	mov	r4, #0
   19e78:	str	r0, [r5, #64]	; 0x40
   19e7c:	str	r4, [r5, #52]	; 0x34
   19e80:	str	r4, [r5, #56]	; 0x38
   19e84:	ldr	r0, [r5, #16]
   19e88:	bl	15bb8 <ftello64@plt+0x432c>
   19e8c:	str	r4, [r5, #16]
   19e90:	ldr	r0, [sp, #40]	; 0x28
   19e94:	bl	15bb8 <ftello64@plt+0x432c>
   19e98:	ldr	r0, [sp, #44]	; 0x2c
   19e9c:	bl	15bb8 <ftello64@plt+0x432c>
   19ea0:	ldrb	r0, [sp, #107]	; 0x6b
   19ea4:	cmp	r0, #0
   19ea8:	beq	19eb4 <ftello64@plt+0x8628>
   19eac:	ldr	r0, [sp, #36]	; 0x24
   19eb0:	bl	15bb8 <ftello64@plt+0x432c>
   19eb4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19eb8:	cmp	r0, #0
   19ebc:	bne	19ee0 <ftello64@plt+0x8654>
   19ec0:	mov	r0, r4
   19ec4:	sub	sp, fp, #28
   19ec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ecc:	ldr	sl, [sp, #16]
   19ed0:	b	190f0 <ftello64@plt+0x7864>
   19ed4:	ldr	r8, [sp, #16]
   19ed8:	ldr	r7, [sp, #20]
   19edc:	b	19e48 <ftello64@plt+0x85bc>
   19ee0:	ldr	r0, [sp, #8]
   19ee4:	cmp	r0, #0
   19ee8:	beq	19ef4 <ftello64@plt+0x8668>
   19eec:	add	r0, r7, #136	; 0x88
   19ef0:	bl	11520 <pthread_mutex_destroy@plt>
   19ef4:	mov	r0, r7
   19ef8:	bl	1aa8c <ftello64@plt+0x9200>
   19efc:	mov	r0, #0
   19f00:	str	r0, [r8]
   19f04:	str	r0, [r8, #4]
   19f08:	ldr	r4, [fp, #-52]	; 0xffffffcc
   19f0c:	mov	r0, r4
   19f10:	sub	sp, fp, #28
   19f14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19f18:	ldr	r8, [sp, #16]
   19f1c:	mov	r0, #0
   19f20:	str	r0, [fp, #-48]	; 0xffffffd0
   19f24:	str	r0, [fp, #-44]	; 0xffffffd4
   19f28:	mov	r0, #12
   19f2c:	str	r0, [fp, #-32]	; 0xffffffe0
   19f30:	b	19e48 <ftello64@plt+0x85bc>
   19f34:	bl	11868 <abort@plt>
   19f38:	movw	r2, #10536	; 0x2928
   19f3c:	movt	r2, #4
   19f40:	ldr	r1, [r2]
   19f44:	str	r0, [r2]
   19f48:	mov	r0, r1
   19f4c:	bx	lr
   19f50:	push	{r4, r5, r6, sl, fp, lr}
   19f54:	add	fp, sp, #16
   19f58:	ldr	r5, [r0, #16]
   19f5c:	ldr	r6, [r0]
   19f60:	mov	r4, r0
   19f64:	mov	r1, #0
   19f68:	mov	r2, #256	; 0x100
   19f6c:	mov	r0, r5
   19f70:	bl	1176c <memset@plt>
   19f74:	ldr	r1, [r6, #36]	; 0x24
   19f78:	mov	r0, r4
   19f7c:	mov	r2, r5
   19f80:	bl	19fec <ftello64@plt+0x8760>
   19f84:	ldr	r0, [r6, #36]	; 0x24
   19f88:	ldr	r1, [r6, #40]	; 0x28
   19f8c:	cmp	r0, r1
   19f90:	beq	19fa4 <ftello64@plt+0x8718>
   19f94:	mov	r0, r4
   19f98:	mov	r2, r5
   19f9c:	bl	19fec <ftello64@plt+0x8760>
   19fa0:	ldr	r0, [r6, #36]	; 0x24
   19fa4:	ldr	r1, [r6, #44]	; 0x2c
   19fa8:	cmp	r0, r1
   19fac:	beq	19fc0 <ftello64@plt+0x8734>
   19fb0:	mov	r0, r4
   19fb4:	mov	r2, r5
   19fb8:	bl	19fec <ftello64@plt+0x8760>
   19fbc:	ldr	r0, [r6, #36]	; 0x24
   19fc0:	ldr	r1, [r6, #48]	; 0x30
   19fc4:	cmp	r0, r1
   19fc8:	beq	19fd8 <ftello64@plt+0x874c>
   19fcc:	mov	r0, r4
   19fd0:	mov	r2, r5
   19fd4:	bl	19fec <ftello64@plt+0x8760>
   19fd8:	ldrb	r0, [r4, #28]
   19fdc:	orr	r0, r0, #8
   19fe0:	strb	r0, [r4, #28]
   19fe4:	mov	r0, #0
   19fe8:	pop	{r4, r5, r6, sl, fp, pc}
   19fec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19ff0:	add	fp, sp, #28
   19ff4:	sub	sp, sp, #332	; 0x14c
   19ff8:	ldr	r8, [r0]
   19ffc:	mov	r9, r0
   1a000:	mov	r5, r2
   1a004:	mov	r2, #0
   1a008:	str	r2, [sp, #20]
   1a00c:	ldr	r0, [r8, #92]	; 0x5c
   1a010:	cmp	r0, #1
   1a014:	ldrbeq	r0, [r9, #14]
   1a018:	ubfxeq	r0, r0, #6, #1
   1a01c:	streq	r0, [sp, #20]
   1a020:	ldr	r0, [r1, #8]
   1a024:	cmp	r0, #1
   1a028:	blt	1a7e4 <ftello64@plt+0x8f58>
   1a02c:	add	r0, r5, #224	; 0xe0
   1a030:	mov	sl, #1
   1a034:	mov	r2, #0
   1a038:	str	r9, [sp, #16]
   1a03c:	str	r1, [sp, #24]
   1a040:	str	r0, [sp, #52]	; 0x34
   1a044:	add	r0, r5, #192	; 0xc0
   1a048:	str	r0, [sp, #48]	; 0x30
   1a04c:	add	r0, r5, #160	; 0xa0
   1a050:	str	r0, [sp, #44]	; 0x2c
   1a054:	add	r0, r5, #128	; 0x80
   1a058:	str	r0, [sp, #40]	; 0x28
   1a05c:	add	r0, r5, #96	; 0x60
   1a060:	str	r0, [sp, #36]	; 0x24
   1a064:	add	r0, r5, #64	; 0x40
   1a068:	str	r0, [sp, #32]
   1a06c:	add	r0, r5, #32
   1a070:	str	r0, [sp, #12]
   1a074:	add	r0, r5, #31
   1a078:	str	r0, [sp, #8]
   1a07c:	add	r0, sp, #56	; 0x38
   1a080:	add	r0, r0, #1
   1a084:	str	r0, [sp, #4]
   1a088:	ldr	r0, [r1, #12]
   1a08c:	str	r2, [sp, #28]
   1a090:	ldr	r4, [r0, r2, lsl #2]
   1a094:	ldr	r2, [r8]
   1a098:	add	r0, r2, r4, lsl #3
   1a09c:	ldrb	r6, [r0, #4]
   1a0a0:	sub	r0, r6, #1
   1a0a4:	cmp	r0, #6
   1a0a8:	bhi	1a7cc <ftello64@plt+0x8f40>
   1a0ac:	add	r1, pc, #0
   1a0b0:	ldr	pc, [r1, r0, lsl #2]
   1a0b4:	ldrdeq	sl, [r1], -r0
   1a0b8:	andeq	sl, r1, ip, ror #15
   1a0bc:	ldrdeq	sl, [r1], -r0
   1a0c0:	andeq	sl, r1, ip, asr #15
   1a0c4:	andeq	sl, r1, ip, ror #15
   1a0c8:	andeq	sl, r1, r0, lsl #9
   1a0cc:	andeq	sl, r1, ip, ror #15
   1a0d0:	ldr	r0, [sp, #20]
   1a0d4:	ldrb	r6, [r2, r4, lsl #3]
   1a0d8:	cmp	r0, #0
   1a0dc:	strb	sl, [r5, r6]
   1a0e0:	beq	1a0f4 <ftello64@plt+0x8868>
   1a0e4:	bl	116b8 <__ctype_tolower_loc@plt>
   1a0e8:	ldr	r0, [r0]
   1a0ec:	ldr	r0, [r0, r6, lsl #2]
   1a0f0:	strb	sl, [r5, r0]
   1a0f4:	ldrb	r0, [r9, #14]
   1a0f8:	tst	r0, #64	; 0x40
   1a0fc:	beq	1a7cc <ftello64@plt+0x8f40>
   1a100:	ldr	r0, [r8, #92]	; 0x5c
   1a104:	cmp	r0, #2
   1a108:	blt	1a7cc <ftello64@plt+0x8f40>
   1a10c:	ldr	r0, [r8]
   1a110:	add	r1, r4, #1
   1a114:	movw	r7, #1
   1a118:	add	r6, sp, #56	; 0x38
   1a11c:	movt	r7, #32
   1a120:	ldrb	r0, [r0, r4, lsl #3]
   1a124:	strb	r0, [sp, #56]	; 0x38
   1a128:	ldr	r0, [r8, #8]
   1a12c:	cmp	r1, r0
   1a130:	ldr	r0, [sp, #4]
   1a134:	bcs	1a178 <ftello64@plt+0x88ec>
   1a138:	ldr	r0, [sp, #4]
   1a13c:	ldr	r1, [r8]
   1a140:	add	r3, r7, #254	; 0xfe
   1a144:	add	r1, r1, r4, lsl #3
   1a148:	ldr	r2, [r1, #12]
   1a14c:	and	r2, r2, r3
   1a150:	cmp	r2, r7
   1a154:	bne	1a178 <ftello64@plt+0x88ec>
   1a158:	ldrb	r1, [r1, #8]
   1a15c:	add	r3, r4, #2
   1a160:	strb	r1, [r0], #1
   1a164:	add	r1, r4, #1
   1a168:	ldr	r2, [r8, #8]
   1a16c:	mov	r4, r1
   1a170:	cmp	r3, r2
   1a174:	bcc	1a13c <ftello64@plt+0x88b0>
   1a178:	mov	r1, #0
   1a17c:	sub	r4, r0, r6
   1a180:	sub	r7, fp, #48	; 0x30
   1a184:	sub	r0, fp, #36	; 0x24
   1a188:	str	r1, [fp, #-44]	; 0xffffffd4
   1a18c:	str	r1, [fp, #-48]	; 0xffffffd0
   1a190:	mov	r1, r6
   1a194:	mov	r2, r4
   1a198:	mov	r3, r7
   1a19c:	bl	2effc <ftello64@plt+0x1d770>
   1a1a0:	cmp	r0, r4
   1a1a4:	bne	1a7cc <ftello64@plt+0x8f40>
   1a1a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a1ac:	bl	11598 <towlower@plt>
   1a1b0:	mov	r1, r0
   1a1b4:	mov	r0, r6
   1a1b8:	mov	r2, r7
   1a1bc:	bl	114e4 <wcrtomb@plt>
   1a1c0:	cmn	r0, #1
   1a1c4:	ldrbne	r0, [sp, #56]	; 0x38
   1a1c8:	strbne	sl, [r5, r0]
   1a1cc:	b	1a7cc <ftello64@plt+0x8f40>
   1a1d0:	ldr	r0, [sp, #20]
   1a1d4:	cmp	r0, #0
   1a1d8:	beq	1a62c <ftello64@plt+0x8da0>
   1a1dc:	ldr	r0, [r2, r4, lsl #3]
   1a1e0:	mov	r6, #0
   1a1e4:	ldr	r7, [r0]
   1a1e8:	tst	r7, sl, lsl r6
   1a1ec:	beq	1a21c <ftello64@plt+0x8990>
   1a1f0:	add	r1, r6, #128	; 0x80
   1a1f4:	mov	r0, r5
   1a1f8:	lsr	r1, r1, #7
   1a1fc:	strb	sl, [r0, r6]!
   1a200:	cmp	r1, #2
   1a204:	bhi	1a218 <ftello64@plt+0x898c>
   1a208:	bl	116b8 <__ctype_tolower_loc@plt>
   1a20c:	ldr	r0, [r0]
   1a210:	ldr	r0, [r0, r6, lsl #2]
   1a214:	add	r0, r5, r0
   1a218:	strb	sl, [r0]
   1a21c:	add	r6, r6, #1
   1a220:	cmp	r6, #32
   1a224:	bne	1a1e8 <ftello64@plt+0x895c>
   1a228:	ldr	r0, [r8]
   1a22c:	ldr	r6, [sp, #12]
   1a230:	mov	r9, #0
   1a234:	ldr	r0, [r0, r4, lsl #3]
   1a238:	ldr	r7, [r0, #4]
   1a23c:	tst	r7, sl, lsl r9
   1a240:	beq	1a274 <ftello64@plt+0x89e8>
   1a244:	add	r1, r9, #160	; 0xa0
   1a248:	mov	r0, r6
   1a24c:	lsr	r1, r1, #7
   1a250:	strb	sl, [r0, r9]!
   1a254:	cmp	r1, #2
   1a258:	bhi	1a270 <ftello64@plt+0x89e4>
   1a25c:	bl	116b8 <__ctype_tolower_loc@plt>
   1a260:	ldr	r0, [r0]
   1a264:	add	r0, r0, r9, lsl #2
   1a268:	ldr	r0, [r0, #128]	; 0x80
   1a26c:	add	r0, r5, r0
   1a270:	strb	sl, [r0]
   1a274:	add	r9, r9, #1
   1a278:	cmp	r9, #32
   1a27c:	bne	1a23c <ftello64@plt+0x89b0>
   1a280:	ldr	r0, [r8]
   1a284:	ldr	r9, [sp, #16]
   1a288:	mov	r6, #0
   1a28c:	ldr	r0, [r0, r4, lsl #3]
   1a290:	ldr	r7, [r0, #8]
   1a294:	tst	r7, sl, lsl r6
   1a298:	beq	1a2cc <ftello64@plt+0x8a40>
   1a29c:	ldr	r0, [sp, #32]
   1a2a0:	add	r1, r6, #192	; 0xc0
   1a2a4:	lsr	r1, r1, #7
   1a2a8:	cmp	r1, #2
   1a2ac:	strb	sl, [r0, r6]!
   1a2b0:	bhi	1a2c8 <ftello64@plt+0x8a3c>
   1a2b4:	bl	116b8 <__ctype_tolower_loc@plt>
   1a2b8:	ldr	r0, [r0]
   1a2bc:	add	r0, r0, r6, lsl #2
   1a2c0:	ldr	r0, [r0, #256]	; 0x100
   1a2c4:	add	r0, r5, r0
   1a2c8:	strb	sl, [r0]
   1a2cc:	add	r6, r6, #1
   1a2d0:	cmp	r6, #32
   1a2d4:	bne	1a294 <ftello64@plt+0x8a08>
   1a2d8:	ldr	r0, [r8]
   1a2dc:	mov	r6, #0
   1a2e0:	ldr	r0, [r0, r4, lsl #3]
   1a2e4:	ldr	r7, [r0, #12]
   1a2e8:	tst	r7, sl, lsl r6
   1a2ec:	beq	1a320 <ftello64@plt+0x8a94>
   1a2f0:	ldr	r0, [sp, #36]	; 0x24
   1a2f4:	add	r1, r6, #224	; 0xe0
   1a2f8:	lsr	r1, r1, #7
   1a2fc:	cmp	r1, #2
   1a300:	strb	sl, [r0, r6]!
   1a304:	bhi	1a31c <ftello64@plt+0x8a90>
   1a308:	bl	116b8 <__ctype_tolower_loc@plt>
   1a30c:	ldr	r0, [r0]
   1a310:	add	r0, r0, r6, lsl #2
   1a314:	ldr	r0, [r0, #384]	; 0x180
   1a318:	add	r0, r5, r0
   1a31c:	strb	sl, [r0]
   1a320:	add	r6, r6, #1
   1a324:	cmp	r6, #32
   1a328:	bne	1a2e8 <ftello64@plt+0x8a5c>
   1a32c:	ldr	r0, [r8]
   1a330:	mov	r6, #0
   1a334:	ldr	r0, [r0, r4, lsl #3]
   1a338:	ldr	r7, [r0, #16]
   1a33c:	tst	r7, sl, lsl r6
   1a340:	beq	1a374 <ftello64@plt+0x8ae8>
   1a344:	ldr	r0, [sp, #40]	; 0x28
   1a348:	add	r1, r6, #256	; 0x100
   1a34c:	lsr	r1, r1, #7
   1a350:	cmp	r1, #2
   1a354:	strb	sl, [r0, r6]!
   1a358:	bhi	1a370 <ftello64@plt+0x8ae4>
   1a35c:	bl	116b8 <__ctype_tolower_loc@plt>
   1a360:	ldr	r0, [r0]
   1a364:	add	r0, r0, r6, lsl #2
   1a368:	ldr	r0, [r0, #512]	; 0x200
   1a36c:	add	r0, r5, r0
   1a370:	strb	sl, [r0]
   1a374:	add	r6, r6, #1
   1a378:	cmp	r6, #32
   1a37c:	bne	1a33c <ftello64@plt+0x8ab0>
   1a380:	ldr	r0, [r8]
   1a384:	mov	r6, #0
   1a388:	ldr	r0, [r0, r4, lsl #3]
   1a38c:	ldr	r7, [r0, #20]
   1a390:	tst	r7, sl, lsl r6
   1a394:	beq	1a3c8 <ftello64@plt+0x8b3c>
   1a398:	ldr	r0, [sp, #44]	; 0x2c
   1a39c:	add	r1, r6, #288	; 0x120
   1a3a0:	lsr	r1, r1, #7
   1a3a4:	cmp	r1, #2
   1a3a8:	strb	sl, [r0, r6]!
   1a3ac:	bhi	1a3c4 <ftello64@plt+0x8b38>
   1a3b0:	bl	116b8 <__ctype_tolower_loc@plt>
   1a3b4:	ldr	r0, [r0]
   1a3b8:	add	r0, r0, r6, lsl #2
   1a3bc:	ldr	r0, [r0, #640]	; 0x280
   1a3c0:	add	r0, r5, r0
   1a3c4:	strb	sl, [r0]
   1a3c8:	add	r6, r6, #1
   1a3cc:	cmp	r6, #32
   1a3d0:	bne	1a390 <ftello64@plt+0x8b04>
   1a3d4:	ldr	r0, [r8]
   1a3d8:	mov	r6, #0
   1a3dc:	ldr	r0, [r0, r4, lsl #3]
   1a3e0:	ldr	r7, [r0, #24]
   1a3e4:	tst	r7, sl, lsl r6
   1a3e8:	beq	1a41c <ftello64@plt+0x8b90>
   1a3ec:	ldr	r0, [sp, #48]	; 0x30
   1a3f0:	add	r1, r6, #320	; 0x140
   1a3f4:	lsr	r1, r1, #7
   1a3f8:	cmp	r1, #2
   1a3fc:	strb	sl, [r0, r6]!
   1a400:	bhi	1a418 <ftello64@plt+0x8b8c>
   1a404:	bl	116b8 <__ctype_tolower_loc@plt>
   1a408:	ldr	r0, [r0]
   1a40c:	add	r0, r0, r6, lsl #2
   1a410:	ldr	r0, [r0, #768]	; 0x300
   1a414:	add	r0, r5, r0
   1a418:	strb	sl, [r0]
   1a41c:	add	r6, r6, #1
   1a420:	cmp	r6, #32
   1a424:	bne	1a3e4 <ftello64@plt+0x8b58>
   1a428:	ldr	r0, [r8]
   1a42c:	mov	r6, #0
   1a430:	ldr	r0, [r0, r4, lsl #3]
   1a434:	ldr	r4, [r0, #28]
   1a438:	tst	r4, sl, lsl r6
   1a43c:	beq	1a470 <ftello64@plt+0x8be4>
   1a440:	ldr	r0, [sp, #52]	; 0x34
   1a444:	add	r1, r6, #352	; 0x160
   1a448:	lsr	r1, r1, #7
   1a44c:	cmp	r1, #2
   1a450:	strb	sl, [r0, r6]!
   1a454:	bhi	1a46c <ftello64@plt+0x8be0>
   1a458:	bl	116b8 <__ctype_tolower_loc@plt>
   1a45c:	ldr	r0, [r0]
   1a460:	add	r0, r0, r6, lsl #2
   1a464:	ldr	r0, [r0, #896]	; 0x380
   1a468:	add	r0, r5, r0
   1a46c:	strb	sl, [r0]
   1a470:	add	r6, r6, #1
   1a474:	cmp	r6, #32
   1a478:	bne	1a438 <ftello64@plt+0x8bac>
   1a47c:	b	1a7cc <ftello64@plt+0x8f40>
   1a480:	ldr	r0, [r8, #92]	; 0x5c
   1a484:	ldr	r4, [r2, r4, lsl #3]
   1a488:	cmp	r0, #2
   1a48c:	blt	1a4fc <ftello64@plt+0x8c70>
   1a490:	ldr	r0, [r4, #36]	; 0x24
   1a494:	cmp	r0, #0
   1a498:	bne	1a4b0 <ftello64@plt+0x8c24>
   1a49c:	ldrb	r0, [r4, #16]
   1a4a0:	tst	r0, #1
   1a4a4:	ldreq	r0, [r4, #32]
   1a4a8:	cmpeq	r0, #0
   1a4ac:	beq	1a4fc <ftello64@plt+0x8c70>
   1a4b0:	mov	r6, #0
   1a4b4:	add	r4, sp, #56	; 0x38
   1a4b8:	sub	r7, fp, #48	; 0x30
   1a4bc:	strb	r6, [fp, #-48]	; 0xffffffd0
   1a4c0:	mov	r0, #0
   1a4c4:	mov	r1, r7
   1a4c8:	mov	r2, #1
   1a4cc:	mov	r3, r4
   1a4d0:	str	r6, [sp, #60]	; 0x3c
   1a4d4:	str	r6, [sp, #56]	; 0x38
   1a4d8:	bl	2effc <ftello64@plt+0x1d770>
   1a4dc:	ldrb	r1, [fp, #-48]	; 0xffffffd0
   1a4e0:	cmn	r0, #2
   1a4e4:	add	r0, r1, #1
   1a4e8:	strbeq	sl, [r5, r1]
   1a4ec:	tst	r0, #255	; 0xff
   1a4f0:	strb	r0, [fp, #-48]	; 0xffffffd0
   1a4f4:	bne	1a4c0 <ftello64@plt+0x8c34>
   1a4f8:	b	1a7cc <ftello64@plt+0x8f40>
   1a4fc:	ldr	r0, [r4, #20]
   1a500:	cmp	r0, #1
   1a504:	blt	1a7cc <ftello64@plt+0x8f40>
   1a508:	ldr	r0, [sp, #20]
   1a50c:	mov	r7, #0
   1a510:	cmp	r0, #0
   1a514:	beq	1a5ac <ftello64@plt+0x8d20>
   1a518:	mov	r0, #0
   1a51c:	sub	r2, fp, #48	; 0x30
   1a520:	str	r0, [fp, #-44]	; 0xffffffd4
   1a524:	str	r0, [fp, #-48]	; 0xffffffd0
   1a528:	ldr	r0, [r4]
   1a52c:	ldr	r1, [r0, r7, lsl #2]
   1a530:	add	r0, sp, #56	; 0x38
   1a534:	bl	114e4 <wcrtomb@plt>
   1a538:	cmn	r0, #1
   1a53c:	beq	1a558 <ftello64@plt+0x8ccc>
   1a540:	ldrb	r6, [sp, #56]	; 0x38
   1a544:	strb	sl, [r5, r6]
   1a548:	bl	116b8 <__ctype_tolower_loc@plt>
   1a54c:	ldr	r0, [r0]
   1a550:	ldr	r0, [r0, r6, lsl #2]
   1a554:	strb	sl, [r5, r0]
   1a558:	ldrb	r0, [r9, #14]
   1a55c:	tst	r0, #64	; 0x40
   1a560:	beq	1a598 <ftello64@plt+0x8d0c>
   1a564:	ldr	r0, [r8, #92]	; 0x5c
   1a568:	cmp	r0, #2
   1a56c:	blt	1a598 <ftello64@plt+0x8d0c>
   1a570:	ldr	r0, [r4]
   1a574:	ldr	r0, [r0, r7, lsl #2]
   1a578:	bl	11598 <towlower@plt>
   1a57c:	mov	r1, r0
   1a580:	add	r0, sp, #56	; 0x38
   1a584:	sub	r2, fp, #48	; 0x30
   1a588:	bl	114e4 <wcrtomb@plt>
   1a58c:	cmn	r0, #1
   1a590:	ldrbne	r0, [sp, #56]	; 0x38
   1a594:	strbne	sl, [r5, r0]
   1a598:	ldr	r0, [r4, #20]
   1a59c:	add	r7, r7, #1
   1a5a0:	cmp	r7, r0
   1a5a4:	blt	1a518 <ftello64@plt+0x8c8c>
   1a5a8:	b	1a7cc <ftello64@plt+0x8f40>
   1a5ac:	mov	r0, #0
   1a5b0:	sub	r2, fp, #48	; 0x30
   1a5b4:	str	r0, [fp, #-44]	; 0xffffffd4
   1a5b8:	str	r0, [fp, #-48]	; 0xffffffd0
   1a5bc:	ldr	r0, [r4]
   1a5c0:	ldr	r1, [r0, r7, lsl #2]
   1a5c4:	add	r0, sp, #56	; 0x38
   1a5c8:	bl	114e4 <wcrtomb@plt>
   1a5cc:	cmn	r0, #1
   1a5d0:	ldrbne	r0, [sp, #56]	; 0x38
   1a5d4:	strbne	sl, [r5, r0]
   1a5d8:	ldrb	r0, [r9, #14]
   1a5dc:	tst	r0, #64	; 0x40
   1a5e0:	beq	1a618 <ftello64@plt+0x8d8c>
   1a5e4:	ldr	r0, [r8, #92]	; 0x5c
   1a5e8:	cmp	r0, #2
   1a5ec:	blt	1a618 <ftello64@plt+0x8d8c>
   1a5f0:	ldr	r0, [r4]
   1a5f4:	ldr	r0, [r0, r7, lsl #2]
   1a5f8:	bl	11598 <towlower@plt>
   1a5fc:	mov	r1, r0
   1a600:	add	r0, sp, #56	; 0x38
   1a604:	sub	r2, fp, #48	; 0x30
   1a608:	bl	114e4 <wcrtomb@plt>
   1a60c:	cmn	r0, #1
   1a610:	ldrbne	r0, [sp, #56]	; 0x38
   1a614:	strbne	sl, [r5, r0]
   1a618:	ldr	r0, [r4, #20]
   1a61c:	add	r7, r7, #1
   1a620:	cmp	r7, r0
   1a624:	blt	1a5ac <ftello64@plt+0x8d20>
   1a628:	b	1a7cc <ftello64@plt+0x8f40>
   1a62c:	ldr	r1, [sp, #8]
   1a630:	mov	r0, #0
   1a634:	b	1a644 <ftello64@plt+0x8db8>
   1a638:	ldr	r2, [r8]
   1a63c:	add	r0, r0, #4
   1a640:	add	r1, r1, #32
   1a644:	ldr	r2, [r2, r4, lsl #3]
   1a648:	ldr	r2, [r2, r0]
   1a64c:	tst	r2, #1
   1a650:	strbne	sl, [r1, #-31]	; 0xffffffe1
   1a654:	tst	r2, #2
   1a658:	addne	r3, r5, r0, lsl #3
   1a65c:	strbne	sl, [r3, #1]
   1a660:	tst	r2, #4
   1a664:	addne	r3, r5, r0, lsl #3
   1a668:	strbne	sl, [r3, #2]
   1a66c:	tst	r2, #8
   1a670:	addne	r3, r5, r0, lsl #3
   1a674:	strbne	sl, [r3, #3]
   1a678:	tst	r2, #16
   1a67c:	addne	r3, r5, r0, lsl #3
   1a680:	strbne	sl, [r3, #4]
   1a684:	tst	r2, #32
   1a688:	addne	r3, r5, r0, lsl #3
   1a68c:	strbne	sl, [r3, #5]
   1a690:	tst	r2, #64	; 0x40
   1a694:	addne	r3, r5, r0, lsl #3
   1a698:	strbne	sl, [r3, #6]
   1a69c:	tst	r2, #128	; 0x80
   1a6a0:	addne	r3, r5, r0, lsl #3
   1a6a4:	strbne	sl, [r3, #7]
   1a6a8:	tst	r2, #256	; 0x100
   1a6ac:	addne	r3, r5, r0, lsl #3
   1a6b0:	strbne	sl, [r3, #8]
   1a6b4:	tst	r2, #512	; 0x200
   1a6b8:	addne	r3, r5, r0, lsl #3
   1a6bc:	strbne	sl, [r3, #9]
   1a6c0:	tst	r2, #1024	; 0x400
   1a6c4:	addne	r3, r5, r0, lsl #3
   1a6c8:	strbne	sl, [r3, #10]
   1a6cc:	tst	r2, #2048	; 0x800
   1a6d0:	addne	r3, r5, r0, lsl #3
   1a6d4:	strbne	sl, [r3, #11]
   1a6d8:	tst	r2, #4096	; 0x1000
   1a6dc:	addne	r3, r5, r0, lsl #3
   1a6e0:	strbne	sl, [r3, #12]
   1a6e4:	tst	r2, #8192	; 0x2000
   1a6e8:	addne	r3, r5, r0, lsl #3
   1a6ec:	strbne	sl, [r3, #13]
   1a6f0:	tst	r2, #16384	; 0x4000
   1a6f4:	addne	r3, r5, r0, lsl #3
   1a6f8:	strbne	sl, [r3, #14]
   1a6fc:	tst	r2, #32768	; 0x8000
   1a700:	addne	r3, r5, r0, lsl #3
   1a704:	strbne	sl, [r3, #15]
   1a708:	tst	r2, #65536	; 0x10000
   1a70c:	addne	r3, r5, r0, lsl #3
   1a710:	strbne	sl, [r3, #16]
   1a714:	tst	r2, #131072	; 0x20000
   1a718:	addne	r3, r5, r0, lsl #3
   1a71c:	strbne	sl, [r3, #17]
   1a720:	tst	r2, #262144	; 0x40000
   1a724:	addne	r3, r5, r0, lsl #3
   1a728:	strbne	sl, [r3, #18]
   1a72c:	tst	r2, #524288	; 0x80000
   1a730:	addne	r3, r5, r0, lsl #3
   1a734:	strbne	sl, [r3, #19]
   1a738:	tst	r2, #1048576	; 0x100000
   1a73c:	addne	r3, r5, r0, lsl #3
   1a740:	strbne	sl, [r3, #20]
   1a744:	tst	r2, #2097152	; 0x200000
   1a748:	addne	r3, r5, r0, lsl #3
   1a74c:	strbne	sl, [r3, #21]
   1a750:	tst	r2, #4194304	; 0x400000
   1a754:	addne	r3, r5, r0, lsl #3
   1a758:	strbne	sl, [r3, #22]
   1a75c:	tst	r2, #8388608	; 0x800000
   1a760:	addne	r3, r5, r0, lsl #3
   1a764:	strbne	sl, [r3, #23]
   1a768:	tst	r2, #16777216	; 0x1000000
   1a76c:	addne	r3, r5, r0, lsl #3
   1a770:	strbne	sl, [r3, #24]
   1a774:	tst	r2, #33554432	; 0x2000000
   1a778:	addne	r3, r5, r0, lsl #3
   1a77c:	strbne	sl, [r3, #25]
   1a780:	tst	r2, #67108864	; 0x4000000
   1a784:	addne	r3, r5, r0, lsl #3
   1a788:	strbne	sl, [r3, #26]
   1a78c:	tst	r2, #134217728	; 0x8000000
   1a790:	addne	r3, r5, r0, lsl #3
   1a794:	strbne	sl, [r3, #27]
   1a798:	tst	r2, #268435456	; 0x10000000
   1a79c:	addne	r3, r5, r0, lsl #3
   1a7a0:	strbne	sl, [r3, #28]
   1a7a4:	tst	r2, #536870912	; 0x20000000
   1a7a8:	addne	r3, r5, r0, lsl #3
   1a7ac:	strbne	sl, [r3, #29]
   1a7b0:	tst	r2, #1073741824	; 0x40000000
   1a7b4:	addne	r3, r5, r0, lsl #3
   1a7b8:	strbne	sl, [r3, #30]
   1a7bc:	cmn	r2, #1
   1a7c0:	strble	sl, [r1]
   1a7c4:	cmp	r0, #28
   1a7c8:	bne	1a638 <ftello64@plt+0x8dac>
   1a7cc:	ldr	r1, [sp, #24]
   1a7d0:	ldr	r2, [sp, #28]
   1a7d4:	ldr	r0, [r1, #8]
   1a7d8:	add	r2, r2, #1
   1a7dc:	cmp	r2, r0
   1a7e0:	blt	1a088 <ftello64@plt+0x87fc>
   1a7e4:	sub	sp, fp, #28
   1a7e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a7ec:	mov	r0, r5
   1a7f0:	mov	r1, #1
   1a7f4:	mov	r2, #256	; 0x100
   1a7f8:	bl	1176c <memset@plt>
   1a7fc:	cmp	r6, #2
   1a800:	ldrbeq	r0, [r9, #28]
   1a804:	orreq	r0, r0, #1
   1a808:	strbeq	r0, [r9, #28]
   1a80c:	sub	sp, fp, #28
   1a810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a814:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a818:	add	fp, sp, #24
   1a81c:	mov	r4, r0
   1a820:	mov	r0, #0
   1a824:	mov	r6, r2
   1a828:	mov	r5, r1
   1a82c:	str	r0, [r4]
   1a830:	str	r0, [r4, #4]
   1a834:	str	r0, [r4, #8]
   1a838:	mov	r0, #256	; 0x100
   1a83c:	bl	2e98c <ftello64@plt+0x1d100>
   1a840:	cmp	r0, #0
   1a844:	str	r0, [r4, #16]
   1a848:	beq	1a980 <ftello64@plt+0x90f4>
   1a84c:	movw	r0, #45820	; 0xb2fc
   1a850:	tst	r6, #1
   1a854:	and	r1, r6, #2
   1a858:	mov	r8, r4
   1a85c:	movt	r0, #3
   1a860:	movweq	r0, #710	; 0x2c6
   1a864:	movteq	r0, #257	; 0x101
   1a868:	tst	r6, #4
   1a86c:	orr	r7, r0, r1, lsl #21
   1a870:	bne	1a884 <ftello64@plt+0x8ff8>
   1a874:	ldrb	r0, [r8, #28]!
   1a878:	and	r0, r0, #127	; 0x7f
   1a87c:	strb	r0, [r8]
   1a880:	b	1a8a4 <ftello64@plt+0x9018>
   1a884:	ldrb	r0, [r8, #28]!
   1a888:	mvn	r1, #127	; 0x7f
   1a88c:	orr	r0, r0, r1
   1a890:	movw	r1, #45758	; 0xb2be
   1a894:	movt	r1, #323	; 0x143
   1a898:	strb	r0, [r8]
   1a89c:	and	r1, r7, r1
   1a8a0:	orr	r7, r1, #256	; 0x100
   1a8a4:	and	r1, r6, #8
   1a8a8:	and	r0, r0, #239	; 0xef
   1a8ac:	mov	r9, #0
   1a8b0:	orr	r0, r0, r1, lsl #1
   1a8b4:	str	r9, [r4, #20]
   1a8b8:	strb	r0, [r4, #28]
   1a8bc:	mov	r0, r5
   1a8c0:	bl	11718 <strlen@plt>
   1a8c4:	mov	r2, r0
   1a8c8:	mov	r0, r4
   1a8cc:	mov	r1, r5
   1a8d0:	mov	r3, r7
   1a8d4:	bl	18840 <ftello64@plt+0x6fb4>
   1a8d8:	mov	r5, r0
   1a8dc:	cmp	r0, #16
   1a8e0:	movweq	r5, #8
   1a8e4:	cmp	r5, #0
   1a8e8:	bne	1a98c <ftello64@plt+0x9100>
   1a8ec:	ldr	r5, [r4, #16]
   1a8f0:	ldr	r6, [r4]
   1a8f4:	mov	r1, #0
   1a8f8:	mov	r2, #256	; 0x100
   1a8fc:	mov	r0, r5
   1a900:	bl	1176c <memset@plt>
   1a904:	ldr	r1, [r6, #36]	; 0x24
   1a908:	mov	r0, r4
   1a90c:	mov	r2, r5
   1a910:	bl	19fec <ftello64@plt+0x8760>
   1a914:	ldr	r0, [r6, #36]	; 0x24
   1a918:	ldr	r1, [r6, #40]	; 0x28
   1a91c:	cmp	r0, r1
   1a920:	beq	1a934 <ftello64@plt+0x90a8>
   1a924:	mov	r0, r4
   1a928:	mov	r2, r5
   1a92c:	bl	19fec <ftello64@plt+0x8760>
   1a930:	ldr	r0, [r6, #36]	; 0x24
   1a934:	ldr	r1, [r6, #44]	; 0x2c
   1a938:	cmp	r0, r1
   1a93c:	beq	1a950 <ftello64@plt+0x90c4>
   1a940:	mov	r0, r4
   1a944:	mov	r2, r5
   1a948:	bl	19fec <ftello64@plt+0x8760>
   1a94c:	ldr	r0, [r6, #36]	; 0x24
   1a950:	ldr	r1, [r6, #48]	; 0x30
   1a954:	cmp	r0, r1
   1a958:	beq	1a968 <ftello64@plt+0x90dc>
   1a95c:	mov	r0, r4
   1a960:	mov	r2, r5
   1a964:	bl	19fec <ftello64@plt+0x8760>
   1a968:	ldrb	r0, [r8]
   1a96c:	mov	r5, #0
   1a970:	orr	r0, r0, #8
   1a974:	strb	r0, [r8]
   1a978:	mov	r0, r5
   1a97c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a980:	mov	r5, #12
   1a984:	mov	r0, r5
   1a988:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a98c:	ldr	r0, [r4, #16]
   1a990:	bl	15bb8 <ftello64@plt+0x432c>
   1a994:	mov	r0, r5
   1a998:	str	r9, [r4, #16]
   1a99c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a9a0:	push	{r4, r5, r6, r7, fp, lr}
   1a9a4:	add	fp, sp, #16
   1a9a8:	cmp	r0, #17
   1a9ac:	bcs	1aa20 <ftello64@plt+0x9194>
   1a9b0:	movw	r1, #6312	; 0x18a8
   1a9b4:	mov	r4, r2
   1a9b8:	mov	r2, #5
   1a9bc:	mov	r5, r3
   1a9c0:	movt	r1, #3
   1a9c4:	ldr	r0, [r1, r0, lsl #2]
   1a9c8:	movw	r1, #5928	; 0x1728
   1a9cc:	movt	r1, #3
   1a9d0:	add	r1, r1, r0
   1a9d4:	mov	r0, #0
   1a9d8:	bl	115c8 <dcgettext@plt>
   1a9dc:	mov	r6, r0
   1a9e0:	bl	11718 <strlen@plt>
   1a9e4:	add	r7, r0, #1
   1a9e8:	cmp	r5, #0
   1a9ec:	beq	1aa08 <ftello64@plt+0x917c>
   1a9f0:	cmp	r7, r5
   1a9f4:	mov	r2, r7
   1a9f8:	bhi	1aa10 <ftello64@plt+0x9184>
   1a9fc:	mov	r0, r4
   1aa00:	mov	r1, r6
   1aa04:	bl	11580 <memcpy@plt>
   1aa08:	mov	r0, r7
   1aa0c:	pop	{r4, r5, r6, r7, fp, pc}
   1aa10:	sub	r2, r5, #1
   1aa14:	mov	r0, #0
   1aa18:	strb	r0, [r4, r2]
   1aa1c:	b	1a9fc <ftello64@plt+0x9170>
   1aa20:	bl	11868 <abort@plt>
   1aa24:	push	{r4, r5, fp, lr}
   1aa28:	add	fp, sp, #8
   1aa2c:	ldr	r5, [r0]
   1aa30:	mov	r4, r0
   1aa34:	cmp	r5, #0
   1aa38:	beq	1aa64 <ftello64@plt+0x91d8>
   1aa3c:	movw	r0, #0
   1aa40:	movw	r1, #0
   1aa44:	movt	r0, #0
   1aa48:	movt	r1, #0
   1aa4c:	orrs	r0, r1, r0
   1aa50:	beq	1aa5c <ftello64@plt+0x91d0>
   1aa54:	add	r0, r5, #136	; 0x88
   1aa58:	bl	11520 <pthread_mutex_destroy@plt>
   1aa5c:	mov	r0, r5
   1aa60:	bl	1aa8c <ftello64@plt+0x9200>
   1aa64:	mov	r5, #0
   1aa68:	str	r5, [r4]
   1aa6c:	str	r5, [r4, #4]
   1aa70:	ldr	r0, [r4, #16]
   1aa74:	bl	15bb8 <ftello64@plt+0x432c>
   1aa78:	str	r5, [r4, #16]
   1aa7c:	ldr	r0, [r4, #20]
   1aa80:	bl	15bb8 <ftello64@plt+0x432c>
   1aa84:	str	r5, [r4, #20]
   1aa88:	pop	{r4, r5, fp, pc}
   1aa8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa90:	add	fp, sp, #28
   1aa94:	sub	sp, sp, #4
   1aa98:	mov	sl, r0
   1aa9c:	ldr	r0, [r0]
   1aaa0:	cmp	r0, #0
   1aaa4:	ldrne	r1, [sl, #8]
   1aaa8:	cmpne	r1, #0
   1aaac:	beq	1ab24 <ftello64@plt+0x9298>
   1aab0:	movw	r7, #255	; 0xff
   1aab4:	mov	r6, #0
   1aab8:	movt	r7, #4
   1aabc:	b	1aac4 <ftello64@plt+0x9238>
   1aac0:	ldr	r0, [sl]
   1aac4:	add	r1, r0, r6, lsl #3
   1aac8:	ldr	r1, [r1, #4]
   1aacc:	and	r1, r1, r7
   1aad0:	cmp	r1, #3
   1aad4:	beq	1ab0c <ftello64@plt+0x9280>
   1aad8:	cmp	r1, #6
   1aadc:	bne	1ab14 <ftello64@plt+0x9288>
   1aae0:	ldr	r5, [r0, r6, lsl #3]
   1aae4:	ldr	r0, [r5]
   1aae8:	bl	15bb8 <ftello64@plt+0x432c>
   1aaec:	ldr	r0, [r5, #4]
   1aaf0:	bl	15bb8 <ftello64@plt+0x432c>
   1aaf4:	ldr	r0, [r5, #8]
   1aaf8:	bl	15bb8 <ftello64@plt+0x432c>
   1aafc:	ldr	r0, [r5, #12]
   1ab00:	bl	15bb8 <ftello64@plt+0x432c>
   1ab04:	mov	r0, r5
   1ab08:	b	1ab10 <ftello64@plt+0x9284>
   1ab0c:	ldr	r0, [r0, r6, lsl #3]
   1ab10:	bl	15bb8 <ftello64@plt+0x432c>
   1ab14:	ldr	r0, [sl, #8]
   1ab18:	add	r6, r6, #1
   1ab1c:	cmp	r6, r0
   1ab20:	bcc	1aac0 <ftello64@plt+0x9234>
   1ab24:	ldr	r0, [sl, #12]
   1ab28:	bl	15bb8 <ftello64@plt+0x432c>
   1ab2c:	ldr	r0, [sl, #8]
   1ab30:	cmp	r0, #0
   1ab34:	beq	1aba0 <ftello64@plt+0x9314>
   1ab38:	add	r7, sl, #20
   1ab3c:	add	r8, sl, #28
   1ab40:	add	r9, sl, #24
   1ab44:	mov	r5, #0
   1ab48:	mov	r6, #8
   1ab4c:	ldr	r0, [r9]
   1ab50:	cmp	r0, #0
   1ab54:	beq	1ab60 <ftello64@plt+0x92d4>
   1ab58:	ldr	r0, [r0, r6]
   1ab5c:	bl	15bb8 <ftello64@plt+0x432c>
   1ab60:	ldr	r0, [r8]
   1ab64:	cmp	r0, #0
   1ab68:	beq	1ab74 <ftello64@plt+0x92e8>
   1ab6c:	ldr	r0, [r0, r6]
   1ab70:	bl	15bb8 <ftello64@plt+0x432c>
   1ab74:	ldr	r0, [r7]
   1ab78:	cmp	r0, #0
   1ab7c:	beq	1ab88 <ftello64@plt+0x92fc>
   1ab80:	ldr	r0, [r0, r6]
   1ab84:	bl	15bb8 <ftello64@plt+0x432c>
   1ab88:	ldr	r0, [sl, #8]
   1ab8c:	add	r5, r5, #1
   1ab90:	add	r6, r6, #12
   1ab94:	cmp	r5, r0
   1ab98:	bcc	1ab4c <ftello64@plt+0x92c0>
   1ab9c:	b	1abac <ftello64@plt+0x9320>
   1aba0:	add	r8, sl, #28
   1aba4:	add	r9, sl, #24
   1aba8:	add	r7, sl, #20
   1abac:	ldr	r0, [r7]
   1abb0:	bl	15bb8 <ftello64@plt+0x432c>
   1abb4:	ldr	r0, [r9]
   1abb8:	bl	15bb8 <ftello64@plt+0x432c>
   1abbc:	ldr	r0, [r8]
   1abc0:	bl	15bb8 <ftello64@plt+0x432c>
   1abc4:	ldr	r0, [sl]
   1abc8:	bl	15bb8 <ftello64@plt+0x432c>
   1abcc:	ldr	r5, [sl, #32]
   1abd0:	cmp	r5, #0
   1abd4:	beq	1ac34 <ftello64@plt+0x93a8>
   1abd8:	mov	r6, #0
   1abdc:	b	1abe8 <ftello64@plt+0x935c>
   1abe0:	ldr	r5, [sl, #32]
   1abe4:	add	r6, r6, #1
   1abe8:	add	r0, r6, r6, lsl #1
   1abec:	ldr	r0, [r5, r0, lsl #2]!
   1abf0:	add	r7, r5, #8
   1abf4:	cmp	r0, #1
   1abf8:	blt	1ac1c <ftello64@plt+0x9390>
   1abfc:	mov	r4, #0
   1ac00:	ldr	r0, [r7]
   1ac04:	ldr	r0, [r0, r4, lsl #2]
   1ac08:	bl	1dbd0 <ftello64@plt+0xc344>
   1ac0c:	ldr	r0, [r5]
   1ac10:	add	r4, r4, #1
   1ac14:	cmp	r4, r0
   1ac18:	blt	1ac00 <ftello64@plt+0x9374>
   1ac1c:	ldr	r0, [r7]
   1ac20:	bl	15bb8 <ftello64@plt+0x432c>
   1ac24:	ldr	r0, [sl, #68]	; 0x44
   1ac28:	cmp	r6, r0
   1ac2c:	bcc	1abe0 <ftello64@plt+0x9354>
   1ac30:	ldr	r5, [sl, #32]
   1ac34:	mov	r0, r5
   1ac38:	bl	15bb8 <ftello64@plt+0x432c>
   1ac3c:	ldr	r0, [sl, #60]	; 0x3c
   1ac40:	movw	r1, #6380	; 0x18ec
   1ac44:	movt	r1, #3
   1ac48:	cmp	r0, r1
   1ac4c:	beq	1ac54 <ftello64@plt+0x93c8>
   1ac50:	bl	15bb8 <ftello64@plt+0x432c>
   1ac54:	ldr	r0, [sl, #132]	; 0x84
   1ac58:	bl	15bb8 <ftello64@plt+0x432c>
   1ac5c:	mov	r0, sl
   1ac60:	sub	sp, fp, #28
   1ac64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ac68:	b	15bb8 <ftello64@plt+0x432c>
   1ac6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ac70:	add	fp, sp, #28
   1ac74:	sub	sp, sp, #28
   1ac78:	ldr	sl, [fp, #8]
   1ac7c:	mov	r7, #2
   1ac80:	cmp	sl, #7
   1ac84:	bhi	1ad58 <ftello64@plt+0x94cc>
   1ac88:	mov	r5, r0
   1ac8c:	ldr	r0, [r0]
   1ac90:	mov	r6, r3
   1ac94:	mov	r9, r2
   1ac98:	mov	r4, r1
   1ac9c:	tst	sl, #4
   1aca0:	str	r0, [sp, #24]
   1aca4:	bne	1acbc <ftello64@plt+0x9430>
   1aca8:	mov	r0, r4
   1acac:	bl	11718 <strlen@plt>
   1acb0:	mov	r7, r0
   1acb4:	mov	r8, #0
   1acb8:	b	1acc4 <ftello64@plt+0x9438>
   1acbc:	ldr	r8, [r6]
   1acc0:	ldr	r7, [r6, #4]
   1acc4:	movw	r0, #0
   1acc8:	movw	r1, #0
   1accc:	movt	r0, #0
   1acd0:	movt	r1, #0
   1acd4:	orrs	r0, r1, r0
   1acd8:	str	r0, [sp, #20]
   1acdc:	beq	1acec <ftello64@plt+0x9460>
   1ace0:	ldr	r0, [sp, #24]
   1ace4:	add	r0, r0, #136	; 0x88
   1ace8:	bl	1155c <pthread_mutex_lock@plt>
   1acec:	ldrb	r0, [r5, #28]
   1acf0:	tst	r0, #16
   1acf4:	bne	1ad08 <ftello64@plt+0x947c>
   1acf8:	str	r7, [sp]
   1acfc:	stmib	sp, {r7, r9}
   1ad00:	str	r6, [sp, #12]
   1ad04:	b	1ad1c <ftello64@plt+0x9490>
   1ad08:	mov	r0, #0
   1ad0c:	str	r7, [sp]
   1ad10:	str	r7, [sp, #4]
   1ad14:	str	r0, [sp, #8]
   1ad18:	str	r0, [sp, #12]
   1ad1c:	mov	r0, r5
   1ad20:	mov	r1, r4
   1ad24:	mov	r2, r7
   1ad28:	mov	r3, r8
   1ad2c:	str	sl, [sp, #16]
   1ad30:	bl	1ad64 <ftello64@plt+0x94d8>
   1ad34:	mov	r7, r0
   1ad38:	ldr	r0, [sp, #20]
   1ad3c:	cmp	r0, #0
   1ad40:	beq	1ad50 <ftello64@plt+0x94c4>
   1ad44:	ldr	r0, [sp, #24]
   1ad48:	add	r0, r0, #136	; 0x88
   1ad4c:	bl	114a8 <pthread_mutex_unlock@plt>
   1ad50:	cmp	r7, #0
   1ad54:	movwne	r7, #1
   1ad58:	mov	r0, r7
   1ad5c:	sub	sp, fp, #28
   1ad60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ad68:	add	fp, sp, #28
   1ad6c:	sub	sp, sp, #412	; 0x19c
   1ad70:	ldr	r8, [r0]
   1ad74:	str	r2, [sp, #76]	; 0x4c
   1ad78:	str	r1, [sp, #100]	; 0x64
   1ad7c:	mov	r7, r0
   1ad80:	add	r0, sp, #104	; 0x68
   1ad84:	mov	r1, #0
   1ad88:	mov	r2, #136	; 0x88
   1ad8c:	mov	r6, r3
   1ad90:	mov	r4, #0
   1ad94:	bl	1176c <memset@plt>
   1ad98:	str	r8, [sp, #188]	; 0xbc
   1ad9c:	ldr	sl, [fp, #16]
   1ada0:	ldr	ip, [fp, #8]
   1ada4:	mov	r5, #0
   1ada8:	ldr	r1, [r7, #16]
   1adac:	cmp	r1, #0
   1adb0:	beq	1adcc <ftello64@plt+0x9540>
   1adb4:	ldrb	r2, [r7, #28]
   1adb8:	and	r2, r2, #9
   1adbc:	cmp	r2, #8
   1adc0:	movne	r1, #0
   1adc4:	subs	r5, r6, ip
   1adc8:	movne	r5, r1
   1adcc:	ldr	r2, [r7, #24]
   1add0:	ldr	r1, [r7, #8]
   1add4:	mov	r9, #1
   1add8:	mvn	r3, r2
   1addc:	cmp	r2, sl
   1ade0:	addcc	r4, r3, sl
   1ade4:	cmp	r1, #0
   1ade8:	beq	1d380 <ftello64@plt+0xbaf4>
   1adec:	ldr	r1, [r8, #36]	; 0x24
   1adf0:	cmp	r1, #0
   1adf4:	ldrne	r2, [r8, #40]	; 0x28
   1adf8:	cmpne	r2, #0
   1adfc:	beq	1d380 <ftello64@plt+0xbaf4>
   1ae00:	ldr	r3, [r8, #44]	; 0x2c
   1ae04:	cmp	r3, #0
   1ae08:	movne	r0, r7
   1ae0c:	ldrne	r7, [r8, #48]	; 0x30
   1ae10:	cmpne	r7, #0
   1ae14:	beq	1d380 <ftello64@plt+0xbaf4>
   1ae18:	ldr	r1, [r1, #8]
   1ae1c:	ldr	lr, [r0, #20]
   1ae20:	mov	r7, r0
   1ae24:	cmp	r1, #0
   1ae28:	bne	1ae38 <ftello64@plt+0x95ac>
   1ae2c:	ldr	r1, [r2, #8]
   1ae30:	cmp	r1, #0
   1ae34:	beq	1c524 <ftello64@plt+0xac98>
   1ae38:	mov	r1, ip
   1ae3c:	subs	r0, sl, r4
   1ae40:	str	r1, [sp, #80]	; 0x50
   1ae44:	str	r4, [sp, #28]
   1ae48:	str	r0, [sp, #68]	; 0x44
   1ae4c:	mov	r0, #1
   1ae50:	str	r0, [sp, #52]	; 0x34
   1ae54:	bne	1ae68 <ftello64@plt+0x95dc>
   1ae58:	ldr	r0, [r8, #76]	; 0x4c
   1ae5c:	cmp	r0, #0
   1ae60:	movwne	r0, #1
   1ae64:	str	r0, [sp, #52]	; 0x34
   1ae68:	ldr	r0, [r7, #12]
   1ae6c:	ldr	r2, [r8, #92]	; 0x5c
   1ae70:	ldr	r3, [sp, #100]	; 0x64
   1ae74:	ldr	r1, [r8, #8]
   1ae78:	str	lr, [sp, #168]	; 0xa8
   1ae7c:	str	r3, [sp, #104]	; 0x68
   1ae80:	str	r2, [sp, #184]	; 0xb8
   1ae84:	ubfx	r3, r0, #22, #1
   1ae88:	and	r0, r0, #4194304	; 0x400000
   1ae8c:	ldr	r4, [sp, #76]	; 0x4c
   1ae90:	str	r8, [sp, #96]	; 0x60
   1ae94:	orrs	sl, lr, r0
   1ae98:	strb	r3, [sp, #176]	; 0xb0
   1ae9c:	add	r3, sp, #104	; 0x68
   1aea0:	movwne	sl, #1
   1aea4:	add	r3, r3, #44	; 0x2c
   1aea8:	strb	sl, [sp, #179]	; 0xb3
   1aeac:	ldrb	r0, [r8, #88]	; 0x58
   1aeb0:	vdup.32	q8, r4
   1aeb4:	add	r8, r1, #1
   1aeb8:	vst1.32	{d16-d17}, [r3]
   1aebc:	cmp	r2, r8
   1aec0:	movgt	r8, r2
   1aec4:	ubfx	r3, r0, #3, #1
   1aec8:	strb	r3, [sp, #178]	; 0xb2
   1aecc:	ubfx	r0, r0, #2, #1
   1aed0:	str	r7, [sp, #64]	; 0x40
   1aed4:	str	r5, [sp, #92]	; 0x5c
   1aed8:	str	lr, [sp, #88]	; 0x58
   1aedc:	strb	r0, [sp, #177]	; 0xb1
   1aee0:	add	r0, r4, #1
   1aee4:	cmp	r0, r8
   1aee8:	movlt	r8, r0
   1aeec:	cmp	r2, #2
   1aef0:	blt	1af24 <ftello64@plt+0x9698>
   1aef4:	mov	r9, #12
   1aef8:	cmn	r8, #-1073741823	; 0xc0000001
   1aefc:	bhi	1d32c <ftello64@plt+0xbaa0>
   1af00:	lsl	r1, r8, #2
   1af04:	mov	r0, #0
   1af08:	bl	2e9bc <ftello64@plt+0x1d130>
   1af0c:	ldr	lr, [sp, #88]	; 0x58
   1af10:	ldr	r5, [sp, #92]	; 0x5c
   1af14:	cmp	r0, #0
   1af18:	beq	1d32c <ftello64@plt+0xbaa0>
   1af1c:	ldr	r7, [sp, #64]	; 0x40
   1af20:	str	r0, [sp, #112]	; 0x70
   1af24:	ldr	r4, [sp, #96]	; 0x60
   1af28:	mov	r9, r7
   1af2c:	mov	r7, #1
   1af30:	cmp	sl, #0
   1af34:	beq	1af5c <ftello64@plt+0x96d0>
   1af38:	mov	r0, #0
   1af3c:	mov	r1, r8
   1af40:	mov	r7, #0
   1af44:	bl	2e9bc <ftello64@plt+0x1d130>
   1af48:	cmp	r0, #0
   1af4c:	beq	1d124 <ftello64@plt+0xb898>
   1af50:	ldr	r5, [sp, #92]	; 0x5c
   1af54:	ldr	lr, [sp, #88]	; 0x58
   1af58:	str	r0, [sp, #108]	; 0x6c
   1af5c:	add	r1, r4, #96	; 0x60
   1af60:	str	r8, [sp, #140]	; 0x8c
   1af64:	ldr	r0, [fp, #12]
   1af68:	cmp	r7, #0
   1af6c:	str	r1, [sp, #172]	; 0xac
   1af70:	ldrb	r1, [r4, #88]	; 0x58
   1af74:	ubfx	r1, r1, #4, #1
   1af78:	strb	r1, [sp, #182]	; 0xb6
   1af7c:	mov	r1, #0
   1af80:	beq	1af9c <ftello64@plt+0x9710>
   1af84:	ldr	r1, [sp, #100]	; 0x64
   1af88:	str	r1, [sp, #108]	; 0x6c
   1af8c:	ldr	r1, [r4, #92]	; 0x5c
   1af90:	cmp	r1, #1
   1af94:	ldr	r1, [sp, #76]	; 0x4c
   1af98:	movwgt	r1, #0
   1af9c:	str	r1, [sp, #136]	; 0x88
   1afa0:	str	r1, [sp, #132]	; 0x84
   1afa4:	str	r0, [sp, #160]	; 0xa0
   1afa8:	str	r0, [sp, #156]	; 0x9c
   1afac:	ldrb	r0, [r9, #28]
   1afb0:	lsr	r0, r0, #7
   1afb4:	strb	r0, [sp, #181]	; 0xb5
   1afb8:	mvn	r0, #0
   1afbc:	ldr	r4, [r4, #76]	; 0x4c
   1afc0:	str	r0, [sp, #196]	; 0xc4
   1afc4:	ldr	r0, [fp, #24]
   1afc8:	lsl	sl, r4, #1
   1afcc:	cmp	r4, #1
   1afd0:	str	r0, [sp, #192]	; 0xc0
   1afd4:	blt	1b024 <ftello64@plt+0x9798>
   1afd8:	movw	r0, #43690	; 0xaaaa
   1afdc:	mov	r9, #12
   1afe0:	movt	r0, #2730	; 0xaaa
   1afe4:	cmp	sl, r0
   1afe8:	bhi	1d32c <ftello64@plt+0xbaa0>
   1afec:	add	r0, r4, r4, lsl #1
   1aff0:	lsl	r0, r0, #4
   1aff4:	bl	2e98c <ftello64@plt+0x1d100>
   1aff8:	mov	r7, r0
   1affc:	str	r0, [sp, #220]	; 0xdc
   1b000:	lsl	r0, r4, #3
   1b004:	bl	2e98c <ftello64@plt+0x1d100>
   1b008:	cmp	r0, #0
   1b00c:	str	r0, [sp, #236]	; 0xec
   1b010:	beq	1d32c <ftello64@plt+0xbaa0>
   1b014:	ldr	r5, [sp, #92]	; 0x5c
   1b018:	ldr	lr, [sp, #88]	; 0x58
   1b01c:	cmp	r7, #0
   1b020:	beq	1d32c <ftello64@plt+0xbaa0>
   1b024:	mov	r0, #1
   1b028:	str	r0, [sp, #224]	; 0xe0
   1b02c:	ldr	r0, [sp, #68]	; 0x44
   1b030:	str	sl, [sp, #216]	; 0xd8
   1b034:	str	sl, [sp, #232]	; 0xe8
   1b038:	cmp	r0, #1
   1b03c:	bhi	1b050 <ftello64@plt+0x97c4>
   1b040:	ldr	r0, [sp, #96]	; 0x60
   1b044:	ldrb	r0, [r0, #88]	; 0x58
   1b048:	tst	r0, #2
   1b04c:	beq	1b07c <ftello64@plt+0x97f0>
   1b050:	mov	r9, #12
   1b054:	cmn	r8, #-1073741822	; 0xc0000002
   1b058:	bhi	1d32c <ftello64@plt+0xbaa0>
   1b05c:	mov	r0, #4
   1b060:	add	r0, r0, r8, lsl #2
   1b064:	bl	2e98c <ftello64@plt+0x1d100>
   1b068:	ldr	lr, [sp, #88]	; 0x58
   1b06c:	ldr	r5, [sp, #92]	; 0x5c
   1b070:	cmp	r0, #0
   1b074:	str	r0, [sp, #204]	; 0xcc
   1b078:	beq	1d32c <ftello64@plt+0xbaa0>
   1b07c:	ldr	r1, [fp, #24]
   1b080:	ldr	r2, [sp, #80]	; 0x50
   1b084:	str	r6, [fp, #-200]	; 0xffffff38
   1b088:	mov	r8, #1
   1b08c:	mov	r4, r6
   1b090:	mov	r0, #4
   1b094:	tst	r1, #1
   1b098:	mov	r1, #4
   1b09c:	mov	r7, r2
   1b0a0:	movweq	r1, #6
   1b0a4:	cmp	r2, r6
   1b0a8:	str	r1, [sp, #164]	; 0xa4
   1b0ac:	ldr	r1, [sp, #96]	; 0x60
   1b0b0:	mvnlt	r8, #0
   1b0b4:	movlt	r7, r6
   1b0b8:	movlt	r4, r2
   1b0bc:	cmp	r5, #0
   1b0c0:	ldr	r1, [r1, #92]	; 0x5c
   1b0c4:	str	r1, [sp, #60]	; 0x3c
   1b0c8:	beq	1b10c <ftello64@plt+0x9880>
   1b0cc:	cmp	r1, #1
   1b0d0:	beq	1b0f0 <ftello64@plt+0x9864>
   1b0d4:	ldr	r0, [sp, #64]	; 0x40
   1b0d8:	ldr	r0, [r0, #12]
   1b0dc:	and	r0, r0, #4194304	; 0x400000
   1b0e0:	orr	r0, lr, r0
   1b0e4:	clz	r0, r0
   1b0e8:	lsr	r0, r0, #5
   1b0ec:	lsl	r0, r0, #2
   1b0f0:	cmp	lr, #0
   1b0f4:	mov	r1, lr
   1b0f8:	movwne	r1, #1
   1b0fc:	cmp	r2, r6
   1b100:	orrge	r1, r1, #2
   1b104:	orr	r0, r1, r0
   1b108:	b	1b110 <ftello64@plt+0x9884>
   1b10c:	mov	r0, #8
   1b110:	add	r1, sp, #104	; 0x68
   1b114:	cmp	r2, r6
   1b118:	sub	r0, r0, #4
   1b11c:	str	r7, [sp, #48]	; 0x30
   1b120:	str	r4, [sp, #44]	; 0x2c
   1b124:	str	r8, [sp, #84]	; 0x54
   1b128:	add	r1, r1, #32
   1b12c:	str	r0, [sp, #80]	; 0x50
   1b130:	str	r1, [sp, #24]
   1b134:	sub	r1, fp, #200	; 0xc8
   1b138:	movwlt	r1, #0
   1b13c:	cmp	r1, #0
   1b140:	str	r1, [sp, #36]	; 0x24
   1b144:	movwne	r1, #1
   1b148:	str	r1, [sp, #40]	; 0x28
   1b14c:	sub	r1, fp, #192	; 0xc0
   1b150:	add	r1, r1, #16
   1b154:	str	r1, [sp, #32]
   1b158:	b	1b608 <ftello64@plt+0x9d7c>
   1b15c:	mov	r1, #0
   1b160:	sub	r0, fp, #188	; 0xbc
   1b164:	str	r6, [fp, #-192]	; 0xffffff40
   1b168:	stm	r0, {r1, r5, r8}
   1b16c:	ldr	r0, [sp, #32]
   1b170:	str	r1, [r0]
   1b174:	str	r1, [r0, #4]
   1b178:	str	r1, [r0, #8]
   1b17c:	add	r0, sp, #104	; 0x68
   1b180:	sub	r1, fp, #192	; 0xc0
   1b184:	bl	2a0a0 <ftello64@plt+0x18814>
   1b188:	mov	r9, r0
   1b18c:	mov	r0, #0
   1b190:	bl	15bb8 <ftello64@plt+0x432c>
   1b194:	cmp	r9, #0
   1b198:	bne	1b498 <ftello64@plt+0x9c0c>
   1b19c:	ldr	r0, [r6]
   1b1a0:	mov	r7, #0
   1b1a4:	cmp	r0, #0
   1b1a8:	beq	1b288 <ftello64@plt+0x99fc>
   1b1ac:	b	1c368 <ftello64@plt+0xaadc>
   1b1b0:	ldr	r1, [r7]
   1b1b4:	cmp	r1, #0
   1b1b8:	bne	1c2a8 <ftello64@plt+0xaa1c>
   1b1bc:	cmp	r3, #1
   1b1c0:	blt	1b288 <ftello64@plt+0x99fc>
   1b1c4:	ldr	r0, [sp, #204]	; 0xcc
   1b1c8:	lsl	r4, r3, #2
   1b1cc:	add	sl, r3, #1
   1b1d0:	sub	r0, r0, #4
   1b1d4:	ldr	r1, [r0, r4]
   1b1d8:	cmp	r1, #0
   1b1dc:	ldrbne	r2, [r1, #52]	; 0x34
   1b1e0:	tstne	r2, #16
   1b1e4:	bne	1b1fc <ftello64@plt+0x9970>
   1b1e8:	sub	sl, sl, #1
   1b1ec:	sub	r4, r4, #4
   1b1f0:	cmp	sl, #2
   1b1f4:	bge	1b1d4 <ftello64@plt+0x9948>
   1b1f8:	b	1b288 <ftello64@plt+0x99fc>
   1b1fc:	sub	r5, sl, #2
   1b200:	add	r9, sp, #104	; 0x68
   1b204:	mov	r0, r9
   1b208:	mov	r2, r5
   1b20c:	bl	251ec <ftello64@plt+0x13960>
   1b210:	mov	r8, r0
   1b214:	mov	r0, r7
   1b218:	mov	r1, #0
   1b21c:	mov	r2, r4
   1b220:	bl	1176c <memset@plt>
   1b224:	ldr	r0, [sp, #32]
   1b228:	mov	r1, #0
   1b22c:	str	r6, [fp, #-192]	; 0xffffff40
   1b230:	str	r7, [fp, #-188]	; 0xffffff44
   1b234:	str	r8, [fp, #-184]	; 0xffffff48
   1b238:	str	r5, [fp, #-180]	; 0xffffff4c
   1b23c:	str	r8, [sp, #56]	; 0x38
   1b240:	mov	r4, r5
   1b244:	str	r1, [r0]
   1b248:	str	r1, [r0, #4]
   1b24c:	str	r1, [r0, #8]
   1b250:	mov	r0, r9
   1b254:	sub	r1, fp, #192	; 0xc0
   1b258:	bl	2a0a0 <ftello64@plt+0x18814>
   1b25c:	mov	r9, r0
   1b260:	mov	r0, #0
   1b264:	bl	15bb8 <ftello64@plt+0x432c>
   1b268:	cmp	r9, #0
   1b26c:	bne	1b490 <ftello64@plt+0x9c04>
   1b270:	ldr	r0, [r6]
   1b274:	mov	r3, r4
   1b278:	cmp	r0, #0
   1b27c:	beq	1b1b0 <ftello64@plt+0x9924>
   1b280:	sub	r3, sl, #2
   1b284:	b	1c2a8 <ftello64@plt+0xaa1c>
   1b288:	mov	r0, r6
   1b28c:	bl	15bb8 <ftello64@plt+0x432c>
   1b290:	mov	r0, r7
   1b294:	bl	15bb8 <ftello64@plt+0x432c>
   1b298:	ldr	r8, [sp, #84]	; 0x54
   1b29c:	add	r0, sp, #104	; 0x68
   1b2a0:	bl	25390 <ftello64@plt+0x13b04>
   1b2a4:	ldr	r0, [fp, #-200]	; 0xffffff38
   1b2a8:	ldr	r4, [sp, #44]	; 0x2c
   1b2ac:	ldr	r7, [sp, #48]	; 0x30
   1b2b0:	mov	r9, #1
   1b2b4:	add	r6, r0, r8
   1b2b8:	cmp	r6, r4
   1b2bc:	str	r6, [fp, #-200]	; 0xffffff38
   1b2c0:	blt	1d32c <ftello64@plt+0xbaa0>
   1b2c4:	ldr	r5, [sp, #92]	; 0x5c
   1b2c8:	ldr	lr, [sp, #88]	; 0x58
   1b2cc:	cmp	r7, r6
   1b2d0:	bge	1b608 <ftello64@plt+0x9d7c>
   1b2d4:	b	1d32c <ftello64@plt+0xbaa0>
   1b2d8:	ldrb	r0, [sp, #182]	; 0xb6
   1b2dc:	cmp	r0, #0
   1b2e0:	bne	1b4d0 <ftello64@plt+0x9c44>
   1b2e4:	cmp	r7, #10
   1b2e8:	bne	1b430 <ftello64@plt+0x9ba4>
   1b2ec:	ldrb	r3, [sp, #181]	; 0xb5
   1b2f0:	cmp	r3, #0
   1b2f4:	movwne	r3, #2
   1b2f8:	tst	r3, #1
   1b2fc:	bne	1b42c <ftello64@plt+0x9ba0>
   1b300:	cmp	r3, #0
   1b304:	beq	1b430 <ftello64@plt+0x9ba4>
   1b308:	ands	r1, r3, #2
   1b30c:	and	r0, r3, #4
   1b310:	cmpne	r0, #0
   1b314:	bne	1b360 <ftello64@plt+0x9ad4>
   1b318:	cmp	r1, #0
   1b31c:	bne	1b370 <ftello64@plt+0x9ae4>
   1b320:	ldr	r6, [r4, #36]	; 0x24
   1b324:	cmp	r0, #0
   1b328:	beq	1b430 <ftello64@plt+0x9ba4>
   1b32c:	ldr	r2, [r6, #40]	; 0x28
   1b330:	sub	r0, fp, #196	; 0xc4
   1b334:	mov	r1, r4
   1b338:	mov	r6, lr
   1b33c:	bl	23c7c <ftello64@plt+0x123f0>
   1b340:	mov	lr, r6
   1b344:	mov	r6, r0
   1b348:	cmp	r6, #0
   1b34c:	bne	1b7d4 <ftello64@plt+0x9f48>
   1b350:	b	1d124 <ftello64@plt+0xb898>
   1b354:	ldr	r8, [sp, #84]	; 0x54
   1b358:	ldr	r1, [sp, #72]	; 0x48
   1b35c:	b	1c058 <ftello64@plt+0xa7cc>
   1b360:	ldr	r6, [r4, #48]	; 0x30
   1b364:	cmp	r6, #0
   1b368:	bne	1b7d4 <ftello64@plt+0x9f48>
   1b36c:	b	1d124 <ftello64@plt+0xb898>
   1b370:	ldr	r6, [r4, #44]	; 0x2c
   1b374:	cmp	r6, #0
   1b378:	bne	1b7d4 <ftello64@plt+0x9f48>
   1b37c:	b	1d124 <ftello64@plt+0xb898>
   1b380:	mov	ip, r4
   1b384:	cmn	ip, #1
   1b388:	beq	1b29c <ftello64@plt+0x9a10>
   1b38c:	b	1c070 <ftello64@plt+0xa7e4>
   1b390:	mov	r9, r0
   1b394:	mov	r0, r7
   1b398:	bl	15bb8 <ftello64@plt+0x432c>
   1b39c:	cmp	r9, #0
   1b3a0:	beq	1c368 <ftello64@plt+0xaadc>
   1b3a4:	b	1b4a0 <ftello64@plt+0x9c14>
   1b3a8:	ldr	r8, [sp, #84]	; 0x54
   1b3ac:	cmn	r7, #1
   1b3b0:	ble	1b43c <ftello64@plt+0x9bb0>
   1b3b4:	mov	r0, #1
   1b3b8:	mov	ip, lr
   1b3bc:	str	r0, [sp, #56]	; 0x38
   1b3c0:	ldr	r0, [sp, #52]	; 0x34
   1b3c4:	cmp	r0, #0
   1b3c8:	beq	1b480 <ftello64@plt+0x9bf4>
   1b3cc:	b	1b818 <ftello64@plt+0x9f8c>
   1b3d0:	ldr	r0, [r6, #8]
   1b3d4:	cmp	r0, #1
   1b3d8:	blt	1b5b4 <ftello64@plt+0x9d28>
   1b3dc:	ldr	r4, [sp, #188]	; 0xbc
   1b3e0:	mov	r7, #0
   1b3e4:	b	1b518 <ftello64@plt+0x9c8c>
   1b3e8:	ldr	r1, [sp, #76]	; 0x4c
   1b3ec:	mov	r0, #0
   1b3f0:	mov	r6, r7
   1b3f4:	cmp	r7, r1
   1b3f8:	ldr	r1, [sp, #100]	; 0x64
   1b3fc:	ldrblt	r0, [r1, r7]
   1b400:	cmp	lr, #0
   1b404:	ldrbne	r0, [lr, r0]
   1b408:	ldrb	r0, [r5, r0]
   1b40c:	cmp	r0, #0
   1b410:	bne	1b770 <ftello64@plt+0x9ee4>
   1b414:	b	1d414 <ftello64@plt+0xbb88>
   1b418:	ldr	r0, [sp, #192]	; 0xc0
   1b41c:	and	r0, r0, #2
   1b420:	eor	r3, r0, #10
   1b424:	tst	r3, #1
   1b428:	beq	1b300 <ftello64@plt+0x9a74>
   1b42c:	ldr	r6, [r4, #40]	; 0x28
   1b430:	cmp	r6, #0
   1b434:	bne	1b7d4 <ftello64@plt+0x9f48>
   1b438:	b	1d124 <ftello64@plt+0xb898>
   1b43c:	add	r0, sp, #104	; 0x68
   1b440:	mov	r1, r6
   1b444:	mov	r2, lr
   1b448:	mov	r4, lr
   1b44c:	bl	251ec <ftello64@plt+0x13960>
   1b450:	clz	r1, r0
   1b454:	cmp	r0, #0
   1b458:	mov	ip, r4
   1b45c:	mov	lr, r4
   1b460:	lsr	r2, r1, #5
   1b464:	ldr	r1, [sp, #52]	; 0x34
   1b468:	movwne	r0, #1
   1b46c:	mvneq	ip, #0
   1b470:	str	r0, [sp, #56]	; 0x38
   1b474:	orr	r1, r1, r2
   1b478:	cmp	r1, #0
   1b47c:	bne	1b818 <ftello64@plt+0x9f8c>
   1b480:	mov	ip, lr
   1b484:	cmn	ip, #1
   1b488:	beq	1b29c <ftello64@plt+0x9a10>
   1b48c:	b	1c070 <ftello64@plt+0xa7e4>
   1b490:	str	r7, [sp, #20]
   1b494:	b	1b4a0 <ftello64@plt+0x9c14>
   1b498:	mov	r0, #0
   1b49c:	str	r0, [sp, #20]
   1b4a0:	mov	r0, r6
   1b4a4:	bl	15bb8 <ftello64@plt+0x432c>
   1b4a8:	ldr	r0, [sp, #20]
   1b4ac:	bl	15bb8 <ftello64@plt+0x432c>
   1b4b0:	ldr	r7, [sp, #68]	; 0x44
   1b4b4:	ldr	r6, [sp, #64]	; 0x40
   1b4b8:	ldr	r8, [sp, #84]	; 0x54
   1b4bc:	cmp	r9, #0
   1b4c0:	beq	1c398 <ftello64@plt+0xab0c>
   1b4c4:	cmp	r9, #1
   1b4c8:	beq	1b29c <ftello64@plt+0x9a10>
   1b4cc:	b	1d32c <ftello64@plt+0xbaa0>
   1b4d0:	mov	r0, r7
   1b4d4:	mov	r9, lr
   1b4d8:	bl	1173c <iswalnum@plt>
   1b4dc:	mov	lr, r9
   1b4e0:	cmp	r7, #95	; 0x5f
   1b4e4:	beq	1b42c <ftello64@plt+0x9ba0>
   1b4e8:	cmp	r0, #0
   1b4ec:	beq	1b2e4 <ftello64@plt+0x9a58>
   1b4f0:	b	1b42c <ftello64@plt+0x9ba0>
   1b4f4:	ldr	r0, [sp, #236]	; 0xec
   1b4f8:	lsl	r1, r9, #3
   1b4fc:	bl	2e9bc <ftello64@plt+0x1d130>
   1b500:	cmp	r0, #0
   1b504:	beq	1b600 <ftello64@plt+0x9d74>
   1b508:	str	r0, [sp, #236]	; 0xec
   1b50c:	lsl	r0, r9, #1
   1b510:	str	r0, [sp, #232]	; 0xe8
   1b514:	b	1b564 <ftello64@plt+0x9cd8>
   1b518:	ldr	r1, [r6, #12]
   1b51c:	ldr	r5, [r1, r7, lsl #2]
   1b520:	ldr	r1, [r4]
   1b524:	add	r2, r1, r5, lsl #3
   1b528:	ldrb	r2, [r2, #4]
   1b52c:	cmp	r2, #8
   1b530:	bne	1b5a8 <ftello64@plt+0x9d1c>
   1b534:	ldr	r1, [r1, r5, lsl #3]
   1b538:	cmp	r1, #31
   1b53c:	bgt	1b5a8 <ftello64@plt+0x9d1c>
   1b540:	ldr	r2, [r4, #80]	; 0x50
   1b544:	mov	r3, #1
   1b548:	tst	r2, r3, lsl r1
   1b54c:	beq	1b5a8 <ftello64@plt+0x9d1c>
   1b550:	ldr	r9, [sp, #228]	; 0xe4
   1b554:	ldr	r0, [sp, #232]	; 0xe8
   1b558:	mov	r8, lr
   1b55c:	cmp	r9, r0
   1b560:	beq	1b4f4 <ftello64@plt+0x9c68>
   1b564:	mov	r0, #1
   1b568:	mov	r1, #24
   1b56c:	bl	2e938 <ftello64@plt+0x1d0ac>
   1b570:	ldr	r1, [sp, #228]	; 0xe4
   1b574:	ldr	r2, [sp, #236]	; 0xec
   1b578:	str	r0, [r2, r1, lsl #2]
   1b57c:	ldr	r0, [sp, #236]	; 0xec
   1b580:	ldr	r0, [r0, r1, lsl #2]
   1b584:	cmp	r0, #0
   1b588:	beq	1b600 <ftello64@plt+0x9d74>
   1b58c:	add	r1, r1, #1
   1b590:	str	r5, [r0, #4]
   1b594:	mov	lr, r8
   1b598:	str	r1, [sp, #228]	; 0xe4
   1b59c:	mov	r1, #0
   1b5a0:	str	r1, [r0]
   1b5a4:	ldr	r0, [r6, #8]
   1b5a8:	add	r7, r7, #1
   1b5ac:	cmp	r7, r0
   1b5b0:	blt	1b518 <ftello64@plt+0x9c8c>
   1b5b4:	mov	sl, #0
   1b5b8:	str	sl, [fp, #-196]	; 0xffffff3c
   1b5bc:	ldrb	r0, [r6, #52]	; 0x34
   1b5c0:	tst	r0, #64	; 0x40
   1b5c4:	beq	1b7f8 <ftello64@plt+0x9f6c>
   1b5c8:	add	r1, r6, #4
   1b5cc:	add	r0, sp, #104	; 0x68
   1b5d0:	mov	r4, lr
   1b5d4:	bl	25620 <ftello64@plt+0x13d94>
   1b5d8:	mov	sl, #0
   1b5dc:	mov	lr, r4
   1b5e0:	cmp	r0, #0
   1b5e4:	str	r0, [fp, #-196]	; 0xffffff3c
   1b5e8:	beq	1b7f8 <ftello64@plt+0x9f6c>
   1b5ec:	ldr	r8, [sp, #84]	; 0x54
   1b5f0:	mov	ip, r0
   1b5f4:	cmn	ip, #1
   1b5f8:	beq	1b29c <ftello64@plt+0x9a10>
   1b5fc:	b	1c070 <ftello64@plt+0xa7e4>
   1b600:	mov	ip, #12
   1b604:	b	1c078 <ftello64@plt+0xa7ec>
   1b608:	ldr	r1, [sp, #80]	; 0x50
   1b60c:	cmp	r1, #4
   1b610:	bhi	1b680 <ftello64@plt+0x9df4>
   1b614:	add	r0, pc, #0
   1b618:	ldr	pc, [r0, r1, lsl #2]
   1b61c:	andeq	fp, r1, r0, lsr r6
   1b620:	andeq	fp, r1, r0, lsr r6
   1b624:	andeq	fp, r1, r8, lsl #14
   1b628:	andeq	fp, r1, r8, lsr r7
   1b62c:	andeq	fp, r1, r0, ror r7
   1b630:	mov	r9, #1
   1b634:	cmp	r6, r4
   1b638:	blt	1d32c <ftello64@plt+0xbaa0>
   1b63c:	cmp	lr, #0
   1b640:	beq	1c1b8 <ftello64@plt+0xa92c>
   1b644:	ldr	r1, [sp, #76]	; 0x4c
   1b648:	mov	r0, #0
   1b64c:	cmp	r6, r1
   1b650:	ldrlt	r0, [sp, #100]	; 0x64
   1b654:	ldrblt	r0, [r0, r6]
   1b658:	ldrb	r0, [lr, r0]
   1b65c:	ldrb	r0, [r5, r0]
   1b660:	cmp	r0, #0
   1b664:	bne	1b770 <ftello64@plt+0x9ee4>
   1b668:	sub	r0, r6, #1
   1b66c:	cmp	r6, r4
   1b670:	mov	r6, r0
   1b674:	str	r0, [fp, #-200]	; 0xffffff38
   1b678:	bgt	1b648 <ftello64@plt+0x9dbc>
   1b67c:	b	1d32c <ftello64@plt+0xbaa0>
   1b680:	ldr	r0, [sp, #128]	; 0x80
   1b684:	ldr	r2, [sp, #136]	; 0x88
   1b688:	sub	r1, r6, r0
   1b68c:	cmp	r1, r2
   1b690:	bcs	1b6d4 <ftello64@plt+0x9e48>
   1b694:	ldr	r3, [sp, #132]	; 0x84
   1b698:	mov	r2, #0
   1b69c:	cmp	r1, r3
   1b6a0:	ldrcc	r2, [sp, #108]	; 0x6c
   1b6a4:	ldrbcc	r2, [r2, r1]
   1b6a8:	ldrb	r1, [r5, r2]
   1b6ac:	cmp	r1, #0
   1b6b0:	bne	1b770 <ftello64@plt+0x9ee4>
   1b6b4:	add	r6, r6, r8
   1b6b8:	mov	r9, #1
   1b6bc:	cmp	r6, r4
   1b6c0:	str	r6, [fp, #-200]	; 0xffffff38
   1b6c4:	blt	1d32c <ftello64@plt+0xbaa0>
   1b6c8:	cmp	r6, r7
   1b6cc:	ble	1b684 <ftello64@plt+0x9df8>
   1b6d0:	b	1d32c <ftello64@plt+0xbaa0>
   1b6d4:	ldr	r2, [fp, #24]
   1b6d8:	add	r0, sp, #104	; 0x68
   1b6dc:	mov	r1, r6
   1b6e0:	bl	2477c <ftello64@plt+0x12ef0>
   1b6e4:	cmp	r0, #0
   1b6e8:	bne	1d134 <ftello64@plt+0xb8a8>
   1b6ec:	ldr	r0, [sp, #128]	; 0x80
   1b6f0:	ldr	r6, [fp, #-200]	; 0xffffff38
   1b6f4:	ldr	r5, [sp, #92]	; 0x5c
   1b6f8:	ldr	r7, [sp, #48]	; 0x30
   1b6fc:	ldr	r4, [sp, #44]	; 0x2c
   1b700:	sub	r1, r6, r0
   1b704:	b	1b694 <ftello64@plt+0x9e08>
   1b708:	ldr	r1, [sp, #100]	; 0x64
   1b70c:	cmp	r6, r7
   1b710:	bge	1b768 <ftello64@plt+0x9edc>
   1b714:	ldrb	r0, [r1, r6]
   1b718:	ldrb	r0, [r5, r0]
   1b71c:	cmp	r0, #0
   1b720:	bne	1b768 <ftello64@plt+0x9edc>
   1b724:	add	r6, r6, #1
   1b728:	cmp	r6, r7
   1b72c:	str	r6, [fp, #-200]	; 0xffffff38
   1b730:	blt	1b714 <ftello64@plt+0x9e88>
   1b734:	b	1b768 <ftello64@plt+0x9edc>
   1b738:	cmp	r6, r7
   1b73c:	bge	1b768 <ftello64@plt+0x9edc>
   1b740:	ldr	r1, [sp, #100]	; 0x64
   1b744:	ldrb	r0, [r1, r6]
   1b748:	ldrb	r0, [lr, r0]
   1b74c:	ldrb	r0, [r5, r0]
   1b750:	cmp	r0, #0
   1b754:	bne	1b768 <ftello64@plt+0x9edc>
   1b758:	add	r6, r6, #1
   1b75c:	cmp	r6, r7
   1b760:	str	r6, [fp, #-200]	; 0xffffff38
   1b764:	blt	1b744 <ftello64@plt+0x9eb8>
   1b768:	cmp	r6, r7
   1b76c:	beq	1b3e8 <ftello64@plt+0x9b5c>
   1b770:	ldr	r2, [fp, #24]
   1b774:	add	r0, sp, #104	; 0x68
   1b778:	mov	r1, r6
   1b77c:	bl	2477c <ftello64@plt+0x12ef0>
   1b780:	cmp	r0, #0
   1b784:	bne	1d134 <ftello64@plt+0xb8a8>
   1b788:	ldr	r0, [sp, #60]	; 0x3c
   1b78c:	cmp	r0, #1
   1b790:	ldrne	r0, [sp, #132]	; 0x84
   1b794:	cmpne	r0, #0
   1b798:	bne	1c0dc <ftello64@plt+0xa850>
   1b79c:	mov	r0, #0
   1b7a0:	str	r0, [sp, #212]	; 0xd4
   1b7a4:	str	r0, [sp, #224]	; 0xe0
   1b7a8:	str	r0, [sp, #208]	; 0xd0
   1b7ac:	str	r0, [fp, #-196]	; 0xffffff3c
   1b7b0:	ldr	r4, [sp, #188]	; 0xbc
   1b7b4:	ldr	lr, [sp, #144]	; 0x90
   1b7b8:	ldr	r6, [r4, #36]	; 0x24
   1b7bc:	ldrsb	r0, [r6, #52]	; 0x34
   1b7c0:	cmn	r0, #1
   1b7c4:	ble	1c0f0 <ftello64@plt+0xa864>
   1b7c8:	ldr	r5, [sp, #40]	; 0x28
   1b7cc:	cmp	r6, #0
   1b7d0:	beq	1d124 <ftello64@plt+0xb898>
   1b7d4:	ldr	r0, [sp, #204]	; 0xcc
   1b7d8:	mov	sl, r5
   1b7dc:	cmp	r0, #0
   1b7e0:	beq	1b7f8 <ftello64@plt+0x9f6c>
   1b7e4:	str	r6, [r0, lr, lsl #2]
   1b7e8:	mov	sl, r5
   1b7ec:	ldr	r0, [r4, #76]	; 0x4c
   1b7f0:	cmp	r0, #0
   1b7f4:	bne	1b3d0 <ftello64@plt+0x9b44>
   1b7f8:	ldrb	r0, [r6, #52]	; 0x34
   1b7fc:	sxtb	r7, r0
   1b800:	tst	r0, #16
   1b804:	bne	1b3a8 <ftello64@plt+0x9b1c>
   1b808:	ldr	r8, [sp, #84]	; 0x54
   1b80c:	mov	r0, #0
   1b810:	mvn	ip, #0
   1b814:	str	r0, [sp, #56]	; 0x38
   1b818:	ldr	r4, [sp, #144]	; 0x90
   1b81c:	ldr	r0, [sp, #160]	; 0xa0
   1b820:	cmp	r0, r4
   1b824:	ble	1c044 <ftello64@plt+0xa7b8>
   1b828:	ldr	r1, [sp, #36]	; 0x24
   1b82c:	b	1bf1c <ftello64@plt+0xa690>
   1b830:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1b834:	cmp	r0, #0
   1b838:	bne	1d124 <ftello64@plt+0xb898>
   1b83c:	ldr	r0, [sp, #56]	; 0x38
   1b840:	ldr	r1, [sp, #52]	; 0x34
   1b844:	clz	r0, r0
   1b848:	lsr	r0, r0, #5
   1b84c:	orr	r0, r1, r0
   1b850:	cmp	r0, #1
   1b854:	bne	1b354 <ftello64@plt+0x9ac8>
   1b858:	ldr	r0, [sp, #204]	; 0xcc
   1b85c:	cmp	r0, #0
   1b860:	beq	1b354 <ftello64@plt+0x9ac8>
   1b864:	mov	r5, lr
   1b868:	b	1b8d4 <ftello64@plt+0xa048>
   1b86c:	ldr	r4, [sp, #144]	; 0x90
   1b870:	ldr	r8, [sp, #84]	; 0x54
   1b874:	cmn	r7, #1
   1b878:	bgt	1b8a0 <ftello64@plt+0xa014>
   1b87c:	add	r0, sp, #104	; 0x68
   1b880:	mov	r1, r6
   1b884:	mov	r2, r4
   1b888:	mov	r9, ip
   1b88c:	mov	r5, lr
   1b890:	bl	251ec <ftello64@plt+0x13960>
   1b894:	mov	lr, r5
   1b898:	cmp	r0, #0
   1b89c:	beq	1b93c <ftello64@plt+0xa0b0>
   1b8a0:	ldr	r0, [sp, #52]	; 0x34
   1b8a4:	cmp	r0, #0
   1b8a8:	beq	1b380 <ftello64@plt+0x9af4>
   1b8ac:	mov	r0, #1
   1b8b0:	mov	r1, #0
   1b8b4:	mov	ip, r4
   1b8b8:	str	r0, [sp, #56]	; 0x38
   1b8bc:	ldr	r0, [sp, #160]	; 0xa0
   1b8c0:	cmp	r0, r4
   1b8c4:	bgt	1bf1c <ftello64@plt+0xa690>
   1b8c8:	b	1c058 <ftello64@plt+0xa7cc>
   1b8cc:	ldr	r0, [sp, #204]	; 0xcc
   1b8d0:	mov	ip, r4
   1b8d4:	ldr	r2, [sp, #144]	; 0x90
   1b8d8:	ldr	r1, [sp, #208]	; 0xd0
   1b8dc:	add	r2, r2, #1
   1b8e0:	sub	r3, r2, #1
   1b8e4:	cmp	r3, r1
   1b8e8:	bge	1c04c <ftello64@plt+0xa7c0>
   1b8ec:	str	r2, [sp, #144]	; 0x90
   1b8f0:	ldr	r3, [r0, r2, lsl #2]
   1b8f4:	add	r2, r2, #1
   1b8f8:	cmp	r3, #0
   1b8fc:	beq	1b8e0 <ftello64@plt+0xa054>
   1b900:	sub	r0, fp, #196	; 0xc4
   1b904:	add	r1, sp, #104	; 0x68
   1b908:	mov	r2, #0
   1b90c:	mov	r4, ip
   1b910:	bl	26268 <ftello64@plt+0x149dc>
   1b914:	cmp	r0, #0
   1b918:	mov	r6, r0
   1b91c:	ldreq	r0, [fp, #-196]	; 0xffffff3c
   1b920:	cmpeq	r0, #0
   1b924:	beq	1b8cc <ftello64@plt+0xa040>
   1b928:	cmp	r6, #0
   1b92c:	mov	ip, r4
   1b930:	mov	lr, r5
   1b934:	bne	1c004 <ftello64@plt+0xa778>
   1b938:	b	1b354 <ftello64@plt+0x9ac8>
   1b93c:	ldr	r1, [sp, #72]	; 0x48
   1b940:	mov	ip, r9
   1b944:	ldr	r0, [sp, #160]	; 0xa0
   1b948:	cmp	r0, r4
   1b94c:	bgt	1bf1c <ftello64@plt+0xa690>
   1b950:	b	1c058 <ftello64@plt+0xa7cc>
   1b954:	add	r1, r4, #2
   1b958:	add	r0, sp, #104	; 0x68
   1b95c:	mov	r4, ip
   1b960:	mov	r5, lr
   1b964:	bl	26058 <ftello64@plt+0x147cc>
   1b968:	cmp	r0, #0
   1b96c:	str	r0, [fp, #-196]	; 0xffffff3c
   1b970:	bne	1d124 <ftello64@plt+0xb898>
   1b974:	ldrb	r7, [r8, #52]	; 0x34
   1b978:	mov	lr, r5
   1b97c:	mov	ip, r4
   1b980:	tst	r7, #32
   1b984:	beq	1bf5c <ftello64@plt+0xa6d0>
   1b988:	ldr	r0, [r8, #8]
   1b98c:	cmp	r0, #1
   1b990:	blt	1bdc4 <ftello64@plt+0xa538>
   1b994:	ldr	r0, [sp, #188]	; 0xbc
   1b998:	mov	r6, #0
   1b99c:	str	r0, [sp, #20]
   1b9a0:	stmib	sp, {sl, lr}
   1b9a4:	str	r8, [sp, #12]
   1b9a8:	b	1bd88 <ftello64@plt+0xa4fc>
   1b9ac:	movw	r0, #65280	; 0xff00
   1b9b0:	movt	r0, #3
   1b9b4:	tst	r7, r0
   1b9b8:	beq	1badc <ftello64@plt+0xa250>
   1b9bc:	ldr	r0, [sp, #144]	; 0x90
   1b9c0:	cmn	r0, #1
   1b9c4:	ble	1ba08 <ftello64@plt+0xa17c>
   1b9c8:	ldr	r1, [sp, #152]	; 0x98
   1b9cc:	mov	r8, sl
   1b9d0:	cmp	r1, r0
   1b9d4:	beq	1bcf0 <ftello64@plt+0xa464>
   1b9d8:	ldr	r1, [sp, #184]	; 0xb8
   1b9dc:	cmp	r1, #2
   1b9e0:	blt	1ba20 <ftello64@plt+0xa194>
   1b9e4:	ldr	r1, [sp, #112]	; 0x70
   1b9e8:	mov	sl, r8
   1b9ec:	ldr	r4, [r1, r0, lsl #2]
   1b9f0:	cmn	r4, #1
   1b9f4:	bne	1ba5c <ftello64@plt+0xa1d0>
   1b9f8:	sub	r2, r0, #1
   1b9fc:	cmp	r0, #0
   1ba00:	mov	r0, r2
   1ba04:	bgt	1b9ec <ftello64@plt+0xa160>
   1ba08:	ldr	r1, [sp, #164]	; 0xa4
   1ba0c:	and	r0, r1, #1
   1ba10:	tst	r7, #1024	; 0x400
   1ba14:	eor	r2, r0, #1
   1ba18:	bne	1ba90 <ftello64@plt+0xa204>
   1ba1c:	b	1ba98 <ftello64@plt+0xa20c>
   1ba20:	ldr	r1, [sp, #108]	; 0x6c
   1ba24:	ldr	r2, [sp, #172]	; 0xac
   1ba28:	mov	sl, r8
   1ba2c:	ldrb	r0, [r1, r0]
   1ba30:	ubfx	r1, r0, #5, #3
   1ba34:	and	r5, r0, #31
   1ba38:	ldr	r3, [r2, r1, lsl #2]
   1ba3c:	mov	r1, #1
   1ba40:	mov	r2, #0
   1ba44:	tst	r3, r1, lsl r5
   1ba48:	bne	1ba98 <ftello64@plt+0xa20c>
   1ba4c:	mov	r1, #0
   1ba50:	cmp	r0, #10
   1ba54:	beq	1ba74 <ftello64@plt+0xa1e8>
   1ba58:	b	1ba80 <ftello64@plt+0xa1f4>
   1ba5c:	ldrb	r0, [sp, #182]	; 0xb6
   1ba60:	cmp	r0, #0
   1ba64:	bne	1bd24 <ftello64@plt+0xa498>
   1ba68:	mov	r1, #0
   1ba6c:	cmp	r4, #10
   1ba70:	bne	1ba80 <ftello64@plt+0xa1f4>
   1ba74:	ldrb	r1, [sp, #181]	; 0xb5
   1ba78:	cmp	r1, #0
   1ba7c:	movwne	r1, #2
   1ba80:	and	r0, r1, #1
   1ba84:	tst	r7, #1024	; 0x400
   1ba88:	eor	r2, r0, #1
   1ba8c:	beq	1ba98 <ftello64@plt+0xa20c>
   1ba90:	cmp	r0, #0
   1ba94:	beq	1bdb0 <ftello64@plt+0xa524>
   1ba98:	ldr	r0, [sp, #20]
   1ba9c:	ldr	r4, [sp, #16]
   1baa0:	cmp	r2, #0
   1baa4:	ldr	r0, [r0]
   1baa8:	add	r0, r0, r4, lsl #3
   1baac:	ldr	r0, [r0, #4]
   1bab0:	bne	1babc <ftello64@plt+0xa230>
   1bab4:	ands	r2, r0, #2048	; 0x800
   1bab8:	bne	1bdb0 <ftello64@plt+0xa524>
   1babc:	tst	r1, #2
   1bac0:	bne	1bacc <ftello64@plt+0xa240>
   1bac4:	ands	r2, r0, #8192	; 0x2000
   1bac8:	bne	1bdb0 <ftello64@plt+0xa524>
   1bacc:	tst	r1, #8
   1bad0:	bne	1badc <ftello64@plt+0xa250>
   1bad4:	ands	r0, r0, #32768	; 0x8000
   1bad8:	bne	1bdb0 <ftello64@plt+0xa524>
   1badc:	ldr	r3, [sp, #144]	; 0x90
   1bae0:	ldr	r0, [sp, #20]
   1bae4:	ldr	r1, [sp, #16]
   1bae8:	add	r2, sp, #104	; 0x68
   1baec:	mov	r5, ip
   1baf0:	bl	27dd0 <ftello64@plt+0x16544>
   1baf4:	ldmib	sp, {sl, lr}
   1baf8:	mov	ip, r5
   1bafc:	cmp	r0, #0
   1bb00:	beq	1bdb0 <ftello64@plt+0xa524>
   1bb04:	ldr	r1, [sp, #224]	; 0xe0
   1bb08:	cmp	r1, r0
   1bb0c:	movlt	r1, r0
   1bb10:	str	r1, [sp, #224]	; 0xe0
   1bb14:	ldr	r3, [sp, #144]	; 0x90
   1bb18:	ldr	r2, [sp, #140]	; 0x8c
   1bb1c:	ldr	r1, [sp, #152]	; 0x98
   1bb20:	ldr	r4, [sp, #208]	; 0xd0
   1bb24:	add	r3, r3, r0
   1bb28:	cmp	r2, r3
   1bb2c:	mov	r8, r3
   1bb30:	cmple	r2, r1
   1bb34:	blt	1bb48 <ftello64@plt+0xa2bc>
   1bb38:	ldr	r0, [sp, #132]	; 0x84
   1bb3c:	cmp	r0, r3
   1bb40:	cmple	r0, r1
   1bb44:	bge	1bb60 <ftello64@plt+0xa2d4>
   1bb48:	add	r1, r3, #1
   1bb4c:	add	r0, sp, #104	; 0x68
   1bb50:	bl	26058 <ftello64@plt+0x147cc>
   1bb54:	mov	r3, r8
   1bb58:	cmp	r0, #0
   1bb5c:	bne	1bea4 <ftello64@plt+0xa618>
   1bb60:	cmp	r3, r4
   1bb64:	ble	1bb8c <ftello64@plt+0xa300>
   1bb68:	sub	r0, r3, r4
   1bb6c:	mov	r1, #0
   1bb70:	lsl	r2, r0, #2
   1bb74:	ldr	r0, [sp, #204]	; 0xcc
   1bb78:	add	r0, r0, r4, lsl #2
   1bb7c:	add	r0, r0, #4
   1bb80:	bl	1176c <memset@plt>
   1bb84:	mov	r3, r8
   1bb88:	str	r8, [sp, #208]	; 0xd0
   1bb8c:	mov	r0, #0
   1bb90:	ldr	r1, [sp, #20]
   1bb94:	ldr	r2, [sp, #16]
   1bb98:	str	r0, [fp, #-48]	; 0xffffffd0
   1bb9c:	ldr	r0, [sp, #204]	; 0xcc
   1bba0:	ldr	r7, [r0, r3, lsl #2]
   1bba4:	ldr	r0, [r1, #12]
   1bba8:	ldr	r1, [r1, #24]
   1bbac:	ldr	r0, [r0, r2, lsl #2]
   1bbb0:	cmp	r7, #0
   1bbb4:	add	r0, r0, r0, lsl #1
   1bbb8:	add	r2, r1, r0, lsl #2
   1bbbc:	beq	1bbe0 <ftello64@plt+0xa354>
   1bbc0:	ldr	r1, [r7, #40]	; 0x28
   1bbc4:	sub	r0, fp, #192	; 0xc0
   1bbc8:	bl	264bc <ftello64@plt+0x14c30>
   1bbcc:	mov	r3, r8
   1bbd0:	cmp	r0, #0
   1bbd4:	str	r0, [fp, #-48]	; 0xffffffd0
   1bbd8:	beq	1bbf0 <ftello64@plt+0xa364>
   1bbdc:	b	1bea8 <ftello64@plt+0xa61c>
   1bbe0:	vldr	d16, [r2]
   1bbe4:	ldr	r0, [r2, #8]
   1bbe8:	str	r0, [fp, #-184]	; 0xffffff48
   1bbec:	vstr	d16, [fp, #-192]	; 0xffffff40
   1bbf0:	cmp	r3, #0
   1bbf4:	ble	1bc38 <ftello64@plt+0xa3ac>
   1bbf8:	ldr	r1, [sp, #152]	; 0x98
   1bbfc:	sub	r0, r3, #1
   1bc00:	cmp	r1, r0
   1bc04:	beq	1bd14 <ftello64@plt+0xa488>
   1bc08:	ldr	r1, [sp, #184]	; 0xb8
   1bc0c:	cmp	r1, #2
   1bc10:	blt	1bc40 <ftello64@plt+0xa3b4>
   1bc14:	ldr	r0, [sp, #112]	; 0x70
   1bc18:	mov	r1, r3
   1bc1c:	sub	r0, r0, #4
   1bc20:	ldr	r4, [r0, r1, lsl #2]
   1bc24:	cmn	r4, #1
   1bc28:	bne	1bc74 <ftello64@plt+0xa3e8>
   1bc2c:	sub	r1, r1, #1
   1bc30:	cmp	r1, #0
   1bc34:	bgt	1bc20 <ftello64@plt+0xa394>
   1bc38:	ldr	r3, [sp, #164]	; 0xa4
   1bc3c:	b	1bc98 <ftello64@plt+0xa40c>
   1bc40:	ldr	r1, [sp, #108]	; 0x6c
   1bc44:	ldr	r2, [sp, #172]	; 0xac
   1bc48:	mov	r3, #1
   1bc4c:	ldrb	r0, [r1, r0]
   1bc50:	ubfx	r1, r0, #5, #3
   1bc54:	ldr	r1, [r2, r1, lsl #2]
   1bc58:	and	r2, r0, #31
   1bc5c:	tst	r1, r3, lsl r2
   1bc60:	bne	1bc98 <ftello64@plt+0xa40c>
   1bc64:	mov	r3, #0
   1bc68:	cmp	r0, #10
   1bc6c:	beq	1bc8c <ftello64@plt+0xa400>
   1bc70:	b	1bc98 <ftello64@plt+0xa40c>
   1bc74:	ldrb	r0, [sp, #182]	; 0xb6
   1bc78:	cmp	r0, #0
   1bc7c:	bne	1bd58 <ftello64@plt+0xa4cc>
   1bc80:	mov	r3, #0
   1bc84:	cmp	r4, #10
   1bc88:	bne	1bc98 <ftello64@plt+0xa40c>
   1bc8c:	ldrb	r3, [sp, #181]	; 0xb5
   1bc90:	cmp	r3, #0
   1bc94:	movwne	r3, #2
   1bc98:	ldr	r1, [sp, #20]
   1bc9c:	sub	r0, fp, #48	; 0x30
   1bca0:	sub	r2, fp, #192	; 0xc0
   1bca4:	bl	23c7c <ftello64@plt+0x123f0>
   1bca8:	ldr	r1, [sp, #204]	; 0xcc
   1bcac:	mov	r2, r8
   1bcb0:	cmp	r7, #0
   1bcb4:	str	r0, [r1, r8, lsl #2]
   1bcb8:	beq	1bcc8 <ftello64@plt+0xa43c>
   1bcbc:	ldr	r0, [fp, #-184]	; 0xffffff48
   1bcc0:	bl	15bb8 <ftello64@plt+0x432c>
   1bcc4:	mov	r2, r8
   1bcc8:	ldr	r0, [sp, #204]	; 0xcc
   1bccc:	mov	ip, r5
   1bcd0:	ldr	r0, [r0, r2, lsl #2]
   1bcd4:	ldmib	sp, {sl, lr}
   1bcd8:	cmp	r0, #0
   1bcdc:	bne	1bdb0 <ftello64@plt+0xa524>
   1bce0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1bce4:	cmp	r0, #0
   1bce8:	beq	1bdb0 <ftello64@plt+0xa524>
   1bcec:	b	1beb0 <ftello64@plt+0xa624>
   1bcf0:	ldr	r0, [sp, #192]	; 0xc0
   1bcf4:	mov	sl, r8
   1bcf8:	and	r0, r0, #2
   1bcfc:	eor	r1, r0, #10
   1bd00:	and	r0, r1, #1
   1bd04:	tst	r7, #1024	; 0x400
   1bd08:	eor	r2, r0, #1
   1bd0c:	bne	1ba90 <ftello64@plt+0xa204>
   1bd10:	b	1ba98 <ftello64@plt+0xa20c>
   1bd14:	ldr	r0, [sp, #192]	; 0xc0
   1bd18:	and	r0, r0, #2
   1bd1c:	eor	r3, r0, #10
   1bd20:	b	1bc98 <ftello64@plt+0xa40c>
   1bd24:	mov	r0, r4
   1bd28:	mov	r5, ip
   1bd2c:	bl	1173c <iswalnum@plt>
   1bd30:	mov	r1, #1
   1bd34:	mov	r2, #0
   1bd38:	cmp	r4, #95	; 0x5f
   1bd3c:	beq	1bd78 <ftello64@plt+0xa4ec>
   1bd40:	ldr	lr, [sp, #8]
   1bd44:	cmp	r0, #0
   1bd48:	mov	ip, r5
   1bd4c:	mov	sl, r8
   1bd50:	beq	1ba68 <ftello64@plt+0xa1dc>
   1bd54:	b	1ba98 <ftello64@plt+0xa20c>
   1bd58:	mov	r0, r4
   1bd5c:	bl	1173c <iswalnum@plt>
   1bd60:	mov	r3, #1
   1bd64:	cmp	r4, #95	; 0x5f
   1bd68:	beq	1bc98 <ftello64@plt+0xa40c>
   1bd6c:	cmp	r0, #0
   1bd70:	beq	1bc80 <ftello64@plt+0xa3f4>
   1bd74:	b	1bc98 <ftello64@plt+0xa40c>
   1bd78:	ldr	lr, [sp, #8]
   1bd7c:	mov	ip, r5
   1bd80:	mov	sl, r8
   1bd84:	b	1ba98 <ftello64@plt+0xa20c>
   1bd88:	ldr	r0, [r8, #12]
   1bd8c:	ldr	r2, [r0, r6, lsl #2]
   1bd90:	ldr	r0, [sp, #20]
   1bd94:	ldr	r0, [r0]
   1bd98:	mov	r1, r2
   1bd9c:	str	r2, [sp, #16]
   1bda0:	add	r0, r0, r2, lsl #3
   1bda4:	ldr	r7, [r0, #4]
   1bda8:	tst	r7, #1048576	; 0x100000
   1bdac:	bne	1b9ac <ftello64@plt+0xa120>
   1bdb0:	ldr	r8, [sp, #12]
   1bdb4:	add	r6, r6, #1
   1bdb8:	ldr	r0, [r8, #8]
   1bdbc:	cmp	r6, r0
   1bdc0:	blt	1bd88 <ftello64@plt+0xa4fc>
   1bdc4:	mov	r0, #0
   1bdc8:	str	r0, [fp, #-196]	; 0xffffff3c
   1bdcc:	b	1bf5c <ftello64@plt+0xa6d0>
   1bdd0:	ldr	r0, [sp, #144]	; 0x90
   1bdd4:	mov	r5, r8
   1bdd8:	cmp	r0, #0
   1bddc:	ble	1be24 <ftello64@plt+0xa598>
   1bde0:	ldr	r2, [sp, #152]	; 0x98
   1bde4:	sub	r1, r0, #1
   1bde8:	mov	r8, sl
   1bdec:	cmp	r2, r1
   1bdf0:	beq	1becc <ftello64@plt+0xa640>
   1bdf4:	ldr	r2, [sp, #184]	; 0xb8
   1bdf8:	cmp	r2, #2
   1bdfc:	blt	1be2c <ftello64@plt+0xa5a0>
   1be00:	ldr	r1, [sp, #112]	; 0x70
   1be04:	mov	sl, r8
   1be08:	sub	r1, r1, #4
   1be0c:	ldr	r4, [r1, r0, lsl #2]
   1be10:	cmn	r4, #1
   1be14:	bne	1be64 <ftello64@plt+0xa5d8>
   1be18:	sub	r0, r0, #1
   1be1c:	cmp	r0, #0
   1be20:	bgt	1be0c <ftello64@plt+0xa580>
   1be24:	ldr	r1, [sp, #164]	; 0xa4
   1be28:	b	1be88 <ftello64@plt+0xa5fc>
   1be2c:	ldr	r0, [sp, #108]	; 0x6c
   1be30:	ldr	r2, [sp, #172]	; 0xac
   1be34:	mov	sl, r8
   1be38:	ldrb	r0, [r0, r1]
   1be3c:	ubfx	r1, r0, #5, #3
   1be40:	and	r3, r0, #31
   1be44:	ldr	r2, [r2, r1, lsl #2]
   1be48:	mov	r1, #1
   1be4c:	tst	r2, r1, lsl r3
   1be50:	bne	1be88 <ftello64@plt+0xa5fc>
   1be54:	mov	r1, #0
   1be58:	cmp	r0, #10
   1be5c:	beq	1be7c <ftello64@plt+0xa5f0>
   1be60:	b	1be88 <ftello64@plt+0xa5fc>
   1be64:	ldrb	r0, [sp, #182]	; 0xb6
   1be68:	cmp	r0, #0
   1be6c:	bne	1bed8 <ftello64@plt+0xa64c>
   1be70:	mov	r1, #0
   1be74:	cmp	r4, #10
   1be78:	bne	1be88 <ftello64@plt+0xa5fc>
   1be7c:	ldrb	r1, [sp, #181]	; 0xb5
   1be80:	cmp	r1, #0
   1be84:	movwne	r1, #2
   1be88:	bfi	r6, r1, #8, #1
   1be8c:	mov	r8, r5
   1be90:	ldr	r6, [r7, r6, lsl #2]
   1be94:	ldr	r0, [sp, #204]	; 0xcc
   1be98:	cmp	r0, #0
   1be9c:	bne	1bfd8 <ftello64@plt+0xa74c>
   1bea0:	b	1bffc <ftello64@plt+0xa770>
   1bea4:	str	r0, [fp, #-48]	; 0xffffffd0
   1bea8:	ldmib	sp, {sl, lr}
   1beac:	mov	ip, r5
   1beb0:	ldr	r8, [sp, #12]
   1beb4:	str	r0, [fp, #-196]	; 0xffffff3c
   1beb8:	mov	r6, #0
   1bebc:	ldr	r0, [sp, #204]	; 0xcc
   1bec0:	cmp	r0, #0
   1bec4:	bne	1bfd8 <ftello64@plt+0xa74c>
   1bec8:	b	1bffc <ftello64@plt+0xa770>
   1becc:	mov	r1, #10
   1bed0:	mov	sl, r8
   1bed4:	b	1be88 <ftello64@plt+0xa5fc>
   1bed8:	mov	r0, r4
   1bedc:	str	lr, [sp, #8]
   1bee0:	str	ip, [sp, #20]
   1bee4:	bl	1173c <iswalnum@plt>
   1bee8:	mov	r1, #1
   1beec:	cmp	r4, #95	; 0x5f
   1bef0:	beq	1bf0c <ftello64@plt+0xa680>
   1bef4:	ldr	ip, [sp, #20]
   1bef8:	ldr	lr, [sp, #8]
   1befc:	cmp	r0, #0
   1bf00:	mov	sl, r8
   1bf04:	beq	1be70 <ftello64@plt+0xa5e4>
   1bf08:	b	1be88 <ftello64@plt+0xa5fc>
   1bf0c:	ldr	ip, [sp, #20]
   1bf10:	ldr	lr, [sp, #8]
   1bf14:	mov	sl, r8
   1bf18:	b	1be88 <ftello64@plt+0xa5fc>
   1bf1c:	str	r1, [sp, #72]	; 0x48
   1bf20:	ldr	r1, [sp, #140]	; 0x8c
   1bf24:	ldr	r0, [sp, #152]	; 0x98
   1bf28:	add	r9, r4, #1
   1bf2c:	mov	r8, r6
   1bf30:	cmp	r9, r1
   1bf34:	blt	1bf40 <ftello64@plt+0xa6b4>
   1bf38:	cmp	r1, r0
   1bf3c:	blt	1b954 <ftello64@plt+0xa0c8>
   1bf40:	ldr	r1, [sp, #132]	; 0x84
   1bf44:	cmp	r9, r1
   1bf48:	blt	1bf54 <ftello64@plt+0xa6c8>
   1bf4c:	cmp	r1, r0
   1bf50:	blt	1b954 <ftello64@plt+0xa0c8>
   1bf54:	tst	r7, #32
   1bf58:	bne	1b988 <ftello64@plt+0xa0fc>
   1bf5c:	ldr	r1, [sp, #144]	; 0x90
   1bf60:	ldr	r0, [sp, #108]	; 0x6c
   1bf64:	add	r2, r1, #1
   1bf68:	str	r2, [sp, #144]	; 0x90
   1bf6c:	ldrb	r6, [r0, r1]
   1bf70:	ldr	r0, [r8, #44]	; 0x2c
   1bf74:	cmp	r0, #0
   1bf78:	bne	1bfc8 <ftello64@plt+0xa73c>
   1bf7c:	ldr	r7, [r8, #48]	; 0x30
   1bf80:	cmp	r7, #0
   1bf84:	bne	1bdd0 <ftello64@plt+0xa544>
   1bf88:	ldr	r0, [sp, #188]	; 0xbc
   1bf8c:	mov	r1, r8
   1bf90:	mov	r4, ip
   1bf94:	mov	r5, lr
   1bf98:	bl	28318 <ftello64@plt+0x16a8c>
   1bf9c:	mov	lr, r5
   1bfa0:	mov	ip, r4
   1bfa4:	cmp	r0, #0
   1bfa8:	bne	1bf70 <ftello64@plt+0xa6e4>
   1bfac:	mov	r0, #12
   1bfb0:	mov	r6, #0
   1bfb4:	str	r0, [fp, #-196]	; 0xffffff3c
   1bfb8:	ldr	r0, [sp, #204]	; 0xcc
   1bfbc:	cmp	r0, #0
   1bfc0:	bne	1bfd8 <ftello64@plt+0xa74c>
   1bfc4:	b	1bffc <ftello64@plt+0xa770>
   1bfc8:	ldr	r6, [r0, r6, lsl #2]
   1bfcc:	ldr	r0, [sp, #204]	; 0xcc
   1bfd0:	cmp	r0, #0
   1bfd4:	beq	1bffc <ftello64@plt+0xa770>
   1bfd8:	sub	r0, fp, #196	; 0xc4
   1bfdc:	add	r1, sp, #104	; 0x68
   1bfe0:	mov	r2, r6
   1bfe4:	mov	r4, ip
   1bfe8:	mov	r5, lr
   1bfec:	bl	26268 <ftello64@plt+0x149dc>
   1bff0:	mov	lr, r5
   1bff4:	mov	ip, r4
   1bff8:	mov	r6, r0
   1bffc:	cmp	r6, #0
   1c000:	beq	1b830 <ftello64@plt+0x9fa4>
   1c004:	sub	r0, r8, r6
   1c008:	clz	r0, r0
   1c00c:	lsr	r0, r0, #5
   1c010:	ands	sl, sl, r0
   1c014:	ldrb	r0, [r6, #52]	; 0x34
   1c018:	movne	lr, r9
   1c01c:	sxtb	r7, r0
   1c020:	tst	r0, #16
   1c024:	bne	1b86c <ftello64@plt+0x9fe0>
   1c028:	ldr	r4, [sp, #144]	; 0x90
   1c02c:	ldr	r8, [sp, #84]	; 0x54
   1c030:	ldr	r1, [sp, #72]	; 0x48
   1c034:	ldr	r0, [sp, #160]	; 0xa0
   1c038:	cmp	r0, r4
   1c03c:	bgt	1bf1c <ftello64@plt+0xa690>
   1c040:	b	1c058 <ftello64@plt+0xa7cc>
   1c044:	ldr	r1, [sp, #36]	; 0x24
   1c048:	b	1c058 <ftello64@plt+0xa7cc>
   1c04c:	ldr	r8, [sp, #84]	; 0x54
   1c050:	ldr	r1, [sp, #72]	; 0x48
   1c054:	mov	lr, r5
   1c058:	cmp	r1, #0
   1c05c:	ldrne	r0, [r1]
   1c060:	addne	r0, r0, lr
   1c064:	strne	r0, [r1]
   1c068:	cmn	ip, #1
   1c06c:	beq	1b29c <ftello64@plt+0x9a10>
   1c070:	cmn	ip, #2
   1c074:	beq	1d124 <ftello64@plt+0xb898>
   1c078:	ldr	r7, [sp, #68]	; 0x44
   1c07c:	ldr	r6, [sp, #64]	; 0x40
   1c080:	mov	r8, ip
   1c084:	str	ip, [sp, #196]	; 0xc4
   1c088:	cmp	r7, #2
   1c08c:	bcc	1c14c <ftello64@plt+0xa8c0>
   1c090:	ldrb	r0, [r6, #28]
   1c094:	ands	r0, r0, #16
   1c098:	bne	1c14c <ftello64@plt+0xa8c0>
   1c09c:	ldr	r0, [sp, #204]	; 0xcc
   1c0a0:	mov	r2, ip
   1c0a4:	ldr	r1, [r0, ip, lsl #2]
   1c0a8:	add	r0, sp, #104	; 0x68
   1c0ac:	bl	251ec <ftello64@plt+0x13960>
   1c0b0:	ldr	sl, [sp, #96]	; 0x60
   1c0b4:	str	r0, [sp, #200]	; 0xc8
   1c0b8:	mov	r5, r0
   1c0bc:	ldrb	r0, [sl, #88]	; 0x58
   1c0c0:	tst	r0, #1
   1c0c4:	bne	1c1f0 <ftello64@plt+0xa964>
   1c0c8:	ldr	r0, [sl, #76]	; 0x4c
   1c0cc:	mov	r1, r8
   1c0d0:	cmp	r0, #0
   1c0d4:	bne	1c17c <ftello64@plt+0xa8f0>
   1c0d8:	b	1c398 <ftello64@plt+0xab0c>
   1c0dc:	ldr	r0, [sp, #112]	; 0x70
   1c0e0:	ldr	r0, [r0]
   1c0e4:	cmn	r0, #1
   1c0e8:	bne	1b79c <ftello64@plt+0x9f10>
   1c0ec:	b	1b2a4 <ftello64@plt+0x9a18>
   1c0f0:	ldr	r5, [sp, #40]	; 0x28
   1c0f4:	cmp	lr, #0
   1c0f8:	ble	1c13c <ftello64@plt+0xa8b0>
   1c0fc:	ldr	r1, [sp, #152]	; 0x98
   1c100:	sub	r0, lr, #1
   1c104:	cmp	r1, r0
   1c108:	beq	1b418 <ftello64@plt+0x9b8c>
   1c10c:	ldr	r1, [sp, #184]	; 0xb8
   1c110:	cmp	r1, #2
   1c114:	blt	1c188 <ftello64@plt+0xa8fc>
   1c118:	ldr	r0, [sp, #112]	; 0x70
   1c11c:	mov	r1, lr
   1c120:	sub	r0, r0, #4
   1c124:	ldr	r7, [r0, r1, lsl #2]
   1c128:	cmn	r7, #1
   1c12c:	bne	1b2d8 <ftello64@plt+0x9a4c>
   1c130:	sub	r1, r1, #1
   1c134:	cmp	r1, #0
   1c138:	bgt	1c124 <ftello64@plt+0xa898>
   1c13c:	ldr	r3, [sp, #164]	; 0xa4
   1c140:	tst	r3, #1
   1c144:	beq	1b300 <ftello64@plt+0x9a74>
   1c148:	b	1b42c <ftello64@plt+0x9ba0>
   1c14c:	ldr	sl, [sp, #96]	; 0x60
   1c150:	ldr	r0, [sl, #76]	; 0x4c
   1c154:	cmp	r0, #0
   1c158:	beq	1c398 <ftello64@plt+0xab0c>
   1c15c:	ldr	r0, [sp, #204]	; 0xcc
   1c160:	mov	r2, ip
   1c164:	ldr	r1, [r0, ip, lsl #2]
   1c168:	add	r0, sp, #104	; 0x68
   1c16c:	bl	251ec <ftello64@plt+0x13960>
   1c170:	mov	r1, r8
   1c174:	mov	r5, r0
   1c178:	str	r0, [sp, #200]	; 0xc8
   1c17c:	cmn	r1, #-1073741823	; 0xc0000001
   1c180:	bcc	1c1fc <ftello64@plt+0xa970>
   1c184:	b	1d124 <ftello64@plt+0xb898>
   1c188:	ldr	r1, [sp, #108]	; 0x6c
   1c18c:	ldr	r2, [sp, #172]	; 0xac
   1c190:	mov	r3, #1
   1c194:	ldrb	r0, [r1, r0]
   1c198:	ubfx	r1, r0, #5, #3
   1c19c:	ldr	r1, [r2, r1, lsl #2]
   1c1a0:	and	r2, r0, #31
   1c1a4:	tst	r1, r3, lsl r2
   1c1a8:	bne	1b42c <ftello64@plt+0x9ba0>
   1c1ac:	cmp	r0, #10
   1c1b0:	beq	1b2ec <ftello64@plt+0x9a60>
   1c1b4:	b	1b430 <ftello64@plt+0x9ba4>
   1c1b8:	ldr	r1, [sp, #76]	; 0x4c
   1c1bc:	mov	r0, #0
   1c1c0:	cmp	r6, r1
   1c1c4:	ldrlt	r0, [sp, #100]	; 0x64
   1c1c8:	ldrblt	r0, [r0, r6]
   1c1cc:	ldrb	r0, [r5, r0]
   1c1d0:	cmp	r0, #0
   1c1d4:	bne	1b770 <ftello64@plt+0x9ee4>
   1c1d8:	sub	r0, r6, #1
   1c1dc:	cmp	r6, r4
   1c1e0:	mov	r6, r0
   1c1e4:	str	r0, [fp, #-200]	; 0xffffff38
   1c1e8:	bgt	1c1bc <ftello64@plt+0xa930>
   1c1ec:	b	1d32c <ftello64@plt+0xbaa0>
   1c1f0:	mov	r1, r8
   1c1f4:	cmn	r1, #-1073741823	; 0xc0000001
   1c1f8:	bcs	1d124 <ftello64@plt+0xb898>
   1c1fc:	ldr	r0, [sp, #188]	; 0xbc
   1c200:	str	r0, [sp, #72]	; 0x48
   1c204:	mov	r0, #4
   1c208:	add	r4, r0, r1, lsl #2
   1c20c:	mov	r0, r4
   1c210:	bl	2e98c <ftello64@plt+0x1d100>
   1c214:	mov	r6, r0
   1c218:	cmp	r0, #0
   1c21c:	beq	1d38c <ftello64@plt+0xbb00>
   1c220:	ldr	r0, [sp, #72]	; 0x48
   1c224:	str	r5, [sp, #56]	; 0x38
   1c228:	ldr	r0, [r0, #76]	; 0x4c
   1c22c:	cmp	r0, #0
   1c230:	beq	1b15c <ftello64@plt+0x98d0>
   1c234:	mov	r0, r4
   1c238:	bl	2e98c <ftello64@plt+0x1d100>
   1c23c:	cmp	r0, #0
   1c240:	beq	1d38c <ftello64@plt+0xbb00>
   1c244:	mov	r1, #0
   1c248:	mov	r2, r4
   1c24c:	mov	r7, r0
   1c250:	bl	1176c <memset@plt>
   1c254:	ldr	r0, [sp, #32]
   1c258:	mov	r1, #0
   1c25c:	str	r6, [fp, #-192]	; 0xffffff40
   1c260:	str	r7, [fp, #-188]	; 0xffffff44
   1c264:	str	r5, [fp, #-184]	; 0xffffff48
   1c268:	str	r8, [fp, #-180]	; 0xffffff4c
   1c26c:	str	r1, [r0]
   1c270:	str	r1, [r0, #4]
   1c274:	str	r1, [r0, #8]
   1c278:	add	r0, sp, #104	; 0x68
   1c27c:	sub	r1, fp, #192	; 0xc0
   1c280:	bl	2a0a0 <ftello64@plt+0x18814>
   1c284:	mov	r9, r0
   1c288:	mov	r0, #0
   1c28c:	bl	15bb8 <ftello64@plt+0x432c>
   1c290:	cmp	r9, #0
   1c294:	bne	1b490 <ftello64@plt+0x9c04>
   1c298:	ldr	r0, [r6]
   1c29c:	mov	r3, r8
   1c2a0:	cmp	r0, #0
   1c2a4:	beq	1b1b0 <ftello64@plt+0x9924>
   1c2a8:	mov	r1, #0
   1c2ac:	cmp	r3, #0
   1c2b0:	mov	r9, #0
   1c2b4:	mov	r8, r3
   1c2b8:	str	r1, [sp, #20]
   1c2bc:	blt	1c358 <ftello64@plt+0xaacc>
   1c2c0:	mov	r5, #0
   1c2c4:	ldr	r2, [r7, r5, lsl #2]
   1c2c8:	cmp	r0, #0
   1c2cc:	bne	1c2f8 <ftello64@plt+0xaa6c>
   1c2d0:	str	r2, [r6, r5, lsl #2]
   1c2d4:	cmp	r5, r3
   1c2d8:	bge	1c354 <ftello64@plt+0xaac8>
   1c2dc:	add	r0, r6, r5, lsl #2
   1c2e0:	add	r1, r5, #1
   1c2e4:	ldr	r0, [r0, #4]
   1c2e8:	mov	r5, r1
   1c2ec:	ldr	r2, [r7, r5, lsl #2]
   1c2f0:	cmp	r0, #0
   1c2f4:	beq	1c2d0 <ftello64@plt+0xaa44>
   1c2f8:	cmp	r2, #0
   1c2fc:	beq	1c34c <ftello64@plt+0xaac0>
   1c300:	sub	sl, fp, #48	; 0x30
   1c304:	add	r1, r0, #4
   1c308:	add	r2, r2, #4
   1c30c:	mov	r0, sl
   1c310:	bl	264bc <ftello64@plt+0x14c30>
   1c314:	cmp	r0, #0
   1c318:	str	r0, [fp, #-196]	; 0xffffff3c
   1c31c:	bne	1b390 <ftello64@plt+0x9b04>
   1c320:	ldr	r1, [sp, #72]	; 0x48
   1c324:	sub	r0, fp, #196	; 0xc4
   1c328:	mov	r2, sl
   1c32c:	bl	27b30 <ftello64@plt+0x162a4>
   1c330:	str	r0, [r6, r5, lsl #2]
   1c334:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c338:	bl	15bb8 <ftello64@plt+0x432c>
   1c33c:	ldr	r9, [fp, #-196]	; 0xffffff3c
   1c340:	mov	r3, r8
   1c344:	cmp	r9, #0
   1c348:	bne	1c358 <ftello64@plt+0xaacc>
   1c34c:	cmp	r5, r3
   1c350:	blt	1c2dc <ftello64@plt+0xaa50>
   1c354:	mov	r9, #0
   1c358:	mov	r0, r7
   1c35c:	bl	15bb8 <ftello64@plt+0x432c>
   1c360:	cmp	r9, #0
   1c364:	bne	1b4a0 <ftello64@plt+0x9c14>
   1c368:	ldr	r0, [sp, #204]	; 0xcc
   1c36c:	bl	15bb8 <ftello64@plt+0x432c>
   1c370:	ldr	r0, [sp, #56]	; 0x38
   1c374:	str	r0, [sp, #200]	; 0xc8
   1c378:	mov	r0, #0
   1c37c:	str	r6, [sp, #204]	; 0xcc
   1c380:	str	r8, [sp, #196]	; 0xc4
   1c384:	bl	15bb8 <ftello64@plt+0x432c>
   1c388:	mov	r0, #0
   1c38c:	bl	15bb8 <ftello64@plt+0x432c>
   1c390:	ldr	r7, [sp, #68]	; 0x44
   1c394:	ldr	r6, [sp, #64]	; 0x40
   1c398:	cmp	r7, #0
   1c39c:	beq	1d328 <ftello64@plt+0xba9c>
   1c3a0:	ldr	r1, [fp, #16]
   1c3a4:	ldr	r5, [fp, #20]
   1c3a8:	cmp	r7, #1
   1c3ac:	beq	1c3cc <ftello64@plt+0xab40>
   1c3b0:	ldr	r0, [sp, #28]
   1c3b4:	mvn	r0, r0
   1c3b8:	add	r0, r0, r1
   1c3bc:	mov	r1, #255	; 0xff
   1c3c0:	lsl	r2, r0, #3
   1c3c4:	add	r0, r5, #8
   1c3c8:	bl	1176c <memset@plt>
   1c3cc:	ldr	r1, [sp, #196]	; 0xc4
   1c3d0:	mov	r0, #0
   1c3d4:	cmp	r7, #2
   1c3d8:	sub	r4, fp, #48	; 0x30
   1c3dc:	stm	r5, {r0, r1}
   1c3e0:	bcc	1d260 <ftello64@plt+0xb9d4>
   1c3e4:	ldrb	r0, [r6, #28]
   1c3e8:	ands	r0, r0, #16
   1c3ec:	bne	1d260 <ftello64@plt+0xb9d4>
   1c3f0:	ldr	r0, [sp, #96]	; 0x60
   1c3f4:	ldrb	r1, [r0, #88]	; 0x58
   1c3f8:	mov	r0, #0
   1c3fc:	tst	r1, #1
   1c400:	mov	r1, #0
   1c404:	beq	1c41c <ftello64@plt+0xab90>
   1c408:	ldr	r1, [sp, #96]	; 0x60
   1c40c:	ldr	r2, [r1, #76]	; 0x4c
   1c410:	mov	r1, #0
   1c414:	cmp	r2, #0
   1c418:	movwgt	r1, #1
   1c41c:	movw	r2, #6416	; 0x1910
   1c420:	ldr	r6, [r6]
   1c424:	cmp	r1, #0
   1c428:	mov	r8, #0
   1c42c:	movt	r2, #3
   1c430:	vldr	d16, [r2]
   1c434:	ldr	r2, [r2, #8]
   1c438:	str	r2, [fp, #-40]	; 0xffffffd8
   1c43c:	mov	r2, #16
   1c440:	vstr	d16, [fp, #-48]	; 0xffffffd0
   1c444:	str	r2, [fp, #-188]	; 0xffffff44
   1c448:	sub	r2, fp, #192	; 0xc0
   1c44c:	str	r0, [fp, #-192]	; 0xffffff40
   1c450:	add	r9, r2, #12
   1c454:	str	r9, [fp, #-184]	; 0xffffff48
   1c458:	beq	1c478 <ftello64@plt+0xabec>
   1c45c:	mov	r0, #48	; 0x30
   1c460:	bl	2e98c <ftello64@plt+0x1d100>
   1c464:	cmp	r0, #0
   1c468:	str	r0, [fp, #-40]	; 0xffffffd8
   1c46c:	beq	1d124 <ftello64@plt+0xb898>
   1c470:	ldr	r0, [fp, #-192]	; 0xffffff40
   1c474:	mov	r8, r4
   1c478:	ldr	r4, [r6, #72]	; 0x48
   1c47c:	cmp	r0, r7
   1c480:	bcs	1c558 <ftello64@plt+0xaccc>
   1c484:	sub	r0, fp, #192	; 0xc0
   1c488:	mov	r1, r7
   1c48c:	mov	r2, r9
   1c490:	mov	r3, #8
   1c494:	bl	2eae8 <ftello64@plt+0x1d25c>
   1c498:	cmp	r0, #0
   1c49c:	bne	1c55c <ftello64@plt+0xacd0>
   1c4a0:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c4a4:	mov	r4, r9
   1c4a8:	cmp	r0, r9
   1c4ac:	beq	1c4b4 <ftello64@plt+0xac28>
   1c4b0:	bl	15bb8 <ftello64@plt+0x432c>
   1c4b4:	mov	r0, #16
   1c4b8:	mov	r9, #12
   1c4bc:	cmp	r8, #0
   1c4c0:	str	r0, [fp, #-188]	; 0xffffff44
   1c4c4:	mov	r0, #0
   1c4c8:	str	r0, [fp, #-192]	; 0xffffff40
   1c4cc:	str	r4, [fp, #-184]	; 0xffffff48
   1c4d0:	beq	1d32c <ftello64@plt+0xbaa0>
   1c4d4:	ldr	r1, [r8]
   1c4d8:	ldr	r0, [r8, #8]
   1c4dc:	cmp	r1, #1
   1c4e0:	blt	1d1c4 <ftello64@plt+0xb938>
   1c4e4:	mov	r5, #0
   1c4e8:	mov	r6, #0
   1c4ec:	add	r0, r0, r5
   1c4f0:	ldr	r0, [r0, #20]
   1c4f4:	bl	15bb8 <ftello64@plt+0x432c>
   1c4f8:	ldr	r0, [r8, #8]
   1c4fc:	add	r0, r0, r5
   1c500:	ldr	r0, [r0, #8]
   1c504:	bl	15bb8 <ftello64@plt+0x432c>
   1c508:	ldr	r1, [r8]
   1c50c:	ldr	r0, [r8, #8]
   1c510:	add	r6, r6, #1
   1c514:	add	r5, r5, #24
   1c518:	cmp	r6, r1
   1c51c:	blt	1c4ec <ftello64@plt+0xac60>
   1c520:	b	1d1c4 <ftello64@plt+0xb938>
   1c524:	ldr	r1, [r3, #8]
   1c528:	cmp	r1, #0
   1c52c:	beq	1c53c <ftello64@plt+0xacb0>
   1c530:	ldrsb	r1, [r7, #28]
   1c534:	cmp	r1, #0
   1c538:	blt	1ae38 <ftello64@plt+0x95ac>
   1c53c:	mov	r1, #0
   1c540:	cmp	r6, #0
   1c544:	beq	1d11c <ftello64@plt+0xb890>
   1c548:	cmp	ip, #0
   1c54c:	mov	r6, #0
   1c550:	bne	1d380 <ftello64@plt+0xbaf4>
   1c554:	b	1ae3c <ftello64@plt+0x95b0>
   1c558:	str	r7, [fp, #-192]	; 0xffffff40
   1c55c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c560:	lsl	r2, r7, #3
   1c564:	mov	r1, r5
   1c568:	str	r2, [sp, #76]	; 0x4c
   1c56c:	str	r0, [sp, #80]	; 0x50
   1c570:	bl	11580 <memcpy@plt>
   1c574:	ldr	r3, [r5]
   1c578:	ldr	r0, [r5, #4]
   1c57c:	mov	sl, #0
   1c580:	cmp	r3, r0
   1c584:	ble	1c610 <ftello64@plt+0xad84>
   1c588:	mov	r0, sl
   1c58c:	bl	15bb8 <ftello64@plt+0x432c>
   1c590:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c594:	cmp	r0, r9
   1c598:	beq	1c5a0 <ftello64@plt+0xad14>
   1c59c:	bl	15bb8 <ftello64@plt+0x432c>
   1c5a0:	mov	r0, #16
   1c5a4:	cmp	r8, #0
   1c5a8:	str	r0, [fp, #-188]	; 0xffffff44
   1c5ac:	mov	r0, #0
   1c5b0:	str	r0, [fp, #-192]	; 0xffffff40
   1c5b4:	str	r9, [fp, #-184]	; 0xffffff48
   1c5b8:	beq	1d260 <ftello64@plt+0xb9d4>
   1c5bc:	ldr	r1, [r8]
   1c5c0:	ldr	r0, [r8, #8]
   1c5c4:	mov	r6, r5
   1c5c8:	cmp	r1, #1
   1c5cc:	blt	1d258 <ftello64@plt+0xb9cc>
   1c5d0:	mov	r4, #0
   1c5d4:	mov	r5, #0
   1c5d8:	add	r0, r0, r4
   1c5dc:	ldr	r0, [r0, #20]
   1c5e0:	bl	15bb8 <ftello64@plt+0x432c>
   1c5e4:	ldr	r0, [r8, #8]
   1c5e8:	add	r0, r0, r4
   1c5ec:	ldr	r0, [r0, #8]
   1c5f0:	bl	15bb8 <ftello64@plt+0x432c>
   1c5f4:	ldr	r1, [r8]
   1c5f8:	ldr	r0, [r8, #8]
   1c5fc:	add	r5, r5, #1
   1c600:	add	r4, r4, #24
   1c604:	cmp	r5, r1
   1c608:	blt	1c5d8 <ftello64@plt+0xad4c>
   1c60c:	b	1d258 <ftello64@plt+0xb9cc>
   1c610:	lsl	r0, r7, #4
   1c614:	mov	lr, #1
   1c618:	mov	sl, #0
   1c61c:	str	r6, [sp, #64]	; 0x40
   1c620:	str	r0, [sp, #56]	; 0x38
   1c624:	mov	r0, #0
   1c628:	str	r0, [sp, #72]	; 0x48
   1c62c:	mov	r0, #0
   1c630:	str	r0, [sp, #92]	; 0x5c
   1c634:	ldr	r0, [r6]
   1c638:	add	r1, r0, r4, lsl #3
   1c63c:	ldr	r1, [r1, #4]
   1c640:	uxtb	r2, r1
   1c644:	cmp	r2, #9
   1c648:	beq	1c678 <ftello64@plt+0xadec>
   1c64c:	cmp	r2, #8
   1c650:	bne	1c6e8 <ftello64@plt+0xae5c>
   1c654:	ldr	r0, [r0, r4, lsl #3]
   1c658:	add	r0, r0, #1
   1c65c:	cmp	r0, r7
   1c660:	bge	1c6e8 <ftello64@plt+0xae5c>
   1c664:	mov	r1, r5
   1c668:	str	r3, [r1, r0, lsl #3]!
   1c66c:	mvn	r0, #0
   1c670:	str	r0, [r1, #4]
   1c674:	b	1c6e8 <ftello64@plt+0xae5c>
   1c678:	ldr	r0, [r0, r4, lsl #3]
   1c67c:	add	r0, r0, #1
   1c680:	cmp	r0, r7
   1c684:	bge	1c6e8 <ftello64@plt+0xae5c>
   1c688:	ldr	r2, [r5, r0, lsl #3]
   1c68c:	cmp	r2, r3
   1c690:	bge	1c6a8 <ftello64@plt+0xae1c>
   1c694:	add	r0, r5, r0, lsl #3
   1c698:	mov	r1, r5
   1c69c:	str	r3, [r0, #4]
   1c6a0:	ldr	r0, [sp, #80]	; 0x50
   1c6a4:	b	1c6c8 <ftello64@plt+0xae3c>
   1c6a8:	tst	r1, #524288	; 0x80000
   1c6ac:	beq	1c6e0 <ftello64@plt+0xae54>
   1c6b0:	ldr	r1, [sp, #80]	; 0x50
   1c6b4:	ldr	r1, [r1, r0, lsl #3]
   1c6b8:	cmn	r1, #1
   1c6bc:	beq	1c6e0 <ftello64@plt+0xae54>
   1c6c0:	ldr	r1, [sp, #80]	; 0x50
   1c6c4:	mov	r0, r5
   1c6c8:	ldr	r2, [sp, #76]	; 0x4c
   1c6cc:	mov	r6, r3
   1c6d0:	bl	11580 <memcpy@plt>
   1c6d4:	mov	r3, r6
   1c6d8:	mov	lr, #1
   1c6dc:	b	1c6e8 <ftello64@plt+0xae5c>
   1c6e0:	add	r0, r5, r0, lsl #3
   1c6e4:	str	r3, [r0, #4]
   1c6e8:	ldr	r0, [r5, #4]
   1c6ec:	cmp	r3, r0
   1c6f0:	ldreq	r0, [sp, #200]	; 0xc8
   1c6f4:	cmpeq	r4, r0
   1c6f8:	beq	1c758 <ftello64@plt+0xaecc>
   1c6fc:	cmp	r8, #0
   1c700:	beq	1c830 <ftello64@plt+0xafa4>
   1c704:	ldr	r0, [sp, #92]	; 0x5c
   1c708:	cmp	r0, #1
   1c70c:	blt	1c830 <ftello64@plt+0xafa4>
   1c710:	mov	r6, r3
   1c714:	subs	r1, r0, #1
   1c718:	beq	1c744 <ftello64@plt+0xaeb8>
   1c71c:	mov	r0, #0
   1c720:	add	r2, r0, r1
   1c724:	lsr	r3, r2, #1
   1c728:	ldr	r7, [sl, r3, lsl #2]
   1c72c:	cmp	r7, r4
   1c730:	movge	r1, r3
   1c734:	addlt	r0, lr, r2, lsr #1
   1c738:	cmp	r0, r1
   1c73c:	bcc	1c720 <ftello64@plt+0xae94>
   1c740:	b	1c748 <ftello64@plt+0xaebc>
   1c744:	mov	r0, #0
   1c748:	ldr	r0, [sl, r0, lsl #2]
   1c74c:	ldr	r7, [sp, #68]	; 0x44
   1c750:	cmp	r0, r4
   1c754:	bne	1c82c <ftello64@plt+0xafa0>
   1c758:	cmp	r8, #0
   1c75c:	beq	1d1d4 <ftello64@plt+0xb948>
   1c760:	mov	r0, #0
   1c764:	ldr	r1, [r5, r0, lsl #3]
   1c768:	cmp	r1, #0
   1c76c:	blt	1c780 <ftello64@plt+0xaef4>
   1c770:	add	r1, r5, r0, lsl #3
   1c774:	ldr	r1, [r1, #4]
   1c778:	cmn	r1, #1
   1c77c:	beq	1c790 <ftello64@plt+0xaf04>
   1c780:	add	r0, r0, #1
   1c784:	cmp	r0, r7
   1c788:	bcc	1c764 <ftello64@plt+0xaed8>
   1c78c:	b	1d1d4 <ftello64@plt+0xb948>
   1c790:	ldr	r0, [r8]
   1c794:	cmp	r0, #0
   1c798:	beq	1d1d4 <ftello64@plt+0xb948>
   1c79c:	sub	r1, r0, #1
   1c7a0:	mov	r0, r5
   1c7a4:	str	r9, [sp, #60]	; 0x3c
   1c7a8:	ldr	r6, [sp, #76]	; 0x4c
   1c7ac:	str	r1, [r8]
   1c7b0:	add	r5, r1, r1, lsl #1
   1c7b4:	ldr	r4, [r8, #8]
   1c7b8:	mov	r2, r6
   1c7bc:	ldr	r9, [r4, r5, lsl #3]!
   1c7c0:	ldr	r1, [r4, #8]
   1c7c4:	bl	11580 <memcpy@plt>
   1c7c8:	ldr	r0, [r4, #8]
   1c7cc:	mov	r2, r6
   1c7d0:	add	r1, r0, r7, lsl #3
   1c7d4:	ldr	r0, [sp, #80]	; 0x50
   1c7d8:	bl	11580 <memcpy@plt>
   1c7dc:	mov	r0, sl
   1c7e0:	bl	15bb8 <ftello64@plt+0x432c>
   1c7e4:	ldr	r0, [r8, #8]
   1c7e8:	add	r0, r0, r5, lsl #3
   1c7ec:	ldr	r0, [r0, #8]
   1c7f0:	bl	15bb8 <ftello64@plt+0x432c>
   1c7f4:	ldr	r0, [r8, #8]
   1c7f8:	add	r0, r0, r5, lsl #3
   1c7fc:	ldr	r4, [r0, #4]
   1c800:	ldr	sl, [r0, #20]
   1c804:	cmn	r4, #1
   1c808:	ble	1d1cc <ftello64@plt+0xb940>
   1c80c:	ldr	r1, [r0, #12]
   1c810:	ldr	r0, [r0, #16]
   1c814:	mov	r3, r9
   1c818:	ldr	r9, [sp, #60]	; 0x3c
   1c81c:	mov	lr, #1
   1c820:	str	r1, [sp, #72]	; 0x48
   1c824:	str	r0, [sp, #92]	; 0x5c
   1c828:	b	1c830 <ftello64@plt+0xafa4>
   1c82c:	mov	r3, r6
   1c830:	ldr	r5, [sp, #188]	; 0xbc
   1c834:	str	r3, [sp, #84]	; 0x54
   1c838:	ldr	r0, [r5]
   1c83c:	add	r1, r0, r4, lsl #3
   1c840:	ldr	r1, [r1, #4]
   1c844:	tst	r1, #8
   1c848:	bne	1c908 <ftello64@plt+0xb07c>
   1c84c:	tst	r1, #1048576	; 0x100000
   1c850:	str	sl, [sp, #88]	; 0x58
   1c854:	bne	1c98c <ftello64@plt+0xb100>
   1c858:	uxtb	r1, r1
   1c85c:	cmp	r1, #4
   1c860:	bne	1c9b0 <ftello64@plt+0xb124>
   1c864:	ldr	r0, [r0, r4, lsl #3]
   1c868:	mov	r6, #0
   1c86c:	add	r0, r0, #1
   1c870:	cmp	r0, r7
   1c874:	ldrlt	r1, [fp, #20]
   1c878:	ldrlt	r2, [r1, r0, lsl #3]!
   1c87c:	ldrlt	r1, [r1, #4]
   1c880:	sublt	r6, r1, r2
   1c884:	cmp	r8, #0
   1c888:	beq	1cc60 <ftello64@plt+0xb3d4>
   1c88c:	cmp	r0, r7
   1c890:	bge	1cab4 <ftello64@plt+0xb228>
   1c894:	ldr	r2, [fp, #20]
   1c898:	ldr	r1, [r2, r0, lsl #3]
   1c89c:	cmn	r1, #1
   1c8a0:	beq	1cab4 <ftello64@plt+0xb228>
   1c8a4:	add	r0, r2, r0, lsl #3
   1c8a8:	ldr	r0, [r0, #4]
   1c8ac:	cmn	r0, #1
   1c8b0:	beq	1cab4 <ftello64@plt+0xb228>
   1c8b4:	cmp	r6, #0
   1c8b8:	beq	1cc90 <ftello64@plt+0xb404>
   1c8bc:	ldr	r0, [sp, #132]	; 0x84
   1c8c0:	sub	r0, r0, r3
   1c8c4:	cmp	r0, r6
   1c8c8:	blt	1cab4 <ftello64@plt+0xb228>
   1c8cc:	ldr	r2, [sp, #108]	; 0x6c
   1c8d0:	str	r9, [sp, #60]	; 0x3c
   1c8d4:	mov	r9, r3
   1c8d8:	add	r0, r2, r1
   1c8dc:	add	r1, r2, r3
   1c8e0:	mov	r2, r6
   1c8e4:	bl	115b0 <memcmp@plt>
   1c8e8:	cmp	r0, #0
   1c8ec:	beq	1cf20 <ftello64@plt+0xb694>
   1c8f0:	ldr	sl, [sp, #60]	; 0x3c
   1c8f4:	ldr	r0, [r8]
   1c8f8:	mov	r5, #0
   1c8fc:	cmp	r0, #0
   1c900:	bne	1cac8 <ftello64@plt+0xb23c>
   1c904:	b	1d12c <ftello64@plt+0xb8a0>
   1c908:	ldr	r0, [sp, #204]	; 0xcc
   1c90c:	ldr	r5, [r5, #20]
   1c910:	ldr	r6, [r0, r3, lsl #2]
   1c914:	ldr	r3, [sp, #92]	; 0x5c
   1c918:	cmp	r3, #1
   1c91c:	blt	1c968 <ftello64@plt+0xb0dc>
   1c920:	mov	r0, #0
   1c924:	subs	r1, r3, #1
   1c928:	beq	1c94c <ftello64@plt+0xb0c0>
   1c92c:	add	r2, r0, r1
   1c930:	lsr	r3, r2, #1
   1c934:	ldr	r7, [sl, r3, lsl #2]
   1c938:	cmp	r7, r4
   1c93c:	movge	r1, r3
   1c940:	addlt	r0, lr, r2, lsr #1
   1c944:	cmp	r0, r1
   1c948:	bcc	1c92c <ftello64@plt+0xb0a0>
   1c94c:	ldr	r0, [sl, r0, lsl #2]
   1c950:	ldr	r7, [sp, #68]	; 0x44
   1c954:	ldr	r3, [sp, #92]	; 0x5c
   1c958:	cmp	r0, r4
   1c95c:	bne	1c968 <ftello64@plt+0xb0dc>
   1c960:	str	sl, [sp, #88]	; 0x58
   1c964:	b	1ca90 <ftello64@plt+0xb204>
   1c968:	ldr	r0, [sp, #72]	; 0x48
   1c96c:	cmp	r0, #0
   1c970:	beq	1ca6c <ftello64@plt+0xb1e0>
   1c974:	cmp	r3, #0
   1c978:	str	sl, [sp, #88]	; 0x58
   1c97c:	bne	1cf48 <ftello64@plt+0xb6bc>
   1c980:	str	r4, [sl]
   1c984:	mov	r3, #1
   1c988:	b	1ca90 <ftello64@plt+0xb204>
   1c98c:	mov	r0, r5
   1c990:	mov	r1, r4
   1c994:	add	r2, sp, #104	; 0x68
   1c998:	bl	27dd0 <ftello64@plt+0x16544>
   1c99c:	mov	lr, #1
   1c9a0:	mov	r1, r0
   1c9a4:	ldr	r3, [sp, #84]	; 0x54
   1c9a8:	cmp	r1, #0
   1c9ac:	bne	1c9d8 <ftello64@plt+0xb14c>
   1c9b0:	ldr	r0, [r5]
   1c9b4:	mov	r2, r3
   1c9b8:	add	r1, r0, r4, lsl #3
   1c9bc:	add	r0, sp, #104	; 0x68
   1c9c0:	bl	280e8 <ftello64@plt+0x1685c>
   1c9c4:	ldr	r3, [sp, #84]	; 0x54
   1c9c8:	mov	lr, #1
   1c9cc:	mov	r1, #1
   1c9d0:	cmp	r0, #0
   1c9d4:	beq	1caac <ftello64@plt+0xb220>
   1c9d8:	ldr	r0, [r5, #12]
   1c9dc:	add	r3, r1, r3
   1c9e0:	cmp	r8, #0
   1c9e4:	ldr	r6, [r0, r4, lsl #2]
   1c9e8:	beq	1cc74 <ftello64@plt+0xb3e8>
   1c9ec:	ldr	r0, [sp, #196]	; 0xc4
   1c9f0:	cmp	r3, r0
   1c9f4:	bgt	1cab4 <ftello64@plt+0xb228>
   1c9f8:	ldr	r0, [sp, #204]	; 0xcc
   1c9fc:	ldr	r0, [r0, r3, lsl #2]
   1ca00:	cmp	r0, #0
   1ca04:	beq	1cab4 <ftello64@plt+0xb228>
   1ca08:	ldr	r1, [r0, #8]
   1ca0c:	cmp	r1, #1
   1ca10:	blt	1cab4 <ftello64@plt+0xb228>
   1ca14:	ldr	r0, [r0, #12]
   1ca18:	mov	r2, #0
   1ca1c:	mov	r4, r3
   1ca20:	subs	r1, r1, #1
   1ca24:	str	r2, [sp, #92]	; 0x5c
   1ca28:	mov	r2, #0
   1ca2c:	beq	1ca54 <ftello64@plt+0xb1c8>
   1ca30:	mov	r2, #0
   1ca34:	add	r3, r2, r1
   1ca38:	lsr	r7, r3, #1
   1ca3c:	ldr	r5, [r0, r7, lsl #2]
   1ca40:	cmp	r5, r6
   1ca44:	movge	r1, r7
   1ca48:	addlt	r2, lr, r3, lsr #1
   1ca4c:	cmp	r2, r1
   1ca50:	bcc	1ca34 <ftello64@plt+0xb1a8>
   1ca54:	ldr	r0, [r0, r2, lsl #2]
   1ca58:	ldr	r7, [sp, #68]	; 0x44
   1ca5c:	mov	r3, r4
   1ca60:	cmp	r0, r6
   1ca64:	bne	1caac <ftello64@plt+0xb220>
   1ca68:	b	1cef8 <ftello64@plt+0xb66c>
   1ca6c:	mov	r0, #4
   1ca70:	bl	2e98c <ftello64@plt+0x1d100>
   1ca74:	cmp	r0, #0
   1ca78:	beq	1d41c <ftello64@plt+0xbb90>
   1ca7c:	str	r0, [sp, #88]	; 0x58
   1ca80:	str	r4, [r0]
   1ca84:	mov	r0, #1
   1ca88:	mov	r3, #1
   1ca8c:	str	r0, [sp, #72]	; 0x48
   1ca90:	add	r0, r4, r4, lsl #1
   1ca94:	add	r1, r5, r0, lsl #2
   1ca98:	ldr	sl, [r1, #4]
   1ca9c:	cmp	sl, #1
   1caa0:	ldrge	r2, [r6, #8]
   1caa4:	subsge	r2, r2, #1
   1caa8:	bge	1cb74 <ftello64@plt+0xb2e8>
   1caac:	cmp	r8, #0
   1cab0:	beq	1d13c <ftello64@plt+0xb8b0>
   1cab4:	mov	sl, r9
   1cab8:	ldr	r0, [r8]
   1cabc:	mov	r5, #0
   1cac0:	cmp	r0, #0
   1cac4:	beq	1d12c <ftello64@plt+0xb8a0>
   1cac8:	sub	r0, r0, #1
   1cacc:	ldr	r9, [sp, #76]	; 0x4c
   1cad0:	str	r0, [r8]
   1cad4:	add	r6, r0, r0, lsl #1
   1cad8:	ldr	r4, [r8, #8]
   1cadc:	mov	r2, r9
   1cae0:	ldr	r0, [r4, r6, lsl #3]!
   1cae4:	str	r0, [sp, #84]	; 0x54
   1cae8:	ldr	r1, [r4, #8]
   1caec:	ldr	r0, [fp, #20]
   1caf0:	bl	11580 <memcpy@plt>
   1caf4:	ldr	r0, [r4, #8]
   1caf8:	mov	r2, r9
   1cafc:	add	r1, r0, r7, lsl #3
   1cb00:	ldr	r0, [sp, #80]	; 0x50
   1cb04:	bl	11580 <memcpy@plt>
   1cb08:	ldr	r0, [sp, #88]	; 0x58
   1cb0c:	bl	15bb8 <ftello64@plt+0x432c>
   1cb10:	ldr	r0, [r8, #8]
   1cb14:	add	r0, r0, r6, lsl #3
   1cb18:	ldr	r0, [r0, #8]
   1cb1c:	bl	15bb8 <ftello64@plt+0x432c>
   1cb20:	ldr	r0, [r8, #8]
   1cb24:	add	r0, r0, r6, lsl #3
   1cb28:	ldr	r4, [r0, #4]
   1cb2c:	ldr	r1, [r0, #20]
   1cb30:	cmn	r4, #1
   1cb34:	str	r1, [sp, #88]	; 0x58
   1cb38:	ble	1d12c <ftello64@plt+0xb8a0>
   1cb3c:	ldr	r1, [r0, #12]
   1cb40:	ldr	r0, [r0, #16]
   1cb44:	mov	r9, sl
   1cb48:	ldr	r5, [fp, #20]
   1cb4c:	ldr	sl, [sp, #88]	; 0x58
   1cb50:	ldr	r3, [sp, #84]	; 0x54
   1cb54:	mov	lr, #1
   1cb58:	str	r1, [sp, #72]	; 0x48
   1cb5c:	str	r0, [sp, #92]	; 0x5c
   1cb60:	ldr	r0, [r5, #4]
   1cb64:	ldr	r6, [sp, #64]	; 0x40
   1cb68:	cmp	r3, r0
   1cb6c:	ble	1c634 <ftello64@plt+0xada8>
   1cb70:	b	1c588 <ftello64@plt+0xacfc>
   1cb74:	str	r3, [sp, #92]	; 0x5c
   1cb78:	ldr	r0, [r1, #8]
   1cb7c:	ldr	r3, [r6, #12]
   1cb80:	cmp	r2, #0
   1cb84:	str	r0, [sp, #100]	; 0x64
   1cb88:	beq	1cc18 <ftello64@plt+0xb38c>
   1cb8c:	mov	r7, #0
   1cb90:	mvn	r5, #0
   1cb94:	str	r9, [sp, #60]	; 0x3c
   1cb98:	ldr	r0, [sp, #100]	; 0x64
   1cb9c:	mov	lr, r2
   1cba0:	mov	r6, #0
   1cba4:	mov	r9, #1
   1cba8:	ldr	r4, [r0, r7, lsl #2]
   1cbac:	add	r1, r6, r2
   1cbb0:	lsr	r0, r1, #1
   1cbb4:	ldr	ip, [r3, r0, lsl #2]
   1cbb8:	cmp	ip, r4
   1cbbc:	movge	r2, r0
   1cbc0:	addlt	r6, r9, r1, lsr #1
   1cbc4:	cmp	r6, r2
   1cbc8:	bcc	1cbac <ftello64@plt+0xb320>
   1cbcc:	ldr	r0, [r3, r6, lsl #2]
   1cbd0:	cmp	r0, r4
   1cbd4:	bne	1cbe8 <ftello64@plt+0xb35c>
   1cbd8:	cmn	r5, #1
   1cbdc:	mov	r6, r5
   1cbe0:	mov	r5, r4
   1cbe4:	bne	1ccc0 <ftello64@plt+0xb434>
   1cbe8:	add	r7, r7, #1
   1cbec:	mov	r2, lr
   1cbf0:	cmp	r7, sl
   1cbf4:	blt	1cb98 <ftello64@plt+0xb30c>
   1cbf8:	ldr	r7, [sp, #68]	; 0x44
   1cbfc:	ldr	r9, [sp, #60]	; 0x3c
   1cc00:	ldr	r3, [sp, #84]	; 0x54
   1cc04:	mov	r6, r5
   1cc08:	mov	lr, #1
   1cc0c:	cmn	r6, #1
   1cc10:	bgt	1cf00 <ftello64@plt+0xb674>
   1cc14:	b	1cc84 <ftello64@plt+0xb3f8>
   1cc18:	ldr	r4, [r3]
   1cc1c:	mov	r2, #0
   1cc20:	mvn	r6, #0
   1cc24:	ldr	r0, [sp, #100]	; 0x64
   1cc28:	ldr	r3, [r0, r2, lsl #2]
   1cc2c:	cmp	r4, r3
   1cc30:	bne	1cc44 <ftello64@plt+0xb3b8>
   1cc34:	cmn	r6, #1
   1cc38:	mov	r3, r4
   1cc3c:	beq	1cc48 <ftello64@plt+0xb3bc>
   1cc40:	b	1ccbc <ftello64@plt+0xb430>
   1cc44:	mov	r3, r6
   1cc48:	add	r2, r2, #1
   1cc4c:	mov	r6, r3
   1cc50:	cmp	r2, sl
   1cc54:	blt	1cc24 <ftello64@plt+0xb398>
   1cc58:	mov	r6, r3
   1cc5c:	b	1cef0 <ftello64@plt+0xb664>
   1cc60:	cmp	r6, #0
   1cc64:	beq	1cc90 <ftello64@plt+0xb404>
   1cc68:	ldr	r0, [r5, #12]
   1cc6c:	add	r3, r6, r3
   1cc70:	ldr	r6, [r0, r4, lsl #2]
   1cc74:	mov	r0, #0
   1cc78:	str	r0, [sp, #92]	; 0x5c
   1cc7c:	cmn	r6, #1
   1cc80:	bgt	1cf00 <ftello64@plt+0xb674>
   1cc84:	cmn	r6, #2
   1cc88:	bne	1caac <ftello64@plt+0xb220>
   1cc8c:	b	1d424 <ftello64@plt+0xbb98>
   1cc90:	ldr	r0, [sp, #72]	; 0x48
   1cc94:	str	r6, [sp, #100]	; 0x64
   1cc98:	cmp	r0, #0
   1cc9c:	beq	1ce2c <ftello64@plt+0xb5a0>
   1cca0:	ldr	r1, [sp, #92]	; 0x5c
   1cca4:	cmp	r1, #0
   1cca8:	bne	1d034 <ftello64@plt+0xb7a8>
   1ccac:	mov	r0, #1
   1ccb0:	str	r4, [sl]
   1ccb4:	str	r0, [sp, #92]	; 0x5c
   1ccb8:	b	1ce5c <ftello64@plt+0xb5d0>
   1ccbc:	str	r9, [sp, #60]	; 0x3c
   1ccc0:	ldr	r0, [sp, #92]	; 0x5c
   1ccc4:	ldr	r5, [sp, #88]	; 0x58
   1ccc8:	ldr	r9, [sp, #60]	; 0x3c
   1cccc:	mov	lr, #1
   1ccd0:	cmp	r0, #1
   1ccd4:	blt	1cd34 <ftello64@plt+0xb4a8>
   1ccd8:	ldr	r0, [sp, #92]	; 0x5c
   1ccdc:	subs	r1, r0, #1
   1cce0:	beq	1cd0c <ftello64@plt+0xb480>
   1cce4:	mov	r0, #0
   1cce8:	add	r2, r0, r1
   1ccec:	lsr	r3, r2, #1
   1ccf0:	ldr	r7, [r5, r3, lsl #2]
   1ccf4:	cmp	r7, r6
   1ccf8:	movge	r1, r3
   1ccfc:	addlt	r0, lr, r2, lsr #1
   1cd00:	cmp	r0, r1
   1cd04:	bcc	1cce8 <ftello64@plt+0xb45c>
   1cd08:	b	1cd10 <ftello64@plt+0xb484>
   1cd0c:	mov	r0, #0
   1cd10:	ldr	r0, [r5, r0, lsl #2]
   1cd14:	cmp	r0, r6
   1cd18:	bne	1cd34 <ftello64@plt+0xb4a8>
   1cd1c:	ldr	r7, [sp, #68]	; 0x44
   1cd20:	ldr	r3, [sp, #84]	; 0x54
   1cd24:	mov	r6, r4
   1cd28:	cmn	r6, #1
   1cd2c:	bgt	1cf00 <ftello64@plt+0xb674>
   1cd30:	b	1cc84 <ftello64@plt+0xb3f8>
   1cd34:	ldr	r7, [sp, #68]	; 0x44
   1cd38:	ldr	r3, [sp, #84]	; 0x54
   1cd3c:	cmp	r8, #0
   1cd40:	beq	1cef8 <ftello64@plt+0xb66c>
   1cd44:	ldr	r5, [r8]
   1cd48:	ldr	r0, [r8, #4]
   1cd4c:	add	r1, r5, #1
   1cd50:	cmp	r1, r0
   1cd54:	str	r1, [r8]
   1cd58:	bne	1cd8c <ftello64@plt+0xb500>
   1cd5c:	ldr	r0, [r8, #8]
   1cd60:	add	r1, r1, r1, lsl #1
   1cd64:	lsl	r1, r1, #4
   1cd68:	bl	2e9bc <ftello64@plt+0x1d130>
   1cd6c:	cmp	r0, #0
   1cd70:	beq	1d424 <ftello64@plt+0xbb98>
   1cd74:	str	r0, [r8, #8]
   1cd78:	ldr	r3, [sp, #84]	; 0x54
   1cd7c:	ldr	r1, [r8, #4]
   1cd80:	lsl	r1, r1, #1
   1cd84:	str	r1, [r8, #4]
   1cd88:	b	1cd90 <ftello64@plt+0xb504>
   1cd8c:	ldr	r0, [r8, #8]
   1cd90:	add	r5, r5, r5, lsl #1
   1cd94:	str	r3, [r0, r5, lsl #3]!
   1cd98:	str	r4, [r0, #4]
   1cd9c:	ldr	r0, [sp, #56]	; 0x38
   1cda0:	bl	2e98c <ftello64@plt+0x1d100>
   1cda4:	ldr	r1, [r8, #8]
   1cda8:	cmp	r0, #0
   1cdac:	add	r4, r1, r5, lsl #3
   1cdb0:	str	r0, [r4, #8]!
   1cdb4:	beq	1d424 <ftello64@plt+0xbb98>
   1cdb8:	ldr	sl, [sp, #76]	; 0x4c
   1cdbc:	ldr	r1, [fp, #20]
   1cdc0:	mov	r2, sl
   1cdc4:	bl	11580 <memcpy@plt>
   1cdc8:	ldr	r0, [r4]
   1cdcc:	ldr	r1, [sp, #80]	; 0x50
   1cdd0:	mov	r2, sl
   1cdd4:	add	r0, r0, r7, lsl #3
   1cdd8:	bl	11580 <memcpy@plt>
   1cddc:	ldr	r0, [r8, #8]
   1cde0:	add	r5, r0, r5, lsl #3
   1cde4:	ldr	r0, [sp, #92]	; 0x5c
   1cde8:	mov	r7, r5
   1cdec:	str	r0, [r7, #16]!
   1cdf0:	cmp	r0, #1
   1cdf4:	sub	sl, r7, #4
   1cdf8:	blt	1cedc <ftello64@plt+0xb650>
   1cdfc:	lsl	r4, r0, #2
   1ce00:	str	r0, [sl]
   1ce04:	mov	r0, r4
   1ce08:	bl	2e98c <ftello64@plt+0x1d100>
   1ce0c:	cmp	r0, #0
   1ce10:	str	r0, [r5, #20]
   1ce14:	beq	1d4ac <ftello64@plt+0xbc20>
   1ce18:	ldr	r1, [sp, #88]	; 0x58
   1ce1c:	mov	r2, r4
   1ce20:	bl	11580 <memcpy@plt>
   1ce24:	ldr	r7, [sp, #68]	; 0x44
   1ce28:	b	1cef0 <ftello64@plt+0xb664>
   1ce2c:	mov	r0, #4
   1ce30:	bl	2e98c <ftello64@plt+0x1d100>
   1ce34:	cmp	r0, #0
   1ce38:	beq	1d41c <ftello64@plt+0xbb90>
   1ce3c:	mov	sl, r0
   1ce40:	str	r4, [r0]
   1ce44:	mov	r0, #1
   1ce48:	str	r0, [sp, #92]	; 0x5c
   1ce4c:	mov	r0, #1
   1ce50:	str	r0, [sp, #72]	; 0x48
   1ce54:	ldr	r3, [sp, #84]	; 0x54
   1ce58:	mov	lr, #1
   1ce5c:	ldr	r0, [sp, #204]	; 0xcc
   1ce60:	str	sl, [sp, #88]	; 0x58
   1ce64:	ldr	r0, [r0, r3, lsl #2]
   1ce68:	ldr	r1, [r0, #8]
   1ce6c:	cmp	r1, #1
   1ce70:	blt	1c9b0 <ftello64@plt+0xb124>
   1ce74:	ldr	r2, [r5, #20]
   1ce78:	add	r3, r4, r4, lsl #1
   1ce7c:	ldr	ip, [r0, #12]
   1ce80:	add	r2, r2, r3, lsl #2
   1ce84:	ldr	r2, [r2, #8]
   1ce88:	ldr	r6, [r2]
   1ce8c:	subs	r2, r1, #1
   1ce90:	mov	r1, #0
   1ce94:	beq	1ceb8 <ftello64@plt+0xb62c>
   1ce98:	add	r3, r1, r2
   1ce9c:	lsr	r7, r3, #1
   1cea0:	ldr	r0, [ip, r7, lsl #2]
   1cea4:	cmp	r0, r6
   1cea8:	movge	r2, r7
   1ceac:	addlt	r1, lr, r3, lsr #1
   1ceb0:	cmp	r1, r2
   1ceb4:	bcc	1ce98 <ftello64@plt+0xb60c>
   1ceb8:	ldr	r0, [ip, r1, lsl #2]
   1cebc:	ldr	r7, [sp, #68]	; 0x44
   1cec0:	ldr	r1, [sp, #100]	; 0x64
   1cec4:	cmp	r0, r6
   1cec8:	bne	1c9a4 <ftello64@plt+0xb118>
   1cecc:	ldr	r3, [sp, #84]	; 0x54
   1ced0:	cmn	r6, #1
   1ced4:	bgt	1cf00 <ftello64@plt+0xb674>
   1ced8:	b	1cc84 <ftello64@plt+0xb3f8>
   1cedc:	ldr	r7, [sp, #68]	; 0x44
   1cee0:	mov	r0, #0
   1cee4:	str	r0, [sl]
   1cee8:	str	r0, [sl, #4]
   1ceec:	str	r0, [sl, #8]
   1cef0:	ldr	r3, [sp, #84]	; 0x54
   1cef4:	mov	lr, #1
   1cef8:	cmn	r6, #1
   1cefc:	ble	1cc84 <ftello64@plt+0xb3f8>
   1cf00:	ldr	r5, [fp, #20]
   1cf04:	ldr	sl, [sp, #88]	; 0x58
   1cf08:	mov	r4, r6
   1cf0c:	ldr	r0, [r5, #4]
   1cf10:	ldr	r6, [sp, #64]	; 0x40
   1cf14:	cmp	r3, r0
   1cf18:	ble	1c634 <ftello64@plt+0xada8>
   1cf1c:	b	1c588 <ftello64@plt+0xacfc>
   1cf20:	ldr	r0, [r5, #12]
   1cf24:	add	r9, r6, r9
   1cf28:	mov	lr, #1
   1cf2c:	mov	r3, r9
   1cf30:	ldr	r9, [sp, #60]	; 0x3c
   1cf34:	ldr	r6, [r0, r4, lsl #2]
   1cf38:	ldr	r0, [sp, #196]	; 0xc4
   1cf3c:	cmp	r3, r0
   1cf40:	ble	1c9f8 <ftello64@plt+0xb16c>
   1cf44:	b	1cab4 <ftello64@plt+0xb228>
   1cf48:	ldr	r0, [sp, #72]	; 0x48
   1cf4c:	str	r6, [sp, #100]	; 0x64
   1cf50:	mov	r6, r9
   1cf54:	cmp	r0, r3
   1cf58:	bne	1cf88 <ftello64@plt+0xb6fc>
   1cf5c:	ldr	r0, [sp, #92]	; 0x5c
   1cf60:	lsl	r1, r0, #3
   1cf64:	ldr	r0, [sp, #88]	; 0x58
   1cf68:	bl	2e9bc <ftello64@plt+0x1d130>
   1cf6c:	cmp	r0, #0
   1cf70:	mov	r9, r6
   1cf74:	beq	1d424 <ftello64@plt+0xbb98>
   1cf78:	ldr	r1, [sp, #92]	; 0x5c
   1cf7c:	str	r0, [sp, #88]	; 0x58
   1cf80:	lsl	r1, r1, #1
   1cf84:	str	r1, [sp, #72]	; 0x48
   1cf88:	ldr	r0, [sp, #88]	; 0x58
   1cf8c:	ldr	r0, [r0]
   1cf90:	cmp	r0, r4
   1cf94:	ble	1cfd8 <ftello64@plt+0xb74c>
   1cf98:	ldr	r2, [sp, #92]	; 0x5c
   1cf9c:	cmp	r2, #1
   1cfa0:	blt	1d014 <ftello64@plt+0xb788>
   1cfa4:	ldr	r0, [sp, #88]	; 0x58
   1cfa8:	ldr	r2, [sp, #92]	; 0x5c
   1cfac:	add	r1, r0, r2, lsl #2
   1cfb0:	add	r0, r2, #1
   1cfb4:	mov	r2, r1
   1cfb8:	ldr	r3, [r2, #-4]!
   1cfbc:	sub	r0, r0, #1
   1cfc0:	cmp	r0, #1
   1cfc4:	str	r3, [r1]
   1cfc8:	mov	r1, r2
   1cfcc:	bgt	1cfb8 <ftello64@plt+0xb72c>
   1cfd0:	sub	r2, r0, #1
   1cfd4:	b	1d014 <ftello64@plt+0xb788>
   1cfd8:	ldr	r0, [sp, #88]	; 0x58
   1cfdc:	ldr	r2, [sp, #92]	; 0x5c
   1cfe0:	add	r0, r0, r2, lsl #2
   1cfe4:	ldr	r1, [r0, #-4]
   1cfe8:	cmp	r1, r4
   1cfec:	ble	1d014 <ftello64@plt+0xb788>
   1cff0:	ldr	r2, [sp, #92]	; 0x5c
   1cff4:	sub	r2, r2, #2
   1cff8:	str	r1, [r0]
   1cffc:	sub	r2, r2, #1
   1d000:	ldr	r1, [r0, #-8]
   1d004:	sub	r0, r0, #4
   1d008:	cmp	r1, r4
   1d00c:	bgt	1cff8 <ftello64@plt+0xb76c>
   1d010:	add	r2, r2, #2
   1d014:	ldr	r3, [sp, #92]	; 0x5c
   1d018:	ldr	r0, [sp, #88]	; 0x58
   1d01c:	mov	r9, r6
   1d020:	ldr	r7, [sp, #68]	; 0x44
   1d024:	ldr	r6, [sp, #100]	; 0x64
   1d028:	add	r3, r3, #1
   1d02c:	str	r4, [r0, r2, lsl #2]
   1d030:	b	1ca90 <ftello64@plt+0xb204>
   1d034:	ldr	r0, [sp, #72]	; 0x48
   1d038:	mov	r6, r9
   1d03c:	cmp	r0, r1
   1d040:	bne	1d070 <ftello64@plt+0xb7e4>
   1d044:	ldr	r0, [sp, #92]	; 0x5c
   1d048:	lsl	r1, r0, #3
   1d04c:	ldr	r0, [sp, #88]	; 0x58
   1d050:	bl	2e9bc <ftello64@plt+0x1d130>
   1d054:	cmp	r0, #0
   1d058:	mov	r9, r6
   1d05c:	beq	1d424 <ftello64@plt+0xbb98>
   1d060:	ldr	r1, [sp, #92]	; 0x5c
   1d064:	str	r0, [sp, #88]	; 0x58
   1d068:	lsl	r1, r1, #1
   1d06c:	str	r1, [sp, #72]	; 0x48
   1d070:	ldr	r0, [sp, #88]	; 0x58
   1d074:	ldr	r0, [r0]
   1d078:	cmp	r0, r4
   1d07c:	ble	1d0c0 <ftello64@plt+0xb834>
   1d080:	ldr	r2, [sp, #92]	; 0x5c
   1d084:	cmp	r2, #1
   1d088:	blt	1d0fc <ftello64@plt+0xb870>
   1d08c:	ldr	r0, [sp, #88]	; 0x58
   1d090:	ldr	r2, [sp, #92]	; 0x5c
   1d094:	add	r1, r0, r2, lsl #2
   1d098:	add	r0, r2, #1
   1d09c:	mov	r2, r1
   1d0a0:	ldr	r3, [r2, #-4]!
   1d0a4:	sub	r0, r0, #1
   1d0a8:	cmp	r0, #1
   1d0ac:	str	r3, [r1]
   1d0b0:	mov	r1, r2
   1d0b4:	bgt	1d0a0 <ftello64@plt+0xb814>
   1d0b8:	sub	r2, r0, #1
   1d0bc:	b	1d0fc <ftello64@plt+0xb870>
   1d0c0:	ldr	r0, [sp, #88]	; 0x58
   1d0c4:	ldr	r2, [sp, #92]	; 0x5c
   1d0c8:	add	r0, r0, r2, lsl #2
   1d0cc:	ldr	r1, [r0, #-4]
   1d0d0:	cmp	r1, r4
   1d0d4:	ble	1d0fc <ftello64@plt+0xb870>
   1d0d8:	ldr	r2, [sp, #92]	; 0x5c
   1d0dc:	sub	r2, r2, #2
   1d0e0:	str	r1, [r0]
   1d0e4:	sub	r2, r2, #1
   1d0e8:	ldr	r1, [r0, #-8]
   1d0ec:	sub	r0, r0, #4
   1d0f0:	cmp	r1, r4
   1d0f4:	bgt	1d0e0 <ftello64@plt+0xb854>
   1d0f8:	add	r2, r2, #2
   1d0fc:	ldr	r1, [sp, #92]	; 0x5c
   1d100:	ldr	sl, [sp, #88]	; 0x58
   1d104:	ldr	r7, [sp, #68]	; 0x44
   1d108:	mov	r9, r6
   1d10c:	add	r1, r1, #1
   1d110:	str	r4, [sl, r2, lsl #2]
   1d114:	str	r1, [sp, #92]	; 0x5c
   1d118:	b	1ce54 <ftello64@plt+0xb5c8>
   1d11c:	mov	r6, #0
   1d120:	b	1ae3c <ftello64@plt+0x95b0>
   1d124:	mov	r9, #12
   1d128:	b	1d32c <ftello64@plt+0xbaa0>
   1d12c:	mov	r9, sl
   1d130:	b	1d140 <ftello64@plt+0xb8b4>
   1d134:	mov	r9, r0
   1d138:	b	1d32c <ftello64@plt+0xbaa0>
   1d13c:	mov	r5, #1
   1d140:	ldr	r0, [sp, #88]	; 0x58
   1d144:	bl	15bb8 <ftello64@plt+0x432c>
   1d148:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d14c:	cmp	r0, r9
   1d150:	beq	1d158 <ftello64@plt+0xb8cc>
   1d154:	bl	15bb8 <ftello64@plt+0x432c>
   1d158:	mov	r0, #16
   1d15c:	cmp	r5, #0
   1d160:	str	r0, [fp, #-188]	; 0xffffff44
   1d164:	mov	r0, #0
   1d168:	str	r0, [fp, #-192]	; 0xffffff40
   1d16c:	str	r9, [fp, #-184]	; 0xffffff48
   1d170:	mov	r9, #1
   1d174:	bne	1d32c <ftello64@plt+0xbaa0>
   1d178:	ldr	r1, [r8]
   1d17c:	ldr	r0, [r8, #8]
   1d180:	cmp	r1, #1
   1d184:	blt	1d1c4 <ftello64@plt+0xb938>
   1d188:	mov	r5, #0
   1d18c:	mov	r6, #0
   1d190:	add	r0, r0, r5
   1d194:	ldr	r0, [r0, #20]
   1d198:	bl	15bb8 <ftello64@plt+0x432c>
   1d19c:	ldr	r0, [r8, #8]
   1d1a0:	add	r0, r0, r5
   1d1a4:	ldr	r0, [r0, #8]
   1d1a8:	bl	15bb8 <ftello64@plt+0x432c>
   1d1ac:	ldr	r1, [r8]
   1d1b0:	ldr	r0, [r8, #8]
   1d1b4:	add	r6, r6, #1
   1d1b8:	add	r5, r5, #24
   1d1bc:	cmp	r6, r1
   1d1c0:	blt	1d190 <ftello64@plt+0xb904>
   1d1c4:	bl	15bb8 <ftello64@plt+0x432c>
   1d1c8:	b	1d32c <ftello64@plt+0xbaa0>
   1d1cc:	ldr	r5, [fp, #20]
   1d1d0:	ldr	r9, [sp, #60]	; 0x3c
   1d1d4:	mov	r0, sl
   1d1d8:	bl	15bb8 <ftello64@plt+0x432c>
   1d1dc:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d1e0:	cmp	r0, r9
   1d1e4:	beq	1d1ec <ftello64@plt+0xb960>
   1d1e8:	bl	15bb8 <ftello64@plt+0x432c>
   1d1ec:	mov	r0, #16
   1d1f0:	cmp	r8, #0
   1d1f4:	str	r0, [fp, #-188]	; 0xffffff44
   1d1f8:	mov	r0, #0
   1d1fc:	str	r0, [fp, #-192]	; 0xffffff40
   1d200:	str	r9, [fp, #-184]	; 0xffffff48
   1d204:	beq	1d260 <ftello64@plt+0xb9d4>
   1d208:	ldr	r1, [r8]
   1d20c:	ldr	r0, [r8, #8]
   1d210:	mov	r6, r5
   1d214:	cmp	r1, #1
   1d218:	blt	1d258 <ftello64@plt+0xb9cc>
   1d21c:	mov	r4, #0
   1d220:	mov	r5, #0
   1d224:	add	r0, r0, r4
   1d228:	ldr	r0, [r0, #20]
   1d22c:	bl	15bb8 <ftello64@plt+0x432c>
   1d230:	ldr	r0, [r8, #8]
   1d234:	add	r0, r0, r4
   1d238:	ldr	r0, [r0, #8]
   1d23c:	bl	15bb8 <ftello64@plt+0x432c>
   1d240:	ldr	r1, [r8]
   1d244:	ldr	r0, [r8, #8]
   1d248:	add	r5, r5, #1
   1d24c:	add	r4, r4, #24
   1d250:	cmp	r5, r1
   1d254:	blt	1d224 <ftello64@plt+0xb998>
   1d258:	bl	15bb8 <ftello64@plt+0x432c>
   1d25c:	mov	r5, r6
   1d260:	ldrb	r0, [sp, #180]	; 0xb4
   1d264:	cmp	r0, #0
   1d268:	bne	1d3a4 <ftello64@plt+0xbb18>
   1d26c:	ldr	r1, [fp, #-200]	; 0xffffff38
   1d270:	ldr	r4, [sp, #28]
   1d274:	add	r0, r5, #4
   1d278:	mov	r2, r7
   1d27c:	ldr	r3, [r0, #-4]
   1d280:	cmn	r3, #1
   1d284:	addne	r3, r3, r1
   1d288:	strne	r3, [r0, #-4]
   1d28c:	ldrne	r3, [r0]
   1d290:	addne	r3, r3, r1
   1d294:	strne	r3, [r0]
   1d298:	add	r0, r0, #8
   1d29c:	subs	r2, r2, #1
   1d2a0:	bne	1d27c <ftello64@plt+0xb9f0>
   1d2a4:	cmp	r4, #1
   1d2a8:	blt	1d2bc <ftello64@plt+0xba30>
   1d2ac:	add	r0, r5, r7, lsl #3
   1d2b0:	lsl	r2, r4, #3
   1d2b4:	mov	r1, #255	; 0xff
   1d2b8:	bl	1176c <memset@plt>
   1d2bc:	ldr	r0, [sp, #96]	; 0x60
   1d2c0:	mov	r9, #0
   1d2c4:	ldr	r0, [r0, #132]	; 0x84
   1d2c8:	cmp	r0, #0
   1d2cc:	beq	1d32c <ftello64@plt+0xbaa0>
   1d2d0:	cmp	r7, #2
   1d2d4:	bcc	1d32c <ftello64@plt+0xbaa0>
   1d2d8:	ldr	r1, [fp, #16]
   1d2dc:	ldr	r2, [sp, #28]
   1d2e0:	mov	r6, r5
   1d2e4:	sub	r1, r1, #1
   1d2e8:	sub	r1, r1, r2
   1d2ec:	mov	r2, #0
   1d2f0:	ldr	r3, [r0, r2, lsl #2]
   1d2f4:	cmp	r2, r3
   1d2f8:	beq	1d31c <ftello64@plt+0xba90>
   1d2fc:	add	r3, r6, r3, lsl #3
   1d300:	add	r7, r6, r2, lsl #3
   1d304:	ldr	r3, [r3, #8]
   1d308:	str	r3, [r7, #8]
   1d30c:	ldr	r3, [r0, r2, lsl #2]
   1d310:	add	r3, r6, r3, lsl #3
   1d314:	ldr	r3, [r3, #12]
   1d318:	str	r3, [r7, #12]
   1d31c:	add	r2, r2, #1
   1d320:	cmp	r1, r2
   1d324:	bne	1d2f0 <ftello64@plt+0xba64>
   1d328:	mov	r9, #0
   1d32c:	ldr	r0, [sp, #204]	; 0xcc
   1d330:	bl	15bb8 <ftello64@plt+0x432c>
   1d334:	ldr	r0, [sp, #96]	; 0x60
   1d338:	ldr	r0, [r0, #76]	; 0x4c
   1d33c:	cmp	r0, #0
   1d340:	beq	1d35c <ftello64@plt+0xbad0>
   1d344:	add	r0, sp, #104	; 0x68
   1d348:	bl	25390 <ftello64@plt+0x13b04>
   1d34c:	ldr	r0, [sp, #236]	; 0xec
   1d350:	bl	15bb8 <ftello64@plt+0x432c>
   1d354:	ldr	r0, [sp, #220]	; 0xdc
   1d358:	bl	15bb8 <ftello64@plt+0x432c>
   1d35c:	ldr	r0, [sp, #112]	; 0x70
   1d360:	bl	15bb8 <ftello64@plt+0x432c>
   1d364:	ldr	r0, [sp, #116]	; 0x74
   1d368:	bl	15bb8 <ftello64@plt+0x432c>
   1d36c:	ldrb	r0, [sp, #179]	; 0xb3
   1d370:	cmp	r0, #0
   1d374:	beq	1d380 <ftello64@plt+0xbaf4>
   1d378:	ldr	r0, [sp, #108]	; 0x6c
   1d37c:	bl	15bb8 <ftello64@plt+0x432c>
   1d380:	mov	r0, r9
   1d384:	sub	sp, fp, #28
   1d388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d38c:	mov	r0, r6
   1d390:	bl	15bb8 <ftello64@plt+0x432c>
   1d394:	mov	r0, #0
   1d398:	bl	15bb8 <ftello64@plt+0x432c>
   1d39c:	mov	r9, #12
   1d3a0:	b	1d32c <ftello64@plt+0xbaa0>
   1d3a4:	ldr	ip, [sp, #24]
   1d3a8:	ldr	r4, [sp, #28]
   1d3ac:	add	r0, r5, #4
   1d3b0:	mov	r1, r7
   1d3b4:	ldr	r2, [r0, #-4]
   1d3b8:	cmn	r2, #1
   1d3bc:	beq	1d404 <ftello64@plt+0xbb78>
   1d3c0:	ldr	r7, [sp, #132]	; 0x84
   1d3c4:	ldr	r3, [sp, #116]	; 0x74
   1d3c8:	mov	r6, ip
   1d3cc:	cmp	r2, r7
   1d3d0:	addne	r6, r3, r2, lsl #2
   1d3d4:	ldr	r2, [r6]
   1d3d8:	str	r2, [r0, #-4]
   1d3dc:	ldr	r6, [r0]
   1d3e0:	cmp	r6, r7
   1d3e4:	mov	r7, ip
   1d3e8:	addne	r7, r3, r6, lsl #2
   1d3ec:	ldr	r3, [r7]
   1d3f0:	ldr	r7, [fp, #-200]	; 0xffffff38
   1d3f4:	add	r2, r2, r7
   1d3f8:	add	r3, r3, r7
   1d3fc:	ldr	r7, [sp, #68]	; 0x44
   1d400:	stmda	r0, {r2, r3}
   1d404:	add	r0, r0, #8
   1d408:	subs	r1, r1, #1
   1d40c:	bne	1d3b4 <ftello64@plt+0xbb28>
   1d410:	b	1d2a4 <ftello64@plt+0xba18>
   1d414:	mov	r9, #1
   1d418:	b	1d32c <ftello64@plt+0xbaa0>
   1d41c:	mov	r0, #0
   1d420:	str	r0, [sp, #88]	; 0x58
   1d424:	ldr	r0, [sp, #88]	; 0x58
   1d428:	bl	15bb8 <ftello64@plt+0x432c>
   1d42c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d430:	cmp	r0, r9
   1d434:	beq	1d43c <ftello64@plt+0xbbb0>
   1d438:	bl	15bb8 <ftello64@plt+0x432c>
   1d43c:	mov	r0, #16
   1d440:	cmp	r8, #0
   1d444:	str	r0, [fp, #-188]	; 0xffffff44
   1d448:	mov	r0, #0
   1d44c:	str	r0, [fp, #-192]	; 0xffffff40
   1d450:	str	r9, [fp, #-184]	; 0xffffff48
   1d454:	mov	r9, #12
   1d458:	beq	1d32c <ftello64@plt+0xbaa0>
   1d45c:	ldr	r1, [r8]
   1d460:	ldr	r0, [r8, #8]
   1d464:	cmp	r1, #1
   1d468:	blt	1d1c4 <ftello64@plt+0xb938>
   1d46c:	mov	r5, #0
   1d470:	mov	r6, #0
   1d474:	add	r0, r0, r5
   1d478:	ldr	r0, [r0, #20]
   1d47c:	bl	15bb8 <ftello64@plt+0x432c>
   1d480:	ldr	r0, [r8, #8]
   1d484:	add	r0, r0, r5
   1d488:	ldr	r0, [r0, #8]
   1d48c:	bl	15bb8 <ftello64@plt+0x432c>
   1d490:	ldr	r1, [r8]
   1d494:	ldr	r0, [r8, #8]
   1d498:	add	r6, r6, #1
   1d49c:	add	r5, r5, #24
   1d4a0:	cmp	r6, r1
   1d4a4:	blt	1d474 <ftello64@plt+0xbbe8>
   1d4a8:	b	1d1c4 <ftello64@plt+0xb938>
   1d4ac:	mov	r0, #0
   1d4b0:	str	r0, [r7]
   1d4b4:	str	r0, [sl]
   1d4b8:	b	1d424 <ftello64@plt+0xbb98>
   1d4bc:	push	{fp, lr}
   1d4c0:	mov	fp, sp
   1d4c4:	sub	sp, sp, #16
   1d4c8:	mov	ip, #1
   1d4cc:	str	r2, [sp, #4]
   1d4d0:	str	ip, [sp, #12]
   1d4d4:	mov	ip, #0
   1d4d8:	str	ip, [sp]
   1d4dc:	ldr	ip, [fp, #8]
   1d4e0:	str	ip, [sp, #8]
   1d4e4:	bl	1d4f0 <ftello64@plt+0xbc64>
   1d4e8:	mov	sp, fp
   1d4ec:	pop	{fp, pc}
   1d4f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d4f4:	add	fp, sp, #28
   1d4f8:	sub	sp, sp, #44	; 0x2c
   1d4fc:	mvn	r4, #0
   1d500:	cmp	r3, #0
   1d504:	blt	1d854 <ftello64@plt+0xbfc8>
   1d508:	mov	r6, r3
   1d50c:	mov	r8, r2
   1d510:	cmp	r3, r2
   1d514:	bgt	1d854 <ftello64@plt+0xbfc8>
   1d518:	mov	r5, r0
   1d51c:	ldr	r0, [fp, #8]
   1d520:	mov	r7, r8
   1d524:	str	r1, [sp, #24]
   1d528:	movw	r1, #0
   1d52c:	ldr	sl, [r5]
   1d530:	movt	r1, #0
   1d534:	add	r0, r0, r6
   1d538:	cmp	r0, r8
   1d53c:	bicle	r7, r0, r0, asr #31
   1d540:	movw	r0, #0
   1d544:	movt	r0, #0
   1d548:	orrs	r4, r1, r0
   1d54c:	beq	1d558 <ftello64@plt+0xbccc>
   1d550:	add	r0, sl, #136	; 0x88
   1d554:	bl	1155c <pthread_mutex_lock@plt>
   1d558:	ldrb	r0, [r5, #28]
   1d55c:	ldr	r9, [fp, #16]
   1d560:	cmp	r7, r6
   1d564:	ubfx	r1, r0, #5, #2
   1d568:	str	r4, [sp, #28]
   1d56c:	str	r6, [sp, #36]	; 0x24
   1d570:	str	r1, [sp, #20]
   1d574:	ble	1d610 <ftello64@plt+0xbd84>
   1d578:	tst	r0, #8
   1d57c:	bne	1d610 <ftello64@plt+0xbd84>
   1d580:	ldr	r6, [r5, #16]
   1d584:	cmp	r6, #0
   1d588:	beq	1d610 <ftello64@plt+0xbd84>
   1d58c:	ldr	r4, [r5]
   1d590:	mov	r0, r6
   1d594:	mov	r1, #0
   1d598:	mov	r2, #256	; 0x100
   1d59c:	bl	1176c <memset@plt>
   1d5a0:	ldr	r1, [r4, #36]	; 0x24
   1d5a4:	mov	r0, r5
   1d5a8:	mov	r2, r6
   1d5ac:	bl	19fec <ftello64@plt+0x8760>
   1d5b0:	ldr	r0, [r4, #36]	; 0x24
   1d5b4:	ldr	r1, [r4, #40]	; 0x28
   1d5b8:	cmp	r0, r1
   1d5bc:	beq	1d5d0 <ftello64@plt+0xbd44>
   1d5c0:	mov	r0, r5
   1d5c4:	mov	r2, r6
   1d5c8:	bl	19fec <ftello64@plt+0x8760>
   1d5cc:	ldr	r0, [r4, #36]	; 0x24
   1d5d0:	ldr	r1, [r4, #44]	; 0x2c
   1d5d4:	cmp	r0, r1
   1d5d8:	beq	1d5ec <ftello64@plt+0xbd60>
   1d5dc:	mov	r0, r5
   1d5e0:	mov	r2, r6
   1d5e4:	bl	19fec <ftello64@plt+0x8760>
   1d5e8:	ldr	r0, [r4, #36]	; 0x24
   1d5ec:	ldr	r1, [r4, #48]	; 0x30
   1d5f0:	cmp	r0, r1
   1d5f4:	beq	1d604 <ftello64@plt+0xbd78>
   1d5f8:	mov	r0, r5
   1d5fc:	mov	r2, r6
   1d600:	bl	19fec <ftello64@plt+0x8760>
   1d604:	ldrb	r0, [r5, #28]
   1d608:	orr	r0, r0, #8
   1d60c:	strb	r0, [r5, #28]
   1d610:	str	sl, [sp, #32]
   1d614:	mov	sl, #1
   1d618:	mov	r4, #0
   1d61c:	cmp	r9, #0
   1d620:	str	r5, [fp, #-32]	; 0xffffffe0
   1d624:	beq	1d664 <ftello64@plt+0xbdd8>
   1d628:	ldr	r6, [sp, #36]	; 0x24
   1d62c:	ands	r1, r0, #16
   1d630:	bne	1d6a0 <ftello64@plt+0xbe14>
   1d634:	and	r0, r0, #6
   1d638:	cmp	r0, #4
   1d63c:	bne	1d690 <ftello64@plt+0xbe04>
   1d640:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d644:	ldr	sl, [r9]
   1d648:	ldr	r0, [r0, #24]
   1d64c:	cmp	sl, r0
   1d650:	bhi	1d698 <ftello64@plt+0xbe0c>
   1d654:	cmp	sl, #1
   1d658:	movwlt	r9, #0
   1d65c:	movwlt	sl, #1
   1d660:	b	1d69c <ftello64@plt+0xbe10>
   1d664:	ldr	r6, [sp, #36]	; 0x24
   1d668:	lsl	r0, sl, #3
   1d66c:	bl	2e98c <ftello64@plt+0x1d100>
   1d670:	cmp	r0, #0
   1d674:	bne	1d6b0 <ftello64@plt+0xbe24>
   1d678:	ldr	r5, [sp, #32]
   1d67c:	mvn	r4, #1
   1d680:	ldr	r0, [sp, #28]
   1d684:	cmp	r0, #0
   1d688:	bne	1d84c <ftello64@plt+0xbfc0>
   1d68c:	b	1d854 <ftello64@plt+0xbfc8>
   1d690:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d694:	ldr	r0, [r0, #24]
   1d698:	add	sl, r0, #1
   1d69c:	mov	r4, r9
   1d6a0:	lsl	r0, sl, #3
   1d6a4:	bl	2e98c <ftello64@plt+0x1d100>
   1d6a8:	cmp	r0, #0
   1d6ac:	beq	1d678 <ftello64@plt+0xbdec>
   1d6b0:	mov	r9, r0
   1d6b4:	ldr	r0, [fp, #12]
   1d6b8:	str	r7, [sp]
   1d6bc:	mov	r2, r8
   1d6c0:	mov	r3, r6
   1d6c4:	stmib	sp, {r0, sl}
   1d6c8:	str	r9, [sp, #12]
   1d6cc:	ldr	r0, [sp, #20]
   1d6d0:	ldr	r1, [sp, #24]
   1d6d4:	str	r0, [sp, #16]
   1d6d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d6dc:	bl	1ad64 <ftello64@plt+0x94d8>
   1d6e0:	cmp	r0, #0
   1d6e4:	beq	1d6f8 <ftello64@plt+0xbe6c>
   1d6e8:	mvn	r4, #1
   1d6ec:	cmp	r0, #1
   1d6f0:	mvneq	r4, #0
   1d6f4:	b	1d834 <ftello64@plt+0xbfa8>
   1d6f8:	cmp	r4, #0
   1d6fc:	beq	1d818 <ftello64@plt+0xbf8c>
   1d700:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d704:	add	r6, sl, #1
   1d708:	ldrb	r0, [r0, #28]
   1d70c:	ubfx	r0, r0, #1, #2
   1d710:	cmp	r0, #1
   1d714:	beq	1d77c <ftello64@plt+0xbef0>
   1d718:	mov	r8, #2
   1d71c:	cmp	r0, #0
   1d720:	bne	1d78c <ftello64@plt+0xbf00>
   1d724:	lsl	r7, r6, #2
   1d728:	mov	r0, r7
   1d72c:	bl	2e98c <ftello64@plt+0x1d100>
   1d730:	mov	r8, #0
   1d734:	cmp	r0, #0
   1d738:	str	r0, [r4, #4]
   1d73c:	beq	1d96c <ftello64@plt+0xc0e0>
   1d740:	mov	r0, r7
   1d744:	bl	2e98c <ftello64@plt+0x1d100>
   1d748:	cmp	r0, #0
   1d74c:	str	r0, [r4, #8]
   1d750:	beq	1d964 <ftello64@plt+0xc0d8>
   1d754:	str	r6, [r4]
   1d758:	mov	r8, #1
   1d75c:	cmp	sl, #1
   1d760:	bge	1d794 <ftello64@plt+0xbf08>
   1d764:	mov	sl, #0
   1d768:	ldr	r0, [r4]
   1d76c:	ldr	r6, [sp, #36]	; 0x24
   1d770:	cmp	sl, r0
   1d774:	bcs	1d7fc <ftello64@plt+0xbf70>
   1d778:	b	1d7dc <ftello64@plt+0xbf50>
   1d77c:	ldr	r0, [r4]
   1d780:	mov	r8, #1
   1d784:	cmp	r6, r0
   1d788:	bhi	1d914 <ftello64@plt+0xc088>
   1d78c:	cmp	sl, #1
   1d790:	blt	1d764 <ftello64@plt+0xbed8>
   1d794:	ldmib	r4, {r6, r7}
   1d798:	mov	r2, #0
   1d79c:	cmp	sl, #3
   1d7a0:	bhi	1d860 <ftello64@plt+0xbfd4>
   1d7a4:	add	r0, r9, r2, lsl #3
   1d7a8:	add	r0, r0, #4
   1d7ac:	ldr	r1, [r0, #-4]
   1d7b0:	str	r1, [r6, r2, lsl #2]
   1d7b4:	ldr	r1, [r0]
   1d7b8:	add	r0, r0, #8
   1d7bc:	str	r1, [r7, r2, lsl #2]
   1d7c0:	add	r2, r2, #1
   1d7c4:	cmp	sl, r2
   1d7c8:	bne	1d7ac <ftello64@plt+0xbf20>
   1d7cc:	ldr	r0, [r4]
   1d7d0:	ldr	r6, [sp, #36]	; 0x24
   1d7d4:	cmp	sl, r0
   1d7d8:	bcs	1d7fc <ftello64@plt+0xbf70>
   1d7dc:	ldmib	r4, {r0, r1}
   1d7e0:	mvn	r2, #0
   1d7e4:	str	r2, [r1, sl, lsl #2]
   1d7e8:	str	r2, [r0, sl, lsl #2]
   1d7ec:	add	sl, sl, #1
   1d7f0:	ldr	r3, [r4]
   1d7f4:	cmp	sl, r3
   1d7f8:	bcc	1d7e4 <ftello64@plt+0xbf58>
   1d7fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d800:	cmp	r8, #0
   1d804:	ldrb	r0, [r1, #28]
   1d808:	and	r0, r0, #249	; 0xf9
   1d80c:	orr	r0, r0, r8, lsl #1
   1d810:	strb	r0, [r1, #28]
   1d814:	beq	1d830 <ftello64@plt+0xbfa4>
   1d818:	ldr	r0, [fp, #20]
   1d81c:	cmp	r0, #0
   1d820:	ldreq	r4, [r9]
   1d824:	ldrne	r0, [r9, #4]
   1d828:	subne	r4, r0, r6
   1d82c:	b	1d834 <ftello64@plt+0xbfa8>
   1d830:	mvn	r4, #1
   1d834:	ldr	r5, [sp, #32]
   1d838:	mov	r0, r9
   1d83c:	bl	15bb8 <ftello64@plt+0x432c>
   1d840:	ldr	r0, [sp, #28]
   1d844:	cmp	r0, #0
   1d848:	beq	1d854 <ftello64@plt+0xbfc8>
   1d84c:	add	r0, r5, #136	; 0x88
   1d850:	bl	114a8 <pthread_mutex_unlock@plt>
   1d854:	mov	r0, r4
   1d858:	sub	sp, fp, #28
   1d85c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d860:	add	ip, r7, sl, lsl #2
   1d864:	mov	lr, #0
   1d868:	add	r5, r9, sl, lsl #3
   1d86c:	str	r8, [sp, #24]
   1d870:	mov	r8, #0
   1d874:	add	r3, r6, sl, lsl #2
   1d878:	mov	r1, #0
   1d87c:	mov	r0, #0
   1d880:	mov	r2, #0
   1d884:	cmp	r9, ip
   1d888:	movwcc	lr, #1
   1d88c:	cmp	r5, r7
   1d890:	movwhi	r8, #1
   1d894:	cmp	r9, r3
   1d898:	movwcc	r1, #1
   1d89c:	cmp	r5, r6
   1d8a0:	mov	r5, #0
   1d8a4:	movwhi	r5, #1
   1d8a8:	cmp	r7, r3
   1d8ac:	mov	r3, #0
   1d8b0:	movwcc	r3, #1
   1d8b4:	cmp	r6, ip
   1d8b8:	movwcc	r0, #1
   1d8bc:	tst	r0, r3
   1d8c0:	bne	1d90c <ftello64@plt+0xc080>
   1d8c4:	ands	r0, r5, r1
   1d8c8:	bne	1d90c <ftello64@plt+0xc080>
   1d8cc:	ands	r0, r8, lr
   1d8d0:	ldr	r8, [sp, #24]
   1d8d4:	bne	1d7a4 <ftello64@plt+0xbf18>
   1d8d8:	bic	r2, sl, #3
   1d8dc:	mov	r1, r7
   1d8e0:	mov	r0, r6
   1d8e4:	mov	r5, r9
   1d8e8:	mov	r3, r2
   1d8ec:	vld2.32	{d16-d19}, [r5]!
   1d8f0:	subs	r3, r3, #4
   1d8f4:	vst1.32	{d16-d17}, [r0]!
   1d8f8:	vst1.32	{d18-d19}, [r1]!
   1d8fc:	bne	1d8ec <ftello64@plt+0xc060>
   1d900:	cmp	sl, r2
   1d904:	bne	1d7a4 <ftello64@plt+0xbf18>
   1d908:	b	1d7cc <ftello64@plt+0xbf40>
   1d90c:	ldr	r8, [sp, #24]
   1d910:	b	1d7a4 <ftello64@plt+0xbf18>
   1d914:	ldr	r0, [r4, #4]
   1d918:	lsl	r7, r6, #2
   1d91c:	mov	r1, r7
   1d920:	bl	2e9bc <ftello64@plt+0x1d130>
   1d924:	mov	r8, #0
   1d928:	cmp	r0, #0
   1d92c:	beq	1d96c <ftello64@plt+0xc0e0>
   1d930:	mov	r5, r0
   1d934:	ldr	r0, [r4, #8]
   1d938:	mov	r1, r7
   1d93c:	bl	2e9bc <ftello64@plt+0x1d130>
   1d940:	cmp	r0, #0
   1d944:	beq	1d974 <ftello64@plt+0xc0e8>
   1d948:	str	r6, [r4]
   1d94c:	str	r5, [r4, #4]
   1d950:	str	r0, [r4, #8]
   1d954:	mov	r8, #1
   1d958:	cmp	sl, #1
   1d95c:	bge	1d794 <ftello64@plt+0xbf08>
   1d960:	b	1d764 <ftello64@plt+0xbed8>
   1d964:	ldr	r0, [r4, #4]
   1d968:	bl	15bb8 <ftello64@plt+0x432c>
   1d96c:	ldr	r6, [sp, #36]	; 0x24
   1d970:	b	1d7fc <ftello64@plt+0xbf70>
   1d974:	mov	r0, r5
   1d978:	b	1d968 <ftello64@plt+0xc0dc>
   1d97c:	push	{fp, lr}
   1d980:	mov	fp, sp
   1d984:	sub	sp, sp, #16
   1d988:	mov	ip, #0
   1d98c:	str	r2, [sp, #4]
   1d990:	str	ip, [sp, #12]
   1d994:	ldr	ip, [fp, #12]
   1d998:	str	ip, [sp, #8]
   1d99c:	ldr	ip, [fp, #8]
   1d9a0:	str	ip, [sp]
   1d9a4:	bl	1d4f0 <ftello64@plt+0xbc64>
   1d9a8:	mov	sp, fp
   1d9ac:	pop	{fp, pc}
   1d9b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d9b4:	add	fp, sp, #28
   1d9b8:	sub	sp, sp, #20
   1d9bc:	ldr	r4, [fp, #8]
   1d9c0:	mov	r8, r1
   1d9c4:	mov	r1, r0
   1d9c8:	mov	r6, r2
   1d9cc:	orr	r0, r4, r2
   1d9d0:	ldr	r2, [fp, #20]
   1d9d4:	orr	r0, r0, r2
   1d9d8:	cmp	r0, #0
   1d9dc:	blt	1da9c <ftello64@plt+0xc210>
   1d9e0:	adds	sl, r6, r4
   1d9e4:	bvs	1da9c <ftello64@plt+0xc210>
   1d9e8:	mov	r5, #0
   1d9ec:	cmp	r4, #1
   1d9f0:	blt	1da48 <ftello64@plt+0xc1bc>
   1d9f4:	mov	r9, r3
   1d9f8:	cmp	r6, #1
   1d9fc:	blt	1da50 <ftello64@plt+0xc1c4>
   1da00:	mov	r0, sl
   1da04:	mov	r5, r1
   1da08:	bl	2e98c <ftello64@plt+0x1d100>
   1da0c:	cmp	r0, #0
   1da10:	beq	1da9c <ftello64@plt+0xc210>
   1da14:	mov	r1, r8
   1da18:	mov	r2, r6
   1da1c:	mov	r7, r0
   1da20:	bl	11580 <memcpy@plt>
   1da24:	add	r0, r7, r6
   1da28:	mov	r1, r9
   1da2c:	mov	r2, r4
   1da30:	bl	11580 <memcpy@plt>
   1da34:	ldr	r2, [fp, #20]
   1da38:	mov	r1, r5
   1da3c:	mov	r4, r7
   1da40:	mov	r5, #0
   1da44:	b	1da58 <ftello64@plt+0xc1cc>
   1da48:	mov	r7, r8
   1da4c:	b	1da54 <ftello64@plt+0xc1c8>
   1da50:	mov	r7, r9
   1da54:	mov	r4, #0
   1da58:	ldr	r0, [fp, #16]
   1da5c:	ldr	r3, [fp, #12]
   1da60:	mov	r6, #1
   1da64:	str	r2, [sp, #4]
   1da68:	mov	r2, sl
   1da6c:	str	r5, [sp]
   1da70:	str	r6, [sp, #12]
   1da74:	str	r0, [sp, #8]
   1da78:	mov	r0, r1
   1da7c:	mov	r1, r7
   1da80:	bl	1d4f0 <ftello64@plt+0xbc64>
   1da84:	mov	r5, r0
   1da88:	mov	r0, r4
   1da8c:	bl	15bb8 <ftello64@plt+0x432c>
   1da90:	mov	r0, r5
   1da94:	sub	sp, fp, #28
   1da98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da9c:	mvn	r0, #1
   1daa0:	sub	sp, fp, #28
   1daa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1daa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1daac:	add	fp, sp, #28
   1dab0:	sub	sp, sp, #20
   1dab4:	ldr	r4, [fp, #8]
   1dab8:	mov	r8, r1
   1dabc:	mov	r1, r0
   1dac0:	mov	r6, r2
   1dac4:	orr	r0, r4, r2
   1dac8:	ldr	r2, [fp, #24]
   1dacc:	orr	r0, r0, r2
   1dad0:	cmp	r0, #0
   1dad4:	blt	1db94 <ftello64@plt+0xc308>
   1dad8:	adds	sl, r6, r4
   1dadc:	bvs	1db94 <ftello64@plt+0xc308>
   1dae0:	mov	r5, #0
   1dae4:	cmp	r4, #1
   1dae8:	blt	1db40 <ftello64@plt+0xc2b4>
   1daec:	mov	r9, r3
   1daf0:	cmp	r6, #1
   1daf4:	blt	1db48 <ftello64@plt+0xc2bc>
   1daf8:	mov	r0, sl
   1dafc:	mov	r5, r1
   1db00:	bl	2e98c <ftello64@plt+0x1d100>
   1db04:	cmp	r0, #0
   1db08:	beq	1db94 <ftello64@plt+0xc308>
   1db0c:	mov	r1, r8
   1db10:	mov	r2, r6
   1db14:	mov	r7, r0
   1db18:	bl	11580 <memcpy@plt>
   1db1c:	add	r0, r7, r6
   1db20:	mov	r1, r9
   1db24:	mov	r2, r4
   1db28:	bl	11580 <memcpy@plt>
   1db2c:	ldr	r2, [fp, #24]
   1db30:	mov	r1, r5
   1db34:	mov	r4, r7
   1db38:	mov	r5, #0
   1db3c:	b	1db50 <ftello64@plt+0xc2c4>
   1db40:	mov	r7, r8
   1db44:	b	1db4c <ftello64@plt+0xc2c0>
   1db48:	mov	r7, r9
   1db4c:	mov	r4, #0
   1db50:	ldr	r0, [fp, #20]
   1db54:	ldr	r6, [fp, #16]
   1db58:	ldr	r3, [fp, #12]
   1db5c:	str	r2, [sp, #4]
   1db60:	mov	r2, sl
   1db64:	str	r5, [sp, #12]
   1db68:	str	r0, [sp, #8]
   1db6c:	mov	r0, r1
   1db70:	mov	r1, r7
   1db74:	str	r6, [sp]
   1db78:	bl	1d4f0 <ftello64@plt+0xbc64>
   1db7c:	mov	r5, r0
   1db80:	mov	r0, r4
   1db84:	bl	15bb8 <ftello64@plt+0x432c>
   1db88:	mov	r0, r5
   1db8c:	sub	sp, fp, #28
   1db90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1db94:	mvn	r0, #1
   1db98:	sub	sp, fp, #28
   1db9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dba0:	ldrb	ip, [r0, #28]
   1dba4:	cmp	r2, #0
   1dba8:	bic	ip, ip, #6
   1dbac:	orrne	ip, ip, #2
   1dbb0:	strb	ip, [r0, #28]
   1dbb4:	ldr	r0, [sp]
   1dbb8:	moveq	r0, r2
   1dbbc:	cmp	r2, #0
   1dbc0:	moveq	r3, r2
   1dbc4:	stm	r1, {r2, r3}
   1dbc8:	str	r0, [r1, #8]
   1dbcc:	bx	lr
   1dbd0:	push	{r4, sl, fp, lr}
   1dbd4:	add	fp, sp, #8
   1dbd8:	mov	r4, r0
   1dbdc:	ldr	r0, [r0, #24]
   1dbe0:	bl	15bb8 <ftello64@plt+0x432c>
   1dbe4:	ldr	r0, [r4, #36]	; 0x24
   1dbe8:	bl	15bb8 <ftello64@plt+0x432c>
   1dbec:	ldr	r0, [r4, #40]	; 0x28
   1dbf0:	add	r1, r4, #4
   1dbf4:	cmp	r0, r1
   1dbf8:	beq	1dc0c <ftello64@plt+0xc380>
   1dbfc:	ldr	r0, [r0, #8]
   1dc00:	bl	15bb8 <ftello64@plt+0x432c>
   1dc04:	ldr	r0, [r4, #40]	; 0x28
   1dc08:	bl	15bb8 <ftello64@plt+0x432c>
   1dc0c:	ldr	r0, [r4, #12]
   1dc10:	bl	15bb8 <ftello64@plt+0x432c>
   1dc14:	ldr	r0, [r4, #48]	; 0x30
   1dc18:	bl	15bb8 <ftello64@plt+0x432c>
   1dc1c:	ldr	r0, [r4, #44]	; 0x2c
   1dc20:	bl	15bb8 <ftello64@plt+0x432c>
   1dc24:	mov	r0, r4
   1dc28:	pop	{r4, sl, fp, lr}
   1dc2c:	b	15bb8 <ftello64@plt+0x432c>
   1dc30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dc34:	add	fp, sp, #28
   1dc38:	sub	sp, sp, #92	; 0x5c
   1dc3c:	mov	r9, r0
   1dc40:	ldrb	r0, [r0, #74]	; 0x4a
   1dc44:	ldr	r2, [r9, #36]	; 0x24
   1dc48:	ldr	r1, [r9, #48]	; 0x30
   1dc4c:	ldr	r4, [r9, #28]
   1dc50:	cmp	r2, r1
   1dc54:	movgt	r2, r1
   1dc58:	cmp	r0, #0
   1dc5c:	str	r2, [sp]
   1dc60:	bne	1dc80 <ftello64@plt+0xc3f4>
   1dc64:	mov	r7, r9
   1dc68:	ldr	r0, [r7, #64]!	; 0x40
   1dc6c:	cmp	r0, #0
   1dc70:	bne	1dc80 <ftello64@plt+0xc3f4>
   1dc74:	ldrb	r0, [r9, #76]	; 0x4c
   1dc78:	cmp	r0, #0
   1dc7c:	beq	1dc88 <ftello64@plt+0xc3fc>
   1dc80:	ldr	r6, [r9, #32]
   1dc84:	b	1de64 <ftello64@plt+0xc5d8>
   1dc88:	ldr	r0, [sp]
   1dc8c:	cmp	r0, r4
   1dc90:	ble	1dca0 <ftello64@plt+0xc414>
   1dc94:	add	r8, r9, #16
   1dc98:	mov	sl, r4
   1dc9c:	b	1dcf8 <ftello64@plt+0xc46c>
   1dca0:	mov	sl, r4
   1dca4:	str	r4, [sp, #4]
   1dca8:	b	1df74 <ftello64@plt+0xc6e8>
   1dcac:	add	r0, r4, #1
   1dcb0:	cmp	r0, #2
   1dcb4:	bcc	1dcc8 <ftello64@plt+0xc43c>
   1dcb8:	ldr	r0, [r9, #36]	; 0x24
   1dcbc:	ldr	r1, [r9, #48]	; 0x30
   1dcc0:	cmp	r0, r1
   1dcc4:	blt	1de50 <ftello64@plt+0xc5c4>
   1dcc8:	ldr	r0, [r9, #4]
   1dccc:	ldr	r1, [sp, #4]
   1dcd0:	cmn	r4, #1
   1dcd4:	strb	sl, [r0, r1]
   1dcd8:	ldr	r0, [r9, #8]
   1dcdc:	str	sl, [r0, r1, lsl #2]
   1dce0:	add	sl, r1, #1
   1dce4:	bne	1de30 <ftello64@plt+0xc5a4>
   1dce8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dcec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dcf0:	stm	r8, {r0, r1}
   1dcf4:	b	1de30 <ftello64@plt+0xc5a4>
   1dcf8:	ldr	r5, [r9, #24]
   1dcfc:	ldr	r4, [r9]
   1dd00:	str	sl, [sp, #4]
   1dd04:	add	r0, r5, sl
   1dd08:	ldrb	sl, [r4, r0]
   1dd0c:	tst	sl, #128	; 0x80
   1dd10:	bne	1dd58 <ftello64@plt+0xc4cc>
   1dd14:	mov	r0, r8
   1dd18:	bl	115a4 <mbsinit@plt>
   1dd1c:	cmp	r0, #0
   1dd20:	beq	1dd58 <ftello64@plt+0xc4cc>
   1dd24:	mov	r0, sl
   1dd28:	bl	11850 <towupper@plt>
   1dd2c:	cmp	r0, #128	; 0x80
   1dd30:	bcs	1dd50 <ftello64@plt+0xc4c4>
   1dd34:	ldr	r2, [sp, #4]
   1dd38:	ldr	r1, [r9, #4]
   1dd3c:	strb	r0, [r1, r2]
   1dd40:	add	sl, r2, #1
   1dd44:	ldr	r1, [r9, #8]
   1dd48:	str	r0, [r1, r2, lsl #2]
   1dd4c:	b	1de30 <ftello64@plt+0xc5a4>
   1dd50:	ldr	r4, [r9]
   1dd54:	ldr	r5, [r9, #24]
   1dd58:	ldm	r8, {r0, r1}
   1dd5c:	mov	r3, r8
   1dd60:	str	r1, [fp, #-36]	; 0xffffffdc
   1dd64:	str	r0, [fp, #-40]	; 0xffffffd8
   1dd68:	ldm	sp, {r0, r1}
   1dd6c:	sub	r2, r0, r1
   1dd70:	add	r0, r4, r5
   1dd74:	add	r1, r0, r1
   1dd78:	add	r0, sp, #12
   1dd7c:	bl	2effc <ftello64@plt+0x1d770>
   1dd80:	mov	r4, r0
   1dd84:	sub	r0, r0, #1
   1dd88:	cmn	r0, #4
   1dd8c:	bhi	1dcac <ftello64@plt+0xc420>
   1dd90:	ldr	r0, [sp, #12]
   1dd94:	bl	11850 <towupper@plt>
   1dd98:	mov	r5, r0
   1dd9c:	ldr	r0, [sp, #12]
   1dda0:	cmp	r5, r0
   1dda4:	bne	1ddc8 <ftello64@plt+0xc53c>
   1dda8:	ldr	r1, [r9]
   1ddac:	ldr	r2, [r9, #24]
   1ddb0:	ldr	r0, [r9, #4]
   1ddb4:	ldr	r6, [sp, #4]
   1ddb8:	add	r1, r1, r2
   1ddbc:	add	r0, r0, r6
   1ddc0:	add	r1, r1, r6
   1ddc4:	b	1ddf4 <ftello64@plt+0xc568>
   1ddc8:	add	sl, sp, #16
   1ddcc:	mov	r1, r5
   1ddd0:	sub	r2, fp, #40	; 0x28
   1ddd4:	mov	r0, sl
   1ddd8:	bl	114e4 <wcrtomb@plt>
   1dddc:	cmp	r4, r0
   1dde0:	bne	1de44 <ftello64@plt+0xc5b8>
   1dde4:	ldr	r0, [r9, #4]
   1dde8:	ldr	r6, [sp, #4]
   1ddec:	mov	r1, sl
   1ddf0:	add	r0, r0, r6
   1ddf4:	mov	r2, r4
   1ddf8:	bl	11580 <memcpy@plt>
   1ddfc:	ldr	r0, [r9, #8]
   1de00:	add	sl, r6, #1
   1de04:	str	r5, [r0, r6, lsl #2]
   1de08:	add	r5, r4, r6
   1de0c:	cmp	sl, r5
   1de10:	bge	1de30 <ftello64@plt+0xc5a4>
   1de14:	add	r0, r0, r6, lsl #2
   1de18:	mvn	r1, #3
   1de1c:	add	r2, r1, r4, lsl #2
   1de20:	add	r0, r0, #4
   1de24:	mov	r1, #255	; 0xff
   1de28:	bl	1176c <memset@plt>
   1de2c:	mov	sl, r5
   1de30:	ldr	r0, [sp]
   1de34:	str	sl, [sp, #4]
   1de38:	cmp	r0, sl
   1de3c:	bgt	1dcf8 <ftello64@plt+0xc46c>
   1de40:	b	1df74 <ftello64@plt+0xc6e8>
   1de44:	ldr	r6, [sp, #4]
   1de48:	mov	sl, r6
   1de4c:	b	1de7c <ftello64@plt+0xc5f0>
   1de50:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1de54:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1de58:	stm	r8, {r0, r1}
   1de5c:	ldr	sl, [sp, #4]
   1de60:	b	1df74 <ftello64@plt+0xc6e8>
   1de64:	ldr	r0, [sp]
   1de68:	cmp	r4, r0
   1de6c:	bge	1df6c <ftello64@plt+0xc6e0>
   1de70:	add	r7, r9, #64	; 0x40
   1de74:	add	r8, r9, #16
   1de78:	mov	sl, r4
   1de7c:	ldm	r8, {r0, r1}
   1de80:	str	r6, [sp, #4]
   1de84:	str	r0, [fp, #-40]	; 0xffffffd8
   1de88:	ldr	r0, [sp]
   1de8c:	str	r1, [fp, #-36]	; 0xffffffdc
   1de90:	sub	r2, r0, sl
   1de94:	ldr	r0, [r7]
   1de98:	cmp	r0, #0
   1de9c:	bne	1df8c <ftello64@plt+0xc700>
   1dea0:	ldr	r0, [r9]
   1dea4:	ldr	r1, [r9, #24]
   1dea8:	add	r0, r0, r1
   1deac:	add	r4, r0, r6
   1deb0:	add	r0, sp, #8
   1deb4:	mov	r1, r4
   1deb8:	mov	r3, r8
   1debc:	bl	2effc <ftello64@plt+0x1d770>
   1dec0:	sub	r6, r0, #1
   1dec4:	mov	r5, r0
   1dec8:	cmn	r6, #4
   1decc:	bhi	1dfdc <ftello64@plt+0xc750>
   1ded0:	ldr	r0, [sp, #8]
   1ded4:	bl	11850 <towupper@plt>
   1ded8:	mov	r7, r0
   1dedc:	ldr	r0, [sp, #8]
   1dee0:	cmp	r7, r0
   1dee4:	bne	1def4 <ftello64@plt+0xc668>
   1dee8:	ldr	r0, [r9, #4]
   1deec:	mov	r1, r4
   1def0:	b	1df14 <ftello64@plt+0xc688>
   1def4:	add	r0, sp, #16
   1def8:	sub	r2, fp, #40	; 0x28
   1defc:	mov	r1, r7
   1df00:	bl	114e4 <wcrtomb@plt>
   1df04:	cmp	r0, r5
   1df08:	bne	1e058 <ftello64@plt+0xc7cc>
   1df0c:	ldr	r0, [r9, #4]
   1df10:	add	r1, sp, #16
   1df14:	add	r0, r0, sl
   1df18:	mov	r2, r5
   1df1c:	bl	11580 <memcpy@plt>
   1df20:	ldrb	r0, [r9, #76]	; 0x4c
   1df24:	ldr	r6, [sp, #4]
   1df28:	cmp	r0, #0
   1df2c:	bne	1e0ec <ftello64@plt+0xc860>
   1df30:	ldr	r0, [r9, #8]
   1df34:	add	r4, r5, sl
   1df38:	add	r1, sl, #1
   1df3c:	add	r6, r5, r6
   1df40:	cmp	r1, r4
   1df44:	str	r7, [r0, sl, lsl #2]
   1df48:	bge	1df64 <ftello64@plt+0xc6d8>
   1df4c:	add	r0, r0, r1, lsl #2
   1df50:	mvn	r1, #3
   1df54:	add	r2, r1, r5, lsl #2
   1df58:	mov	r1, #255	; 0xff
   1df5c:	bl	1176c <memset@plt>
   1df60:	b	1de64 <ftello64@plt+0xc5d8>
   1df64:	mov	r4, r1
   1df68:	b	1de64 <ftello64@plt+0xc5d8>
   1df6c:	str	r6, [sp, #4]
   1df70:	mov	sl, r4
   1df74:	ldr	r0, [sp, #4]
   1df78:	str	sl, [r9, #28]
   1df7c:	str	r0, [r9, #32]
   1df80:	mov	r0, #0
   1df84:	sub	sp, fp, #28
   1df88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1df8c:	cmp	r2, #1
   1df90:	add	r4, sp, #16
   1df94:	ldrge	r1, [r9, #80]	; 0x50
   1df98:	cmpge	r1, #1
   1df9c:	blt	1deb0 <ftello64@plt+0xc624>
   1dfa0:	ldr	r7, [r9, #24]
   1dfa4:	ldr	r3, [r9]
   1dfa8:	add	r4, sp, #16
   1dfac:	add	r7, r6, r7
   1dfb0:	add	r3, r3, r7
   1dfb4:	mov	r7, #0
   1dfb8:	ldrb	r5, [r3, r7]
   1dfbc:	ldrb	r5, [r0, r5]
   1dfc0:	strb	r5, [r4, r7]
   1dfc4:	add	r7, r7, #1
   1dfc8:	cmp	r7, r2
   1dfcc:	bge	1deb0 <ftello64@plt+0xc624>
   1dfd0:	cmp	r7, r1
   1dfd4:	blt	1dfb8 <ftello64@plt+0xc72c>
   1dfd8:	b	1deb0 <ftello64@plt+0xc624>
   1dfdc:	add	r0, r5, #1
   1dfe0:	cmp	r0, #2
   1dfe4:	bcc	1dff8 <ftello64@plt+0xc76c>
   1dfe8:	ldr	r0, [r9, #36]	; 0x24
   1dfec:	ldr	r1, [r9, #48]	; 0x30
   1dff0:	cmp	r0, r1
   1dff4:	blt	1e158 <ftello64@plt+0xc8cc>
   1dff8:	ldr	r2, [r9, #24]
   1dffc:	ldr	r6, [sp, #4]
   1e000:	ldr	r0, [r9]
   1e004:	ldr	r1, [r9, #64]	; 0x40
   1e008:	add	r4, sl, #1
   1e00c:	add	r2, r2, r6
   1e010:	cmp	r1, #0
   1e014:	ldrb	r0, [r0, r2]
   1e018:	ldrbne	r0, [r1, r0]
   1e01c:	ldr	r1, [r9, #4]
   1e020:	strb	r0, [r1, sl]
   1e024:	ldrb	r1, [r9, #76]	; 0x4c
   1e028:	cmp	r1, #0
   1e02c:	ldrne	r1, [r9, #12]
   1e030:	strne	r6, [r1, sl, lsl #2]
   1e034:	add	r6, r6, #1
   1e038:	cmn	r5, #1
   1e03c:	ldr	r1, [r9, #8]
   1e040:	str	r0, [r1, sl, lsl #2]
   1e044:	bne	1de64 <ftello64@plt+0xc5d8>
   1e048:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e04c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e050:	stm	r8, {r0, r1}
   1e054:	b	1de64 <ftello64@plt+0xc5d8>
   1e058:	mov	r3, r0
   1e05c:	cmn	r0, #1
   1e060:	beq	1dee8 <ftello64@plt+0xc65c>
   1e064:	ldr	r1, [r9, #36]	; 0x24
   1e068:	add	r4, r3, sl
   1e06c:	cmp	r4, r1
   1e070:	bhi	1e158 <ftello64@plt+0xc8cc>
   1e074:	ldr	r0, [r9, #12]
   1e078:	cmp	r0, #0
   1e07c:	bne	1e09c <ftello64@plt+0xc810>
   1e080:	lsl	r0, r1, #2
   1e084:	mov	r8, r3
   1e088:	bl	2e98c <ftello64@plt+0x1d100>
   1e08c:	mov	r3, r8
   1e090:	cmp	r0, #0
   1e094:	str	r0, [r9, #12]
   1e098:	beq	1e168 <ftello64@plt+0xc8dc>
   1e09c:	ldrb	r1, [r9, #76]	; 0x4c
   1e0a0:	cmp	r1, #0
   1e0a4:	bne	1e18c <ftello64@plt+0xc900>
   1e0a8:	cmp	sl, #0
   1e0ac:	beq	1e184 <ftello64@plt+0xc8f8>
   1e0b0:	mov	r1, #0
   1e0b4:	cmp	sl, #4
   1e0b8:	bcc	1e174 <ftello64@plt+0xc8e8>
   1e0bc:	add	r2, pc, #524	; 0x20c
   1e0c0:	bic	r1, sl, #3
   1e0c4:	vmov.i32	q8, #4	; 0x00000004
   1e0c8:	vld1.64	{d18-d19}, [r2 :128]
   1e0cc:	mov	ip, r1
   1e0d0:	mov	r2, r0
   1e0d4:	vadd.i32	q10, q9, q8
   1e0d8:	vst1.32	{d18-d19}, [r2]!
   1e0dc:	subs	ip, ip, #4
   1e0e0:	vorr	q9, q10, q10
   1e0e4:	bne	1e0d4 <ftello64@plt+0xc848>
   1e0e8:	b	1e17c <ftello64@plt+0xc8f0>
   1e0ec:	ldr	r0, [r9, #12]
   1e0f0:	mov	r1, #0
   1e0f4:	cmp	r5, #4
   1e0f8:	bcc	1e134 <ftello64@plt+0xc8a8>
   1e0fc:	add	r3, pc, #460	; 0x1cc
   1e100:	bic	r1, r5, #3
   1e104:	add	r2, r0, sl, lsl #2
   1e108:	vdup.32	q8, r6
   1e10c:	vmov.i32	q10, #4	; 0x00000004
   1e110:	vld1.64	{d18-d19}, [r3 :128]
   1e114:	mov	r3, r1
   1e118:	vadd.i32	q11, q9, q8
   1e11c:	vadd.i32	q9, q9, q10
   1e120:	subs	r3, r3, #4
   1e124:	vst1.32	{d22-d23}, [r2]!
   1e128:	bne	1e118 <ftello64@plt+0xc88c>
   1e12c:	cmp	r5, r1
   1e130:	beq	1df30 <ftello64@plt+0xc6a4>
   1e134:	add	r2, r6, r1
   1e138:	sub	r3, r5, r1
   1e13c:	add	r1, sl, r1
   1e140:	add	r0, r0, r1, lsl #2
   1e144:	str	r2, [r0], #4
   1e148:	add	r2, r2, #1
   1e14c:	subs	r3, r3, #1
   1e150:	bne	1e144 <ftello64@plt+0xc8b8>
   1e154:	b	1df30 <ftello64@plt+0xc6a4>
   1e158:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e15c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e160:	stm	r8, {r0, r1}
   1e164:	b	1df74 <ftello64@plt+0xc6e8>
   1e168:	mov	r0, #12
   1e16c:	sub	sp, fp, #28
   1e170:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e174:	str	r1, [r0, r1, lsl #2]
   1e178:	add	r1, r1, #1
   1e17c:	cmp	sl, r1
   1e180:	bne	1e174 <ftello64@plt+0xc8e8>
   1e184:	mov	r0, #1
   1e188:	strb	r0, [r9, #76]	; 0x4c
   1e18c:	ldr	r0, [r9, #4]
   1e190:	add	r1, sp, #16
   1e194:	mov	r2, r3
   1e198:	mov	r8, r3
   1e19c:	add	r0, r0, sl
   1e1a0:	bl	11580 <memcpy@plt>
   1e1a4:	ldr	lr, [r9, #8]
   1e1a8:	ldr	ip, [sp, #4]
   1e1ac:	cmp	r8, #2
   1e1b0:	str	r7, [lr, sl, lsl #2]
   1e1b4:	ldr	r2, [r9, #12]
   1e1b8:	str	ip, [r2, sl, lsl #2]
   1e1bc:	bcc	1e290 <ftello64@plt+0xca04>
   1e1c0:	sub	r0, r8, #1
   1e1c4:	mov	r1, #1
   1e1c8:	cmp	r0, #4
   1e1cc:	bcs	1e1d8 <ftello64@plt+0xc94c>
   1e1d0:	ldr	ip, [sp, #4]
   1e1d4:	b	1e260 <ftello64@plt+0xc9d4>
   1e1d8:	str	r0, [sp]
   1e1dc:	add	r3, r8, sl
   1e1e0:	add	r0, sl, #1
   1e1e4:	add	r7, lr, r0, lsl #2
   1e1e8:	add	ip, lr, r3, lsl #2
   1e1ec:	add	r0, r2, r0, lsl #2
   1e1f0:	cmp	r0, ip
   1e1f4:	ldr	ip, [sp, #4]
   1e1f8:	addcc	r3, r2, r3, lsl #2
   1e1fc:	cmpcc	r7, r3
   1e200:	bcc	1e260 <ftello64@plt+0xc9d4>
   1e204:	add	r1, pc, #212	; 0xd4
   1e208:	vdup.32	q8, ip
   1e20c:	vdup.32	q9, r6
   1e210:	vdup.32	q10, r5
   1e214:	vmov.i32	q12, #4	; 0x00000004
   1e218:	vmov.i8	q13, #255	; 0xff
   1e21c:	vld1.64	{d22-d23}, [r1 :128]
   1e220:	ldr	r1, [sp]
   1e224:	bic	ip, r1, #3
   1e228:	orr	r1, ip, #1
   1e22c:	mov	r3, ip
   1e230:	vcgt.u32	q14, q10, q11
   1e234:	subs	r3, r3, #4
   1e238:	vbsl	q14, q11, q9
   1e23c:	vadd.i32	q11, q11, q12
   1e240:	vadd.i32	q14, q14, q8
   1e244:	vst1.32	{d28-d29}, [r0]!
   1e248:	vst1.32	{d26-d27}, [r7]!
   1e24c:	bne	1e230 <ftello64@plt+0xc9a4>
   1e250:	ldr	r0, [sp]
   1e254:	cmp	r0, ip
   1e258:	ldr	ip, [sp, #4]
   1e25c:	beq	1e290 <ftello64@plt+0xca04>
   1e260:	add	r2, r2, sl, lsl #2
   1e264:	add	r0, lr, sl, lsl #2
   1e268:	mvn	r3, #0
   1e26c:	cmp	r1, r5
   1e270:	mov	r7, r6
   1e274:	movcc	r7, r1
   1e278:	add	r7, r7, ip
   1e27c:	str	r7, [r2, r1, lsl #2]
   1e280:	str	r3, [r0, r1, lsl #2]
   1e284:	add	r1, r1, #1
   1e288:	cmp	r8, r1
   1e28c:	bne	1e26c <ftello64@plt+0xc9e0>
   1e290:	ldr	r0, [r9, #48]	; 0x30
   1e294:	ldr	r2, [r9, #52]	; 0x34
   1e298:	sub	r1, r8, r5
   1e29c:	mov	r6, ip
   1e2a0:	add	r6, r5, r6
   1e2a4:	add	r0, r0, r1
   1e2a8:	cmp	r2, ip
   1e2ac:	str	r0, [r9, #48]	; 0x30
   1e2b0:	ldrgt	r2, [r9, #56]	; 0x38
   1e2b4:	addgt	r1, r2, r1
   1e2b8:	strgt	r1, [r9, #56]	; 0x38
   1e2bc:	ldr	r1, [r9, #36]	; 0x24
   1e2c0:	cmp	r1, r0
   1e2c4:	movgt	r1, r0
   1e2c8:	str	r1, [sp]
   1e2cc:	b	1de64 <ftello64@plt+0xc5d8>
   1e2d0:	andeq	r0, r0, r0
   1e2d4:	andeq	r0, r0, r1
   1e2d8:	andeq	r0, r0, r2
   1e2dc:	andeq	r0, r0, r3
   1e2e0:	andeq	r0, r0, r1
   1e2e4:	andeq	r0, r0, r2
   1e2e8:	andeq	r0, r0, r3
   1e2ec:	andeq	r0, r0, r4
   1e2f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e2f4:	add	fp, sp, #28
   1e2f8:	sub	sp, sp, #68	; 0x44
   1e2fc:	mov	r4, r0
   1e300:	ldr	r6, [r0, #28]
   1e304:	ldr	r7, [r0, #36]	; 0x24
   1e308:	ldr	r0, [r0, #48]	; 0x30
   1e30c:	cmp	r7, r0
   1e310:	movgt	r7, r0
   1e314:	cmp	r7, r6
   1e318:	ble	1e4b4 <ftello64@plt+0xcc28>
   1e31c:	add	r8, r4, #16
   1e320:	mov	r5, sp
   1e324:	ldm	r8, {r9, sl}
   1e328:	ldr	r0, [r4, #64]	; 0x40
   1e32c:	sub	r2, r7, r6
   1e330:	cmp	r0, #0
   1e334:	bne	1e404 <ftello64@plt+0xcb78>
   1e338:	ldr	r0, [r4]
   1e33c:	ldr	r1, [r4, #24]
   1e340:	add	r0, r0, r1
   1e344:	add	r1, r0, r6
   1e348:	mov	r0, r5
   1e34c:	mov	r3, r8
   1e350:	bl	2effc <ftello64@plt+0x1d770>
   1e354:	add	r1, r0, #1
   1e358:	cmp	r1, #2
   1e35c:	bcc	1e378 <ftello64@plt+0xcaec>
   1e360:	cmn	r0, #2
   1e364:	bne	1e3b4 <ftello64@plt+0xcb28>
   1e368:	ldr	r0, [r4, #36]	; 0x24
   1e36c:	ldr	r1, [r4, #48]	; 0x30
   1e370:	cmp	r0, r1
   1e374:	blt	1e4c8 <ftello64@plt+0xcc3c>
   1e378:	ldr	r1, [r4, #24]
   1e37c:	ldr	r0, [r4]
   1e380:	mov	r2, sl
   1e384:	mov	sl, r5
   1e388:	add	r1, r1, r6
   1e38c:	ldrb	r1, [r0, r1]
   1e390:	str	r1, [sp]
   1e394:	ldr	r0, [r4, #64]	; 0x40
   1e398:	cmp	r0, #0
   1e39c:	ldrbne	r1, [r0, r1]
   1e3a0:	mov	r0, #1
   1e3a4:	strne	r1, [sp]
   1e3a8:	str	r9, [r8]
   1e3ac:	str	r2, [r8, #4]
   1e3b0:	b	1e3bc <ftello64@plt+0xcb30>
   1e3b4:	ldr	r1, [sp]
   1e3b8:	mov	sl, r5
   1e3bc:	ldr	r3, [r4, #8]
   1e3c0:	add	r5, r0, r6
   1e3c4:	str	r1, [r3, r6, lsl #2]
   1e3c8:	add	r1, r6, #1
   1e3cc:	cmp	r1, r5
   1e3d0:	bge	1e3f0 <ftello64@plt+0xcb64>
   1e3d4:	mvn	r1, #3
   1e3d8:	add	r2, r1, r0, lsl #2
   1e3dc:	add	r0, r3, r6, lsl #2
   1e3e0:	mov	r1, #255	; 0xff
   1e3e4:	add	r0, r0, #4
   1e3e8:	bl	1176c <memset@plt>
   1e3ec:	mov	r1, r5
   1e3f0:	cmp	r7, r1
   1e3f4:	mov	r6, r1
   1e3f8:	mov	r5, sl
   1e3fc:	bgt	1e324 <ftello64@plt+0xca98>
   1e400:	b	1e4b8 <ftello64@plt+0xcc2c>
   1e404:	cmp	r2, #1
   1e408:	add	r1, sp, #4
   1e40c:	blt	1e348 <ftello64@plt+0xcabc>
   1e410:	ldr	r1, [r4, #80]	; 0x50
   1e414:	cmp	r1, #1
   1e418:	add	r1, sp, #4
   1e41c:	blt	1e348 <ftello64@plt+0xcabc>
   1e420:	ldm	r4, {r1, r3}
   1e424:	mov	lr, r5
   1e428:	ldr	r5, [r4, #24]
   1e42c:	cmp	r2, #2
   1e430:	add	r5, r6, r5
   1e434:	ldrb	r1, [r1, r5]
   1e438:	mov	r5, lr
   1e43c:	ldrb	r0, [r0, r1]
   1e440:	add	r1, sp, #4
   1e444:	strb	r0, [r3, r6]
   1e448:	strb	r0, [sp, #4]
   1e44c:	blt	1e348 <ftello64@plt+0xcabc>
   1e450:	ldr	r0, [r4, #80]	; 0x50
   1e454:	add	r1, sp, #4
   1e458:	cmp	r0, #2
   1e45c:	blt	1e348 <ftello64@plt+0xcabc>
   1e460:	mov	r0, #1
   1e464:	ldm	r4, {r1, ip}
   1e468:	ldr	r5, [r4, #24]
   1e46c:	ldr	r3, [r4, #64]	; 0x40
   1e470:	add	r1, r1, r5
   1e474:	add	r1, r1, r6
   1e478:	ldrb	r1, [r1, r0]
   1e47c:	ldrb	r1, [r3, r1]
   1e480:	add	r3, ip, r6
   1e484:	strb	r1, [r3, r0]
   1e488:	add	r3, sp, #4
   1e48c:	strb	r1, [r3, r0]
   1e490:	add	r0, r0, #1
   1e494:	cmp	r0, r2
   1e498:	bge	1e4a8 <ftello64@plt+0xcc1c>
   1e49c:	ldr	r1, [r4, #80]	; 0x50
   1e4a0:	cmp	r0, r1
   1e4a4:	blt	1e464 <ftello64@plt+0xcbd8>
   1e4a8:	add	r1, sp, #4
   1e4ac:	mov	r5, lr
   1e4b0:	b	1e348 <ftello64@plt+0xcabc>
   1e4b4:	mov	r1, r6
   1e4b8:	str	r1, [r4, #28]
   1e4bc:	str	r1, [r4, #32]
   1e4c0:	sub	sp, fp, #28
   1e4c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e4c8:	stm	r8, {r9, sl}
   1e4cc:	mov	r1, r6
   1e4d0:	str	r1, [r4, #28]
   1e4d4:	str	r1, [r4, #32]
   1e4d8:	sub	sp, fp, #28
   1e4dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e4e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e4e4:	add	fp, sp, #28
   1e4e8:	sub	sp, sp, #28
   1e4ec:	ldr	r8, [r1]
   1e4f0:	mov	r7, r0
   1e4f4:	ldr	r6, [fp, #12]
   1e4f8:	mov	r5, r2
   1e4fc:	str	r1, [sp, #20]
   1e500:	str	r3, [sp, #24]
   1e504:	ldr	r0, [r8, #84]	; 0x54
   1e508:	str	r6, [sp, #4]
   1e50c:	str	r0, [sp, #16]
   1e510:	ldr	r0, [fp, #8]
   1e514:	str	r0, [sp]
   1e518:	mov	r0, r7
   1e51c:	bl	1f0b8 <ftello64@plt+0xd82c>
   1e520:	mov	r4, r0
   1e524:	cmp	r0, #0
   1e528:	bne	1e538 <ftello64@plt+0xccac>
   1e52c:	ldr	r0, [r6]
   1e530:	cmp	r0, #0
   1e534:	bne	1e85c <ftello64@plt+0xcfd0>
   1e538:	ldrb	r0, [r5, #4]
   1e53c:	cmp	r0, #10
   1e540:	movne	r0, r4
   1e544:	subne	sp, fp, #28
   1e548:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e54c:	ldr	r0, [sp, #24]
   1e550:	mov	r9, #0
   1e554:	orr	sl, r0, #8388608	; 0x800000
   1e558:	ldr	r0, [fp, #8]
   1e55c:	str	sl, [sp, #12]
   1e560:	cmp	r0, #0
   1e564:	bne	1e608 <ftello64@plt+0xcd7c>
   1e568:	b	1e6c0 <ftello64@plt+0xce34>
   1e56c:	cmp	r0, #9
   1e570:	mov	r6, #0
   1e574:	beq	1e638 <ftello64@plt+0xcdac>
   1e578:	ldr	r0, [sp, #16]
   1e57c:	ldr	sl, [r8, #84]	; 0x54
   1e580:	ldr	r1, [sp, #20]
   1e584:	ldr	r3, [sp, #24]
   1e588:	mov	r2, r5
   1e58c:	str	r0, [r8, #84]	; 0x54
   1e590:	ldr	r0, [fp, #8]
   1e594:	str	r0, [sp]
   1e598:	ldr	r0, [fp, #12]
   1e59c:	str	r0, [sp, #4]
   1e5a0:	mov	r0, r7
   1e5a4:	bl	1f0b8 <ftello64@plt+0xd82c>
   1e5a8:	mov	r6, r0
   1e5ac:	cmp	r0, #0
   1e5b0:	bne	1e5c4 <ftello64@plt+0xcd38>
   1e5b4:	ldr	r0, [fp, #12]
   1e5b8:	ldr	r0, [r0]
   1e5bc:	cmp	r0, #0
   1e5c0:	bne	1e7ac <ftello64@plt+0xcf20>
   1e5c4:	ldr	r0, [r8, #84]	; 0x54
   1e5c8:	orr	r0, r0, sl
   1e5cc:	ldr	sl, [sp, #12]
   1e5d0:	str	r0, [r8, #84]	; 0x54
   1e5d4:	ldr	r1, [r8, #64]	; 0x40
   1e5d8:	cmp	r1, #31
   1e5dc:	bne	1e644 <ftello64@plt+0xcdb8>
   1e5e0:	mov	r0, #996	; 0x3e4
   1e5e4:	bl	2e98c <ftello64@plt+0x1d100>
   1e5e8:	cmp	r0, #0
   1e5ec:	beq	1e850 <ftello64@plt+0xcfc4>
   1e5f0:	ldr	r1, [r8, #56]	; 0x38
   1e5f4:	str	r1, [r0]
   1e5f8:	mov	r1, #0
   1e5fc:	str	r1, [r8, #64]	; 0x40
   1e600:	str	r0, [r8, #56]	; 0x38
   1e604:	b	1e648 <ftello64@plt+0xcdbc>
   1e608:	mov	r0, r5
   1e60c:	mov	r1, r7
   1e610:	mov	r2, sl
   1e614:	bl	1e868 <ftello64@plt+0xcfdc>
   1e618:	ldr	r1, [r7, #40]	; 0x28
   1e61c:	mov	r6, #0
   1e620:	add	r0, r1, r0
   1e624:	str	r0, [r7, #40]	; 0x28
   1e628:	ldrb	r0, [r5, #4]
   1e62c:	orr	r1, r0, #8
   1e630:	cmp	r1, #10
   1e634:	bne	1e56c <ftello64@plt+0xcce0>
   1e638:	ldr	r1, [r8, #64]	; 0x40
   1e63c:	cmp	r1, #31
   1e640:	beq	1e5e0 <ftello64@plt+0xcd54>
   1e644:	ldr	r0, [r8, #56]	; 0x38
   1e648:	add	r2, r1, #1
   1e64c:	add	r0, r0, r1, lsl #5
   1e650:	mov	r1, #10
   1e654:	cmp	r4, #0
   1e658:	str	r2, [r8, #64]	; 0x40
   1e65c:	str	r9, [r0, #4]!
   1e660:	stmib	r0, {r4, r6, r9}
   1e664:	str	r9, [r0, #16]
   1e668:	str	r9, [r0, #20]
   1e66c:	str	r1, [r0, #24]
   1e670:	mvn	r1, #0
   1e674:	str	r1, [r0, #28]
   1e678:	strne	r0, [r4]
   1e67c:	cmp	r6, #0
   1e680:	mov	r4, r0
   1e684:	strne	r0, [r6]
   1e688:	ldrb	r1, [r5, #4]
   1e68c:	cmp	r1, #10
   1e690:	beq	1e608 <ftello64@plt+0xcd7c>
   1e694:	b	1e7a4 <ftello64@plt+0xcf18>
   1e698:	mov	r0, #996	; 0x3e4
   1e69c:	bl	2e98c <ftello64@plt+0x1d100>
   1e6a0:	cmp	r0, #0
   1e6a4:	beq	1e850 <ftello64@plt+0xcfc4>
   1e6a8:	ldr	r1, [r8, #56]	; 0x38
   1e6ac:	str	r1, [r0]
   1e6b0:	mov	r1, #0
   1e6b4:	str	r1, [r8, #64]	; 0x40
   1e6b8:	str	r0, [r8, #56]	; 0x38
   1e6bc:	b	1e758 <ftello64@plt+0xcecc>
   1e6c0:	mov	r0, r5
   1e6c4:	mov	r1, r7
   1e6c8:	mov	r2, sl
   1e6cc:	bl	1e868 <ftello64@plt+0xcfdc>
   1e6d0:	ldr	r1, [r7, #40]	; 0x28
   1e6d4:	mov	r6, #0
   1e6d8:	add	r0, r1, r0
   1e6dc:	str	r0, [r7, #40]	; 0x28
   1e6e0:	ldrb	r0, [r5, #4]
   1e6e4:	orr	r0, r0, #8
   1e6e8:	cmp	r0, #10
   1e6ec:	beq	1e748 <ftello64@plt+0xcebc>
   1e6f0:	ldr	r0, [sp, #16]
   1e6f4:	ldr	sl, [r8, #84]	; 0x54
   1e6f8:	ldr	r1, [sp, #20]
   1e6fc:	ldr	r3, [sp, #24]
   1e700:	mov	r2, r5
   1e704:	str	r0, [r8, #84]	; 0x54
   1e708:	ldr	r0, [fp, #12]
   1e70c:	str	r9, [sp]
   1e710:	str	r0, [sp, #4]
   1e714:	mov	r0, r7
   1e718:	bl	1f0b8 <ftello64@plt+0xd82c>
   1e71c:	mov	r6, r0
   1e720:	cmp	r0, #0
   1e724:	bne	1e738 <ftello64@plt+0xceac>
   1e728:	ldr	r0, [fp, #12]
   1e72c:	ldr	r0, [r0]
   1e730:	cmp	r0, #0
   1e734:	bne	1e7ac <ftello64@plt+0xcf20>
   1e738:	ldr	r0, [r8, #84]	; 0x54
   1e73c:	orr	r0, r0, sl
   1e740:	ldr	sl, [sp, #12]
   1e744:	str	r0, [r8, #84]	; 0x54
   1e748:	ldr	r1, [r8, #64]	; 0x40
   1e74c:	cmp	r1, #31
   1e750:	beq	1e698 <ftello64@plt+0xce0c>
   1e754:	ldr	r0, [r8, #56]	; 0x38
   1e758:	add	r2, r1, #1
   1e75c:	add	r0, r0, r1, lsl #5
   1e760:	mov	r1, #10
   1e764:	cmp	r4, #0
   1e768:	str	r2, [r8, #64]	; 0x40
   1e76c:	str	r9, [r0, #4]!
   1e770:	stmib	r0, {r4, r6, r9}
   1e774:	str	r9, [r0, #16]
   1e778:	str	r9, [r0, #20]
   1e77c:	str	r1, [r0, #24]
   1e780:	mvn	r1, #0
   1e784:	str	r1, [r0, #28]
   1e788:	strne	r0, [r4]
   1e78c:	cmp	r6, #0
   1e790:	mov	r4, r0
   1e794:	strne	r0, [r6]
   1e798:	ldrb	r1, [r5, #4]
   1e79c:	cmp	r1, #10
   1e7a0:	beq	1e6c0 <ftello64@plt+0xce34>
   1e7a4:	sub	sp, fp, #28
   1e7a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e7ac:	cmp	r4, #0
   1e7b0:	beq	1e85c <ftello64@plt+0xcfd0>
   1e7b4:	movw	r5, #255	; 0xff
   1e7b8:	movt	r5, #4
   1e7bc:	mov	r6, r4
   1e7c0:	ldr	r4, [r4, #4]
   1e7c4:	cmp	r4, #0
   1e7c8:	bne	1e7bc <ftello64@plt+0xcf30>
   1e7cc:	ldr	r4, [r6, #8]
   1e7d0:	cmp	r4, #0
   1e7d4:	bne	1e7bc <ftello64@plt+0xcf30>
   1e7d8:	ldr	r0, [r6, #24]
   1e7dc:	and	r0, r0, r5
   1e7e0:	cmp	r0, #3
   1e7e4:	beq	1e81c <ftello64@plt+0xcf90>
   1e7e8:	cmp	r0, #6
   1e7ec:	bne	1e824 <ftello64@plt+0xcf98>
   1e7f0:	ldr	r4, [r6, #20]
   1e7f4:	ldr	r0, [r4]
   1e7f8:	bl	15bb8 <ftello64@plt+0x432c>
   1e7fc:	ldr	r0, [r4, #4]
   1e800:	bl	15bb8 <ftello64@plt+0x432c>
   1e804:	ldr	r0, [r4, #8]
   1e808:	bl	15bb8 <ftello64@plt+0x432c>
   1e80c:	ldr	r0, [r4, #12]
   1e810:	bl	15bb8 <ftello64@plt+0x432c>
   1e814:	mov	r0, r4
   1e818:	b	1e820 <ftello64@plt+0xcf94>
   1e81c:	ldr	r0, [r6, #20]
   1e820:	bl	15bb8 <ftello64@plt+0x432c>
   1e824:	ldr	r0, [r6]
   1e828:	cmp	r0, #0
   1e82c:	beq	1e85c <ftello64@plt+0xcfd0>
   1e830:	ldr	r4, [r0, #8]
   1e834:	cmp	r4, r6
   1e838:	mov	r6, r0
   1e83c:	beq	1e7d8 <ftello64@plt+0xcf4c>
   1e840:	cmp	r4, #0
   1e844:	mov	r6, r0
   1e848:	beq	1e7d8 <ftello64@plt+0xcf4c>
   1e84c:	b	1e7bc <ftello64@plt+0xcf30>
   1e850:	ldr	r1, [fp, #12]
   1e854:	mov	r0, #12
   1e858:	str	r0, [r1]
   1e85c:	mov	r0, #0
   1e860:	sub	sp, fp, #28
   1e864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e868:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e86c:	add	fp, sp, #24
   1e870:	sub	sp, sp, #8
   1e874:	mov	r9, r0
   1e878:	mov	r7, r1
   1e87c:	ldr	r0, [r1, #40]	; 0x28
   1e880:	ldr	r1, [r1, #56]	; 0x38
   1e884:	cmp	r1, r0
   1e888:	ble	1e970 <ftello64@plt+0xd0e4>
   1e88c:	ldr	r1, [r7, #4]
   1e890:	mov	r5, r9
   1e894:	mov	r8, r2
   1e898:	ldrb	r6, [r1, r0]
   1e89c:	strb	r6, [r5], #4
   1e8a0:	ldr	r0, [r5]
   1e8a4:	bic	r1, r0, #6291456	; 0x600000
   1e8a8:	str	r1, [r5]
   1e8ac:	ldr	r3, [r7, #80]	; 0x50
   1e8b0:	cmp	r3, #2
   1e8b4:	blt	1e8d8 <ftello64@plt+0xd04c>
   1e8b8:	ldr	r2, [r7, #28]
   1e8bc:	ldr	r1, [r7, #40]	; 0x28
   1e8c0:	cmp	r1, r2
   1e8c4:	beq	1e8d8 <ftello64@plt+0xd04c>
   1e8c8:	ldr	r2, [r7, #8]
   1e8cc:	ldr	r1, [r2, r1, lsl #2]
   1e8d0:	cmn	r1, #1
   1e8d4:	beq	1edb4 <ftello64@plt+0xd528>
   1e8d8:	movw	r1, #65280	; 0xff00
   1e8dc:	cmp	r6, #92	; 0x5c
   1e8e0:	movt	r1, #65439	; 0xff9f
   1e8e4:	bne	1e988 <ftello64@plt+0xd0fc>
   1e8e8:	ldr	r6, [r7, #40]	; 0x28
   1e8ec:	ldr	r4, [r7, #48]	; 0x30
   1e8f0:	add	r2, r6, #1
   1e8f4:	cmp	r2, r4
   1e8f8:	bge	1e9dc <ftello64@plt+0xd150>
   1e8fc:	ldrb	r4, [r7, #75]	; 0x4b
   1e900:	cmp	r4, #0
   1e904:	bne	1f048 <ftello64@plt+0xd7bc>
   1e908:	ldr	r3, [r7, #4]
   1e90c:	ldrb	r6, [r3, r2]
   1e910:	and	r0, r0, r1
   1e914:	strb	r6, [r9]
   1e918:	orr	r4, r0, #1
   1e91c:	str	r4, [r9, #4]
   1e920:	ldr	r0, [r7, #80]	; 0x50
   1e924:	cmp	r0, #2
   1e928:	blt	1ec00 <ftello64@plt+0xd374>
   1e92c:	ldr	r0, [r7, #8]
   1e930:	ldr	r1, [r7, #40]	; 0x28
   1e934:	add	r0, r0, r1, lsl #2
   1e938:	ldr	r4, [r0, #4]
   1e93c:	mov	r0, r4
   1e940:	bl	1173c <iswalnum@plt>
   1e944:	sub	r1, r4, #95	; 0x5f
   1e948:	cmp	r0, #0
   1e94c:	clz	r1, r1
   1e950:	movwne	r0, #1
   1e954:	lsr	r1, r1, #5
   1e958:	orr	r0, r1, r0
   1e95c:	ldr	r1, [r5]
   1e960:	bic	r1, r1, #4194304	; 0x400000
   1e964:	orr	r0, r1, r0, lsl #22
   1e968:	uxtb	r1, r6
   1e96c:	b	1ec24 <ftello64@plt+0xd398>
   1e970:	mov	r0, #2
   1e974:	mov	r4, #0
   1e978:	strb	r0, [r9, #4]
   1e97c:	mov	r0, r4
   1e980:	sub	sp, fp, #24
   1e984:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e988:	and	r0, r0, r1
   1e98c:	orr	r4, r0, #1
   1e990:	str	r4, [r5]
   1e994:	ldr	r0, [r7, #80]	; 0x50
   1e998:	cmp	r0, #2
   1e99c:	blt	1e9e8 <ftello64@plt+0xd15c>
   1e9a0:	ldr	r0, [r7, #8]
   1e9a4:	ldr	r1, [r7, #40]	; 0x28
   1e9a8:	ldr	r4, [r0, r1, lsl #2]
   1e9ac:	mov	r0, r4
   1e9b0:	bl	1173c <iswalnum@plt>
   1e9b4:	sub	r1, r4, #95	; 0x5f
   1e9b8:	cmp	r0, #0
   1e9bc:	clz	r1, r1
   1e9c0:	movwne	r0, #1
   1e9c4:	lsr	r1, r1, #5
   1e9c8:	orr	r0, r1, r0
   1e9cc:	ldr	r1, [r5]
   1e9d0:	bic	r1, r1, #4194304	; 0x400000
   1e9d4:	orr	r0, r1, r0, lsl #22
   1e9d8:	b	1ea08 <ftello64@plt+0xd17c>
   1e9dc:	and	r0, r0, r1
   1e9e0:	orr	r0, r0, #36	; 0x24
   1e9e4:	b	1edc8 <ftello64@plt+0xd53c>
   1e9e8:	bl	116f4 <__ctype_b_loc@plt>
   1e9ec:	ldr	r0, [r0]
   1e9f0:	cmp	r6, #95	; 0x5f
   1e9f4:	add	r0, r0, r6, lsl #1
   1e9f8:	ldrh	r0, [r0]
   1e9fc:	ubfx	r0, r0, #3, #1
   1ea00:	movweq	r0, #1
   1ea04:	orr	r0, r4, r0, lsl #22
   1ea08:	sub	r1, r6, #10
   1ea0c:	mov	r4, #1
   1ea10:	str	r0, [r5]
   1ea14:	cmp	r1, #115	; 0x73
   1ea18:	bhi	1f03c <ftello64@plt+0xd7b0>
   1ea1c:	add	r2, pc, #0
   1ea20:	ldr	pc, [r2, r1, lsl #2]
   1ea24:	strdeq	lr, [r1], -r4
   1ea28:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea2c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea30:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea34:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea38:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea3c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea40:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea44:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea48:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea4c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea50:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea54:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea58:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea5c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea60:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea64:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea68:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea6c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea70:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea74:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea78:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea7c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea80:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea84:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea88:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea8c:	ldrdeq	lr, [r1], -ip
   1ea90:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea94:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea98:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ea9c:	andeq	lr, r1, r4, lsr lr
   1eaa0:	andeq	lr, r1, r0, asr #28
   1eaa4:	andeq	lr, r1, ip, asr #28
   1eaa8:	andeq	lr, r1, r4, asr lr
   1eaac:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eab0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eab4:	andeq	lr, r1, r4, ror #28
   1eab8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eabc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eac0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eac4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eac8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eacc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ead0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ead4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ead8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eadc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eae0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eae4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eae8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eaec:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eaf0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eaf4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eaf8:	andeq	lr, r1, ip, ror #28
   1eafc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb00:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb04:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb08:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb0c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb10:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb14:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb18:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb1c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb20:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb24:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb28:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb2c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb30:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb34:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb38:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb3c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb40:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb44:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb48:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb4c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb50:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb54:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb58:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb5c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb60:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb64:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb68:	andeq	lr, r1, ip, ror lr
   1eb6c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb70:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb74:	andeq	lr, r1, r4, lsl #29
   1eb78:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb7c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb80:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb84:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb88:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb8c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb90:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb94:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb98:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eb9c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eba0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eba4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eba8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebac:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebb0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebb4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebb8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebbc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebc0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebc4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebc8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebcc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebd0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebd4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebd8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebdc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebe0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebe4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ebe8:			; <UNDEFINED> instruction: 0x0001eeb4
   1ebec:	andeq	lr, r1, r4, asr #29
   1ebf0:	ldrdeq	lr, [r1], -r8
   1ebf4:	tst	r8, #2048	; 0x800
   1ebf8:	bne	1eed0 <ftello64@plt+0xd644>
   1ebfc:	b	1f03c <ftello64@plt+0xd7b0>
   1ec00:	bl	116f4 <__ctype_b_loc@plt>
   1ec04:	ldr	r0, [r0]
   1ec08:	uxtb	r1, r6
   1ec0c:	cmp	r1, #95	; 0x5f
   1ec10:	add	r0, r0, r1, lsl #1
   1ec14:	ldrh	r0, [r0]
   1ec18:	ubfx	r0, r0, #3, #1
   1ec1c:	movweq	r0, #1
   1ec20:	orr	r0, r4, r0, lsl #22
   1ec24:	mvn	r2, #38	; 0x26
   1ec28:	mov	r4, #2
   1ec2c:	str	r0, [r5]
   1ec30:	uxtab	r2, r2, r6
   1ec34:	cmp	r2, #86	; 0x56
   1ec38:	bhi	1f03c <ftello64@plt+0xd7b0>
   1ec3c:	add	r3, pc, #0
   1ec40:	ldr	pc, [r3, r2, lsl #2]
   1ec44:	andeq	lr, r1, r4, lsl pc
   1ec48:	andeq	lr, r1, r4, lsr #30
   1ec4c:	andeq	lr, r1, r4, lsr pc
   1ec50:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec54:	andeq	lr, r1, r4, asr #30
   1ec58:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec5c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec60:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec64:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec68:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec6c:	andeq	lr, r1, r0, lsr #27
   1ec70:	andeq	lr, r1, r0, lsr #27
   1ec74:	andeq	lr, r1, r0, lsr #27
   1ec78:	andeq	lr, r1, r0, lsr #27
   1ec7c:	andeq	lr, r1, r0, lsr #27
   1ec80:	andeq	lr, r1, r0, lsr #27
   1ec84:	andeq	lr, r1, r0, lsr #27
   1ec88:	andeq	lr, r1, r0, lsr #27
   1ec8c:	andeq	lr, r1, r0, lsr #27
   1ec90:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec94:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ec98:	andeq	lr, r1, ip, asr pc
   1ec9c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eca0:	andeq	lr, r1, ip, ror #30
   1eca4:	andeq	lr, r1, ip, ror pc
   1eca8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecac:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecb0:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   1ecb4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecb8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecbc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecc0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecc4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecc8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1eccc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecd0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecd4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecd8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecdc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ece0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ece4:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ece8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecec:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecf0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecf4:	andeq	lr, r1, r4, lsr #31
   1ecf8:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ecfc:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed00:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed04:			; <UNDEFINED> instruction: 0x0001efb4
   1ed08:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed0c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed10:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed14:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed18:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed1c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed20:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed24:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed28:	andeq	lr, r1, r4, asr #31
   1ed2c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed30:	ldrdeq	lr, [r1], -r4
   1ed34:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed38:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed3c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed40:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed44:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed48:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed4c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed50:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed54:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed58:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed5c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed60:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed64:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed68:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed6c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed70:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed74:	andeq	lr, r1, r4, ror #31
   1ed78:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed7c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed80:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed84:	strdeq	lr, [r1], -r4
   1ed88:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed8c:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed90:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   1ed94:	andeq	pc, r1, r4
   1ed98:	andeq	pc, r1, r8, lsl r0	; <UNPREDICTABLE>
   1ed9c:	andeq	pc, r1, r4, lsr #32
   1eda0:	tst	r8, #16384	; 0x4000
   1eda4:	bne	1f03c <ftello64@plt+0xd7b0>
   1eda8:	sub	r1, r1, #49	; 0x31
   1edac:	mov	r2, #4
   1edb0:	b	1ee9c <ftello64@plt+0xd610>
   1edb4:	movw	r1, #65280	; 0xff00
   1edb8:	movt	r1, #65439	; 0xff9f
   1edbc:	and	r0, r0, r1
   1edc0:	orr	r0, r0, #1
   1edc4:	orr	r0, r0, #2097152	; 0x200000
   1edc8:	str	r0, [r5]
   1edcc:	mov	r4, #1
   1edd0:	mov	r0, r4
   1edd4:	sub	sp, fp, #24
   1edd8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1eddc:	tst	r8, #8
   1ede0:	bne	1ee2c <ftello64@plt+0xd5a0>
   1ede4:	ldr	r1, [r7, #40]	; 0x28
   1ede8:	ldr	r2, [r7, #48]	; 0x30
   1edec:	add	r1, r1, #1
   1edf0:	cmp	r1, r2
   1edf4:	beq	1ee2c <ftello64@plt+0xd5a0>
   1edf8:	str	r1, [r7, #40]	; 0x28
   1edfc:	mov	r0, sp
   1ee00:	mov	r1, r7
   1ee04:	mov	r2, r8
   1ee08:	bl	1e868 <ftello64@plt+0xcfdc>
   1ee0c:	ldr	r0, [r7, #40]	; 0x28
   1ee10:	sub	r0, r0, #1
   1ee14:	str	r0, [r7, #40]	; 0x28
   1ee18:	ldrb	r0, [sp, #4]
   1ee1c:	sub	r0, r0, #9
   1ee20:	cmp	r0, #1
   1ee24:	bhi	1f03c <ftello64@plt+0xd7b0>
   1ee28:	ldr	r0, [r5]
   1ee2c:	mov	r1, #32
   1ee30:	b	1ee98 <ftello64@plt+0xd60c>
   1ee34:	tst	r8, #8192	; 0x2000
   1ee38:	bne	1ef2c <ftello64@plt+0xd6a0>
   1ee3c:	b	1f03c <ftello64@plt+0xd7b0>
   1ee40:	tst	r8, #8192	; 0x2000
   1ee44:	bne	1ef3c <ftello64@plt+0xd6b0>
   1ee48:	b	1f03c <ftello64@plt+0xd7b0>
   1ee4c:	mov	r1, #11
   1ee50:	b	1f034 <ftello64@plt+0xd7a8>
   1ee54:	movw	r1, #1026	; 0x402
   1ee58:	tst	r8, r1
   1ee5c:	bne	1f03c <ftello64@plt+0xd7b0>
   1ee60:	b	1ef54 <ftello64@plt+0xd6c8>
   1ee64:	mov	r1, #5
   1ee68:	b	1f034 <ftello64@plt+0xd7a8>
   1ee6c:	movw	r1, #1026	; 0x402
   1ee70:	tst	r8, r1
   1ee74:	bne	1f03c <ftello64@plt+0xd7b0>
   1ee78:	b	1ef8c <ftello64@plt+0xd700>
   1ee7c:	mov	r1, #20
   1ee80:	b	1f034 <ftello64@plt+0xd7a8>
   1ee84:	movw	r1, #8
   1ee88:	movt	r1, #128	; 0x80
   1ee8c:	tst	r8, r1
   1ee90:	beq	1eee8 <ftello64@plt+0xd65c>
   1ee94:	mov	r1, #16
   1ee98:	mov	r2, #12
   1ee9c:	bfi	r0, r2, #0, #8
   1eea0:	str	r1, [r9]
   1eea4:	str	r0, [r9, #4]
   1eea8:	mov	r0, r4
   1eeac:	sub	sp, fp, #24
   1eeb0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1eeb4:	and	r1, r8, #4608	; 0x1200
   1eeb8:	cmp	r1, #4608	; 0x1200
   1eebc:	beq	1f010 <ftello64@plt+0xd784>
   1eec0:	b	1f03c <ftello64@plt+0xd7b0>
   1eec4:	and	r1, r8, #33792	; 0x8400
   1eec8:	cmp	r1, #32768	; 0x8000
   1eecc:	bne	1f03c <ftello64@plt+0xd7b0>
   1eed0:	mov	r1, #10
   1eed4:	b	1f034 <ftello64@plt+0xd7a8>
   1eed8:	and	r1, r8, #4608	; 0x1200
   1eedc:	cmp	r1, #4608	; 0x1200
   1eee0:	beq	1f030 <ftello64@plt+0xd7a4>
   1eee4:	b	1f03c <ftello64@plt+0xd7b0>
   1eee8:	ldr	r1, [r7, #40]	; 0x28
   1eeec:	cmp	r1, #0
   1eef0:	beq	1ee94 <ftello64@plt+0xd608>
   1eef4:	tst	r8, #2048	; 0x800
   1eef8:	beq	1f03c <ftello64@plt+0xd7b0>
   1eefc:	ldr	r2, [r7, #4]
   1ef00:	add	r1, r2, r1
   1ef04:	ldrb	r1, [r1, #-1]
   1ef08:	cmp	r1, #10
   1ef0c:	beq	1ee94 <ftello64@plt+0xd608>
   1ef10:	b	1f03c <ftello64@plt+0xd7b0>
   1ef14:	tst	r8, #524288	; 0x80000
   1ef18:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef1c:	mov	r1, #128	; 0x80
   1ef20:	b	1ee98 <ftello64@plt+0xd60c>
   1ef24:	tst	r8, #8192	; 0x2000
   1ef28:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef2c:	mov	r1, #8
   1ef30:	b	1f034 <ftello64@plt+0xd7a8>
   1ef34:	tst	r8, #8192	; 0x2000
   1ef38:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef3c:	mov	r1, #9
   1ef40:	b	1f034 <ftello64@plt+0xd7a8>
   1ef44:	movw	r1, #1026	; 0x402
   1ef48:	and	r1, r8, r1
   1ef4c:	cmp	r1, #2
   1ef50:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef54:	mov	r1, #18
   1ef58:	b	1f034 <ftello64@plt+0xd7a8>
   1ef5c:	tst	r8, #524288	; 0x80000
   1ef60:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef64:	mov	r1, #6
   1ef68:	b	1ee98 <ftello64@plt+0xd60c>
   1ef6c:	tst	r8, #524288	; 0x80000
   1ef70:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef74:	mov	r1, #9
   1ef78:	b	1ee98 <ftello64@plt+0xd60c>
   1ef7c:	movw	r1, #1026	; 0x402
   1ef80:	and	r1, r8, r1
   1ef84:	cmp	r1, #2
   1ef88:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef8c:	mov	r1, #19
   1ef90:	b	1f034 <ftello64@plt+0xd7a8>
   1ef94:	tst	r8, #524288	; 0x80000
   1ef98:	bne	1f03c <ftello64@plt+0xd7b0>
   1ef9c:	mov	r1, #512	; 0x200
   1efa0:	b	1ee98 <ftello64@plt+0xd60c>
   1efa4:	tst	r8, #524288	; 0x80000
   1efa8:	bne	1f03c <ftello64@plt+0xd7b0>
   1efac:	mov	r1, #35	; 0x23
   1efb0:	b	1f034 <ftello64@plt+0xd7a8>
   1efb4:	tst	r8, #524288	; 0x80000
   1efb8:	bne	1f03c <ftello64@plt+0xd7b0>
   1efbc:	mov	r1, #33	; 0x21
   1efc0:	b	1f034 <ftello64@plt+0xd7a8>
   1efc4:	tst	r8, #524288	; 0x80000
   1efc8:	bne	1f03c <ftello64@plt+0xd7b0>
   1efcc:	mov	r1, #64	; 0x40
   1efd0:	b	1ee98 <ftello64@plt+0xd60c>
   1efd4:	tst	r8, #524288	; 0x80000
   1efd8:	bne	1f03c <ftello64@plt+0xd7b0>
   1efdc:	mov	r1, #256	; 0x100
   1efe0:	b	1ee98 <ftello64@plt+0xd60c>
   1efe4:	tst	r8, #524288	; 0x80000
   1efe8:	bne	1f03c <ftello64@plt+0xd7b0>
   1efec:	mov	r1, #34	; 0x22
   1eff0:	b	1f034 <ftello64@plt+0xd7a8>
   1eff4:	tst	r8, #524288	; 0x80000
   1eff8:	bne	1f03c <ftello64@plt+0xd7b0>
   1effc:	mov	r1, #32
   1f000:	b	1f034 <ftello64@plt+0xd7a8>
   1f004:	and	r1, r8, #4608	; 0x1200
   1f008:	cmp	r1, #512	; 0x200
   1f00c:	bne	1f03c <ftello64@plt+0xd7b0>
   1f010:	mov	r1, #23
   1f014:	b	1f034 <ftello64@plt+0xd7a8>
   1f018:	tst	r8, #33792	; 0x8400
   1f01c:	bne	1f03c <ftello64@plt+0xd7b0>
   1f020:	b	1eed0 <ftello64@plt+0xd644>
   1f024:	and	r1, r8, #4608	; 0x1200
   1f028:	cmp	r1, #512	; 0x200
   1f02c:	bne	1f03c <ftello64@plt+0xd7b0>
   1f030:	mov	r1, #24
   1f034:	bfi	r0, r1, #0, #8
   1f038:	str	r0, [r5]
   1f03c:	mov	r0, r4
   1f040:	sub	sp, fp, #24
   1f044:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f048:	cmp	r3, #2
   1f04c:	blt	1f07c <ftello64@plt+0xd7f0>
   1f050:	ldr	r3, [r7, #8]
   1f054:	ldr	r4, [r3, r2, lsl #2]
   1f058:	cmn	r4, #1
   1f05c:	beq	1e908 <ftello64@plt+0xd07c>
   1f060:	ldr	r4, [r7, #28]
   1f064:	add	r6, r6, #2
   1f068:	cmp	r4, r6
   1f06c:	beq	1f07c <ftello64@plt+0xd7f0>
   1f070:	ldr	r3, [r3, r6, lsl #2]
   1f074:	cmn	r3, #1
   1f078:	beq	1e908 <ftello64@plt+0xd07c>
   1f07c:	ldrb	r3, [r7, #76]	; 0x4c
   1f080:	mov	r6, r2
   1f084:	ldr	r4, [r7, #24]
   1f088:	ldr	ip, [r7]
   1f08c:	cmp	r3, #0
   1f090:	ldrne	r6, [r7, #12]
   1f094:	ldrne	r6, [r6, r2, lsl #2]
   1f098:	cmp	r3, #0
   1f09c:	add	r6, r4, r6
   1f0a0:	add	r6, ip, r6
   1f0a4:	ldrsb	r6, [r6]
   1f0a8:	beq	1e910 <ftello64@plt+0xd084>
   1f0ac:	cmn	r6, #1
   1f0b0:	ble	1e908 <ftello64@plt+0xd07c>
   1f0b4:	b	1e910 <ftello64@plt+0xd084>
   1f0b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f0bc:	add	fp, sp, #28
   1f0c0:	sub	sp, sp, #12
   1f0c4:	mov	r4, r1
   1f0c8:	ldr	r8, [r1]
   1f0cc:	ldr	r1, [fp, #8]
   1f0d0:	ldr	r5, [fp, #12]
   1f0d4:	mov	r7, r2
   1f0d8:	str	r0, [sp, #8]
   1f0dc:	mov	sl, r3
   1f0e0:	mov	r9, r1
   1f0e4:	str	r1, [sp]
   1f0e8:	mov	r1, r4
   1f0ec:	str	r5, [sp, #4]
   1f0f0:	bl	1f520 <ftello64@plt+0xdc94>
   1f0f4:	mov	r3, r5
   1f0f8:	mov	r5, r0
   1f0fc:	mov	r0, #0
   1f100:	cmp	r5, #0
   1f104:	bne	1f114 <ftello64@plt+0xd888>
   1f108:	ldr	r1, [r3]
   1f10c:	cmp	r1, #0
   1f110:	bne	1f314 <ftello64@plt+0xda88>
   1f114:	cmp	r9, #0
   1f118:	bne	1f22c <ftello64@plt+0xd9a0>
   1f11c:	mov	r9, #0
   1f120:	ldrb	r0, [r7, #4]
   1f124:	orr	r0, r0, #8
   1f128:	cmp	r0, #10
   1f12c:	bne	1f14c <ftello64@plt+0xd8c0>
   1f130:	b	1f310 <ftello64@plt+0xda84>
   1f134:	cmp	r5, #0
   1f138:	moveq	r5, r6
   1f13c:	ldrb	r0, [r7, #4]
   1f140:	orr	r0, r0, #8
   1f144:	cmp	r0, #10
   1f148:	beq	1f310 <ftello64@plt+0xda84>
   1f14c:	ldr	r0, [sp, #8]
   1f150:	str	r3, [sp, #4]
   1f154:	mov	r1, r4
   1f158:	mov	r2, r7
   1f15c:	mov	r3, sl
   1f160:	str	r9, [sp]
   1f164:	bl	1f520 <ftello64@plt+0xdc94>
   1f168:	ldr	r3, [fp, #12]
   1f16c:	cmp	r5, #0
   1f170:	mov	r2, r5
   1f174:	mov	r6, r0
   1f178:	movwne	r2, #1
   1f17c:	cmp	r0, #0
   1f180:	bne	1f190 <ftello64@plt+0xd904>
   1f184:	ldr	r1, [r3]
   1f188:	cmp	r1, #0
   1f18c:	bne	1f31c <ftello64@plt+0xda90>
   1f190:	cmp	r5, #0
   1f194:	cmpne	r6, #0
   1f198:	beq	1f134 <ftello64@plt+0xd8a8>
   1f19c:	ldr	r1, [r8, #64]	; 0x40
   1f1a0:	cmp	r1, #31
   1f1a4:	beq	1f1f8 <ftello64@plt+0xd96c>
   1f1a8:	ldr	r0, [r8, #56]	; 0x38
   1f1ac:	add	r2, r1, #1
   1f1b0:	add	r0, r0, r1, lsl #5
   1f1b4:	mov	r1, #16
   1f1b8:	str	r2, [r8, #64]	; 0x40
   1f1bc:	str	r9, [r0, #4]!
   1f1c0:	stmib	r0, {r5, r6, r9}
   1f1c4:	str	r9, [r0, #16]
   1f1c8:	str	r9, [r0, #20]
   1f1cc:	str	r1, [r0, #24]
   1f1d0:	mvn	r1, #0
   1f1d4:	str	r1, [r0, #28]
   1f1d8:	str	r0, [r5]
   1f1dc:	str	r0, [r6]
   1f1e0:	mov	r5, r0
   1f1e4:	ldrb	r0, [r7, #4]
   1f1e8:	orr	r0, r0, #8
   1f1ec:	cmp	r0, #10
   1f1f0:	bne	1f14c <ftello64@plt+0xd8c0>
   1f1f4:	b	1f310 <ftello64@plt+0xda84>
   1f1f8:	mov	r0, #996	; 0x3e4
   1f1fc:	bl	2e98c <ftello64@plt+0x1d100>
   1f200:	cmp	r0, #0
   1f204:	beq	1f3c8 <ftello64@plt+0xdb3c>
   1f208:	ldr	r1, [r8, #56]	; 0x38
   1f20c:	ldr	r3, [fp, #12]
   1f210:	str	r1, [r0]
   1f214:	mov	r1, #0
   1f218:	str	r1, [r8, #64]	; 0x40
   1f21c:	str	r0, [r8, #56]	; 0x38
   1f220:	b	1f1ac <ftello64@plt+0xd920>
   1f224:	cmp	r5, #0
   1f228:	moveq	r5, r6
   1f22c:	ldrb	r0, [r7, #4]
   1f230:	orr	r1, r0, #8
   1f234:	cmp	r1, #10
   1f238:	cmpne	r0, #9
   1f23c:	beq	1f310 <ftello64@plt+0xda84>
   1f240:	ldr	r0, [sp, #8]
   1f244:	str	r3, [sp, #4]
   1f248:	mov	r1, r4
   1f24c:	mov	r2, r7
   1f250:	mov	r3, sl
   1f254:	str	r9, [sp]
   1f258:	bl	1f520 <ftello64@plt+0xdc94>
   1f25c:	ldr	r3, [fp, #12]
   1f260:	cmp	r5, #0
   1f264:	mov	r2, r5
   1f268:	mov	r6, r0
   1f26c:	movwne	r2, #1
   1f270:	cmp	r0, #0
   1f274:	bne	1f284 <ftello64@plt+0xd9f8>
   1f278:	ldr	r1, [r3]
   1f27c:	cmp	r1, #0
   1f280:	bne	1f31c <ftello64@plt+0xda90>
   1f284:	cmp	r5, #0
   1f288:	cmpne	r6, #0
   1f28c:	beq	1f224 <ftello64@plt+0xd998>
   1f290:	ldr	r1, [r8, #64]	; 0x40
   1f294:	cmp	r1, #31
   1f298:	beq	1f2e4 <ftello64@plt+0xda58>
   1f29c:	ldr	r0, [r8, #56]	; 0x38
   1f2a0:	add	r2, r1, #1
   1f2a4:	add	r0, r0, r1, lsl #5
   1f2a8:	mov	r1, #0
   1f2ac:	str	r2, [r8, #64]	; 0x40
   1f2b0:	str	r1, [r0, #4]!
   1f2b4:	stmib	r0, {r5, r6}
   1f2b8:	str	r1, [r0, #12]
   1f2bc:	str	r1, [r0, #16]
   1f2c0:	str	r1, [r0, #20]
   1f2c4:	mov	r1, #16
   1f2c8:	str	r1, [r0, #24]
   1f2cc:	mvn	r1, #0
   1f2d0:	str	r1, [r0, #28]
   1f2d4:	str	r0, [r5]
   1f2d8:	str	r0, [r6]
   1f2dc:	mov	r5, r0
   1f2e0:	b	1f22c <ftello64@plt+0xd9a0>
   1f2e4:	mov	r0, #996	; 0x3e4
   1f2e8:	bl	2e98c <ftello64@plt+0x1d100>
   1f2ec:	cmp	r0, #0
   1f2f0:	beq	1f3c8 <ftello64@plt+0xdb3c>
   1f2f4:	ldr	r1, [r8, #56]	; 0x38
   1f2f8:	ldr	r3, [fp, #12]
   1f2fc:	str	r1, [r0]
   1f300:	mov	r1, #0
   1f304:	str	r1, [r8, #64]	; 0x40
   1f308:	str	r0, [r8, #56]	; 0x38
   1f30c:	b	1f2a0 <ftello64@plt+0xda14>
   1f310:	mov	r0, r5
   1f314:	sub	sp, fp, #28
   1f318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f31c:	mov	r0, #0
   1f320:	cmp	r2, #0
   1f324:	beq	1f314 <ftello64@plt+0xda88>
   1f328:	movw	r6, #255	; 0xff
   1f32c:	movt	r6, #4
   1f330:	mov	r7, r5
   1f334:	ldr	r5, [r5, #4]
   1f338:	cmp	r5, #0
   1f33c:	bne	1f330 <ftello64@plt+0xdaa4>
   1f340:	ldr	r5, [r7, #8]
   1f344:	cmp	r5, #0
   1f348:	bne	1f330 <ftello64@plt+0xdaa4>
   1f34c:	ldr	r1, [r7, #24]
   1f350:	and	r1, r1, r6
   1f354:	cmp	r1, #3
   1f358:	beq	1f390 <ftello64@plt+0xdb04>
   1f35c:	cmp	r1, #6
   1f360:	bne	1f39c <ftello64@plt+0xdb10>
   1f364:	ldr	r4, [r7, #20]
   1f368:	ldr	r0, [r4]
   1f36c:	bl	15bb8 <ftello64@plt+0x432c>
   1f370:	ldr	r0, [r4, #4]
   1f374:	bl	15bb8 <ftello64@plt+0x432c>
   1f378:	ldr	r0, [r4, #8]
   1f37c:	bl	15bb8 <ftello64@plt+0x432c>
   1f380:	ldr	r0, [r4, #12]
   1f384:	bl	15bb8 <ftello64@plt+0x432c>
   1f388:	mov	r0, r4
   1f38c:	b	1f394 <ftello64@plt+0xdb08>
   1f390:	ldr	r0, [r7, #20]
   1f394:	bl	15bb8 <ftello64@plt+0x432c>
   1f398:	mov	r0, #0
   1f39c:	ldr	r1, [r7]
   1f3a0:	cmp	r1, #0
   1f3a4:	beq	1f314 <ftello64@plt+0xda88>
   1f3a8:	ldr	r5, [r1, #8]
   1f3ac:	cmp	r5, r7
   1f3b0:	mov	r7, r1
   1f3b4:	beq	1f34c <ftello64@plt+0xdac0>
   1f3b8:	cmp	r5, #0
   1f3bc:	mov	r7, r1
   1f3c0:	beq	1f34c <ftello64@plt+0xdac0>
   1f3c4:	b	1f330 <ftello64@plt+0xdaa4>
   1f3c8:	ldr	r1, [fp, #12]
   1f3cc:	movw	r8, #255	; 0xff
   1f3d0:	movt	r8, #4
   1f3d4:	mov	r7, r6
   1f3d8:	ldr	r6, [r6, #4]
   1f3dc:	cmp	r6, #0
   1f3e0:	bne	1f3d4 <ftello64@plt+0xdb48>
   1f3e4:	ldr	r6, [r7, #8]
   1f3e8:	cmp	r6, #0
   1f3ec:	bne	1f3d4 <ftello64@plt+0xdb48>
   1f3f0:	ldr	r0, [r7, #24]
   1f3f4:	and	r0, r0, r8
   1f3f8:	cmp	r0, #3
   1f3fc:	beq	1f434 <ftello64@plt+0xdba8>
   1f400:	cmp	r0, #6
   1f404:	bne	1f440 <ftello64@plt+0xdbb4>
   1f408:	ldr	r4, [r7, #20]
   1f40c:	ldr	r0, [r4]
   1f410:	bl	15bb8 <ftello64@plt+0x432c>
   1f414:	ldr	r0, [r4, #4]
   1f418:	bl	15bb8 <ftello64@plt+0x432c>
   1f41c:	ldr	r0, [r4, #8]
   1f420:	bl	15bb8 <ftello64@plt+0x432c>
   1f424:	ldr	r0, [r4, #12]
   1f428:	bl	15bb8 <ftello64@plt+0x432c>
   1f42c:	mov	r0, r4
   1f430:	b	1f438 <ftello64@plt+0xdbac>
   1f434:	ldr	r0, [r7, #20]
   1f438:	bl	15bb8 <ftello64@plt+0x432c>
   1f43c:	ldr	r1, [fp, #12]
   1f440:	ldr	r0, [r7]
   1f444:	cmp	r0, #0
   1f448:	beq	1f46c <ftello64@plt+0xdbe0>
   1f44c:	ldr	r6, [r0, #8]
   1f450:	cmp	r6, r7
   1f454:	mov	r7, r0
   1f458:	beq	1f3f0 <ftello64@plt+0xdb64>
   1f45c:	cmp	r6, #0
   1f460:	mov	r7, r0
   1f464:	beq	1f3f0 <ftello64@plt+0xdb64>
   1f468:	b	1f3d4 <ftello64@plt+0xdb48>
   1f46c:	mov	r6, r5
   1f470:	ldr	r5, [r5, #4]
   1f474:	cmp	r5, #0
   1f478:	bne	1f46c <ftello64@plt+0xdbe0>
   1f47c:	ldr	r5, [r6, #8]
   1f480:	cmp	r5, #0
   1f484:	bne	1f46c <ftello64@plt+0xdbe0>
   1f488:	ldr	r0, [r6, #24]
   1f48c:	and	r0, r0, r8
   1f490:	cmp	r0, #3
   1f494:	beq	1f4cc <ftello64@plt+0xdc40>
   1f498:	cmp	r0, #6
   1f49c:	bne	1f4d8 <ftello64@plt+0xdc4c>
   1f4a0:	ldr	r4, [r6, #20]
   1f4a4:	ldr	r0, [r4]
   1f4a8:	bl	15bb8 <ftello64@plt+0x432c>
   1f4ac:	ldr	r0, [r4, #4]
   1f4b0:	bl	15bb8 <ftello64@plt+0x432c>
   1f4b4:	ldr	r0, [r4, #8]
   1f4b8:	bl	15bb8 <ftello64@plt+0x432c>
   1f4bc:	ldr	r0, [r4, #12]
   1f4c0:	bl	15bb8 <ftello64@plt+0x432c>
   1f4c4:	mov	r0, r4
   1f4c8:	b	1f4d0 <ftello64@plt+0xdc44>
   1f4cc:	ldr	r0, [r6, #20]
   1f4d0:	bl	15bb8 <ftello64@plt+0x432c>
   1f4d4:	ldr	r1, [fp, #12]
   1f4d8:	ldr	r0, [r6]
   1f4dc:	cmp	r0, #0
   1f4e0:	beq	1f504 <ftello64@plt+0xdc78>
   1f4e4:	ldr	r5, [r0, #8]
   1f4e8:	cmp	r5, r6
   1f4ec:	mov	r6, r0
   1f4f0:	beq	1f488 <ftello64@plt+0xdbfc>
   1f4f4:	cmp	r5, #0
   1f4f8:	mov	r6, r0
   1f4fc:	beq	1f488 <ftello64@plt+0xdbfc>
   1f500:	b	1f46c <ftello64@plt+0xdbe0>
   1f504:	mov	r0, #12
   1f508:	str	r0, [r1]
   1f50c:	mov	r0, #0
   1f510:	sub	sp, fp, #28
   1f514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f518:	nop	{0}
   1f51c:	nop	{0}
   1f520:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f524:	add	fp, sp, #28
   1f528:	sub	sp, sp, #148	; 0x94
   1f52c:	str	r0, [sp, #24]
   1f530:	ldr	r0, [r2, #4]
   1f534:	mov	r7, r1
   1f538:	mov	lr, r2
   1f53c:	mvn	r1, #0
   1f540:	mov	r6, r3
   1f544:	mov	sl, #0
   1f548:	ldr	r2, [fp, #12]
   1f54c:	ldr	r8, [r7]
   1f550:	uxtab	r1, r1, r0
   1f554:	cmp	r1, #35	; 0x23
   1f558:	str	r2, [sp, #16]
   1f55c:	str	lr, [sp, #44]	; 0x2c
   1f560:	bhi	1f68c <ftello64@plt+0xde00>
   1f564:	add	r2, pc, #0
   1f568:	ldr	pc, [r2, r1, lsl #2]
   1f56c:	andeq	pc, r1, r0, asr r9	; <UNPREDICTABLE>
   1f570:	andeq	r1, r2, r4, lsr r4
   1f574:	andeq	pc, r1, ip, lsl #13
   1f578:	andeq	pc, r1, r0, lsl r7	; <UNPREDICTABLE>
   1f57c:	muleq	r1, r0, r7
   1f580:	andeq	pc, r1, ip, lsl #13
   1f584:	andeq	pc, r1, ip, lsl #13
   1f588:	strdeq	pc, [r1], -r8
   1f58c:	muleq	r1, ip, r6
   1f590:	andeq	r1, r2, r4, lsr r4
   1f594:	andeq	pc, r1, ip, lsl #13
   1f598:	andeq	pc, r1, r8, lsl #17
   1f59c:	andeq	pc, r1, ip, lsl #13
   1f5a0:	andeq	pc, r1, ip, lsl #13
   1f5a4:	andeq	pc, r1, ip, lsl #13
   1f5a8:	andeq	pc, r1, ip, lsl #13
   1f5ac:	andeq	pc, r1, ip, lsl #13
   1f5b0:	andeq	pc, r1, ip, lsl #13
   1f5b4:	andeq	pc, r1, ip, lsl #13
   1f5b8:	andeq	pc, r1, r8, lsr #22
   1f5bc:	andeq	pc, r1, ip, lsl #13
   1f5c0:	andeq	pc, r1, ip, lsl #13
   1f5c4:	andeq	pc, r1, r4, lsl #13
   1f5c8:	andeq	pc, r1, ip, lsr #13
   1f5cc:	andeq	pc, r1, ip, lsl #13
   1f5d0:	andeq	pc, r1, ip, lsl #13
   1f5d4:	andeq	pc, r1, ip, lsl #13
   1f5d8:	andeq	pc, r1, ip, lsl #13
   1f5dc:	andeq	pc, r1, ip, lsl #13
   1f5e0:	andeq	pc, r1, ip, lsl #13
   1f5e4:	andeq	pc, r1, ip, lsl #13
   1f5e8:	strdeq	pc, [r1], -ip
   1f5ec:	strdeq	pc, [r1], -ip
   1f5f0:	andeq	pc, r1, r0, lsr #12
   1f5f4:	andeq	pc, r1, r0, lsr #12
   1f5f8:	andeq	pc, r1, r0, lsr #22
   1f5fc:	ldr	r1, [sp, #24]
   1f600:	mvn	r2, #32
   1f604:	movw	r3, #4573	; 0x11dd
   1f608:	uxtab	r0, r2, r0
   1f60c:	movw	r2, #6428	; 0x191c
   1f610:	movt	r3, #3
   1f614:	clz	r0, r0
   1f618:	movt	r2, #3
   1f61c:	b	1f640 <ftello64@plt+0xddb4>
   1f620:	ldr	r1, [sp, #24]
   1f624:	mvn	r2, #34	; 0x22
   1f628:	movw	r3, #3040	; 0xbe0
   1f62c:	uxtab	r0, r2, r0
   1f630:	movw	r2, #6434	; 0x1922
   1f634:	movt	r3, #3
   1f638:	clz	r0, r0
   1f63c:	movt	r2, #3
   1f640:	lsr	r0, r0, #5
   1f644:	ldr	r1, [r1, #64]	; 0x40
   1f648:	str	r0, [sp]
   1f64c:	ldr	r4, [sp, #16]
   1f650:	str	r4, [sp, #4]
   1f654:	mov	r0, r8
   1f658:	bl	21ab4 <ftello64@plt+0x10228>
   1f65c:	mov	r7, r0
   1f660:	cmp	r0, #0
   1f664:	bne	1f67c <ftello64@plt+0xddf0>
   1f668:	ldr	r0, [r4]
   1f66c:	cmp	r0, #0
   1f670:	ldr	lr, [sp, #44]	; 0x2c
   1f674:	beq	20640 <ftello64@plt+0xedb4>
   1f678:	b	21434 <ftello64@plt+0xfba8>
   1f67c:	ldr	lr, [sp, #44]	; 0x2c
   1f680:	b	20640 <ftello64@plt+0xedb4>
   1f684:	tst	r6, #16777216	; 0x1000000
   1f688:	bne	1f708 <ftello64@plt+0xde7c>
   1f68c:	tst	r6, #32
   1f690:	bne	1f708 <ftello64@plt+0xde7c>
   1f694:	tst	r6, #16
   1f698:	bne	1fba4 <ftello64@plt+0xe318>
   1f69c:	tst	r6, #131072	; 0x20000
   1f6a0:	uxtbeq	r1, r0
   1f6a4:	cmpeq	r1, #9
   1f6a8:	beq	1fbec <ftello64@plt+0xe360>
   1f6ac:	mov	r1, #1
   1f6b0:	bfi	r0, r1, #0, #8
   1f6b4:	str	r0, [lr, #4]
   1f6b8:	ldr	r1, [r8, #64]	; 0x40
   1f6bc:	cmp	r1, #31
   1f6c0:	beq	215ac <ftello64@plt+0xfd20>
   1f6c4:	ldr	r0, [r8, #56]	; 0x38
   1f6c8:	add	r2, r1, #1
   1f6cc:	add	r7, r0, r1, lsl #5
   1f6d0:	mov	r0, #0
   1f6d4:	str	r2, [r8, #64]	; 0x40
   1f6d8:	str	r0, [r7, #4]!
   1f6dc:	str	r0, [r7, #4]
   1f6e0:	str	r0, [r7, #8]
   1f6e4:	ldm	lr, {r1, r2}
   1f6e8:	str	r0, [r7, #12]
   1f6ec:	str	r0, [r7, #16]
   1f6f0:	mvn	r0, #0
   1f6f4:	str	r0, [r7, #28]
   1f6f8:	bic	r0, r2, #786432	; 0xc0000
   1f6fc:	str	r1, [r7, #20]
   1f700:	str	r0, [r7, #24]
   1f704:	b	20640 <ftello64@plt+0xedb4>
   1f708:	mov	r0, #13
   1f70c:	b	20534 <ftello64@plt+0xeca8>
   1f710:	ldr	r0, [lr]
   1f714:	ldr	r2, [r8, #84]	; 0x54
   1f718:	mov	r1, #1
   1f71c:	tst	r2, r1, lsl r0
   1f720:	beq	215f0 <ftello64@plt+0xfd64>
   1f724:	lsl	r0, r1, r0
   1f728:	ldr	r1, [r8, #64]	; 0x40
   1f72c:	ldr	r2, [r8, #80]	; 0x50
   1f730:	orr	r0, r2, r0
   1f734:	cmp	r1, #31
   1f738:	str	r0, [r8, #80]	; 0x50
   1f73c:	beq	21668 <ftello64@plt+0xfddc>
   1f740:	ldr	r0, [r8, #56]	; 0x38
   1f744:	add	r2, r1, #1
   1f748:	add	r7, r0, r1, lsl #5
   1f74c:	mov	r0, #0
   1f750:	str	r2, [r8, #64]	; 0x40
   1f754:	str	r0, [r7, #4]!
   1f758:	str	r0, [r7, #4]
   1f75c:	str	r0, [r7, #8]
   1f760:	ldm	lr, {r1, r2}
   1f764:	str	r0, [r7, #12]
   1f768:	str	r0, [r7, #16]
   1f76c:	mvn	r0, #0
   1f770:	str	r0, [r7, #28]
   1f774:	bic	r0, r2, #786432	; 0xc0000
   1f778:	str	r1, [r7, #20]
   1f77c:	str	r0, [r7, #24]
   1f780:	ldr	r0, [r8, #76]	; 0x4c
   1f784:	add	r0, r0, #1
   1f788:	str	r0, [r8, #76]	; 0x4c
   1f78c:	b	1f7e8 <ftello64@plt+0xdf5c>
   1f790:	ldr	r1, [r8, #64]	; 0x40
   1f794:	cmp	r1, #31
   1f798:	beq	215f8 <ftello64@plt+0xfd6c>
   1f79c:	ldr	r0, [r8, #56]	; 0x38
   1f7a0:	add	r2, r1, #1
   1f7a4:	add	r7, r0, r1, lsl #5
   1f7a8:	mov	r0, #0
   1f7ac:	str	r2, [r8, #64]	; 0x40
   1f7b0:	str	r0, [r7, #4]!
   1f7b4:	str	r0, [r7, #4]
   1f7b8:	str	r0, [r7, #8]
   1f7bc:	ldm	lr, {r1, r2}
   1f7c0:	str	r0, [r7, #12]
   1f7c4:	str	r0, [r7, #16]
   1f7c8:	mvn	r0, #0
   1f7cc:	str	r0, [r7, #28]
   1f7d0:	bic	r0, r2, #786432	; 0xc0000
   1f7d4:	str	r1, [r7, #20]
   1f7d8:	str	r0, [r7, #24]
   1f7dc:	ldr	r0, [r8, #92]	; 0x5c
   1f7e0:	cmp	r0, #2
   1f7e4:	blt	20640 <ftello64@plt+0xedb4>
   1f7e8:	ldrb	r0, [r8, #88]	; 0x58
   1f7ec:	orr	r0, r0, #2
   1f7f0:	strb	r0, [r8, #88]	; 0x58
   1f7f4:	b	20640 <ftello64@plt+0xedb4>
   1f7f8:	ldr	r4, [r7, #24]
   1f7fc:	mov	sl, r6
   1f800:	orr	r2, r6, #8388608	; 0x800000
   1f804:	ldr	r6, [sp, #24]
   1f808:	ldr	r5, [fp, #8]
   1f80c:	add	r0, r4, #1
   1f810:	mov	r1, r6
   1f814:	str	r0, [r7, #24]
   1f818:	mov	r0, lr
   1f81c:	bl	1e868 <ftello64@plt+0xcfdc>
   1f820:	ldr	r1, [r6, #40]	; 0x28
   1f824:	ldr	lr, [sp, #44]	; 0x2c
   1f828:	mov	r9, #0
   1f82c:	add	r0, r1, r0
   1f830:	str	r0, [r6, #40]	; 0x28
   1f834:	ldrb	r0, [lr, #4]
   1f838:	cmp	r0, #9
   1f83c:	beq	205d4 <ftello64@plt+0xed48>
   1f840:	add	r0, r5, #1
   1f844:	mov	r1, r7
   1f848:	mov	r2, lr
   1f84c:	mov	r3, sl
   1f850:	mov	r6, lr
   1f854:	str	r0, [sp]
   1f858:	ldr	r5, [sp, #16]
   1f85c:	str	r5, [sp, #4]
   1f860:	ldr	r0, [sp, #24]
   1f864:	bl	1e4e0 <ftello64@plt+0xcc54>
   1f868:	mov	r9, r0
   1f86c:	ldr	r0, [r5]
   1f870:	cmp	r0, #0
   1f874:	beq	205c4 <ftello64@plt+0xed38>
   1f878:	mov	sl, #0
   1f87c:	mov	r0, sl
   1f880:	sub	sp, fp, #28
   1f884:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f888:	ldr	r0, [lr]
   1f88c:	ldr	r7, [sp, #24]
   1f890:	movw	r1, #783	; 0x30f
   1f894:	tst	r0, r1
   1f898:	beq	1f8e0 <ftello64@plt+0xe054>
   1f89c:	ldrb	r0, [r8, #88]	; 0x58
   1f8a0:	tst	r0, #16
   1f8a4:	bne	1f8dc <ftello64@plt+0xe050>
   1f8a8:	orr	r1, r0, #16
   1f8ac:	tst	r0, #8
   1f8b0:	strb	r1, [r8, #88]	; 0x58
   1f8b4:	bne	218ac <ftello64@plt+0x10020>
   1f8b8:	add	r1, pc, #832	; 0x340
   1f8bc:	tst	r0, #4
   1f8c0:	vld1.64	{d16-d17}, [r1 :128]
   1f8c4:	add	r1, r8, #96	; 0x60
   1f8c8:	vst1.32	{d16-d17}, [r1]
   1f8cc:	beq	218b8 <ftello64@plt+0x1002c>
   1f8d0:	vmov.i32	q8, #0	; 0x00000000
   1f8d4:	add	r0, r8, #112	; 0x70
   1f8d8:	vst1.32	{d16-d17}, [r0]
   1f8dc:	ldr	r0, [lr]
   1f8e0:	cmp	r0, #512	; 0x200
   1f8e4:	beq	20428 <ftello64@plt+0xeb9c>
   1f8e8:	cmp	r0, #256	; 0x100
   1f8ec:	bne	20548 <ftello64@plt+0xecbc>
   1f8f0:	mov	r0, #6
   1f8f4:	mov	r4, r8
   1f8f8:	str	r0, [lr]
   1f8fc:	ldr	r1, [r4, #64]!	; 0x40
   1f900:	cmp	r1, #31
   1f904:	beq	217f8 <ftello64@plt+0xff6c>
   1f908:	ldr	r0, [r8, #56]	; 0x38
   1f90c:	add	r2, r1, #1
   1f910:	add	r5, r0, r1, lsl #5
   1f914:	mov	r0, #0
   1f918:	str	r2, [r4]
   1f91c:	str	r0, [r5, #4]!
   1f920:	str	r0, [r5, #4]
   1f924:	str	r0, [r5, #8]
   1f928:	ldm	lr, {r1, r2}
   1f92c:	str	r0, [r5, #12]
   1f930:	str	r0, [r5, #16]
   1f934:	mvn	r0, #0
   1f938:	str	r0, [r5, #28]
   1f93c:	bic	r0, r2, #786432	; 0xc0000
   1f940:	str	r1, [r5, #20]
   1f944:	str	r0, [r5, #24]
   1f948:	mov	r0, #9
   1f94c:	b	20484 <ftello64@plt+0xebf8>
   1f950:	ldr	r1, [r8, #64]	; 0x40
   1f954:	cmp	r1, #31
   1f958:	beq	21624 <ftello64@plt+0xfd98>
   1f95c:	ldr	r0, [r8, #56]	; 0x38
   1f960:	ldr	r3, [sp, #24]
   1f964:	add	r2, r1, #1
   1f968:	add	r4, r0, r1, lsl #5
   1f96c:	mov	r0, #0
   1f970:	str	r2, [r8, #64]	; 0x40
   1f974:	str	r0, [r4, #4]!
   1f978:	str	r0, [r4, #4]
   1f97c:	str	r0, [r4, #8]
   1f980:	ldm	lr, {r1, r2}
   1f984:	str	r0, [r4, #12]
   1f988:	str	r0, [r4, #16]
   1f98c:	mvn	r0, #0
   1f990:	str	r0, [r4, #28]
   1f994:	bic	r0, r2, #786432	; 0xc0000
   1f998:	str	r1, [r4, #20]
   1f99c:	str	r0, [r4, #24]
   1f9a0:	ldr	r0, [r8, #92]	; 0x5c
   1f9a4:	cmp	r0, #2
   1f9a8:	blt	1fbe4 <ftello64@plt+0xe358>
   1f9ac:	ldr	r0, [r3, #40]	; 0x28
   1f9b0:	ldr	r1, [r3, #56]	; 0x38
   1f9b4:	cmp	r1, r0
   1f9b8:	ble	1fbe4 <ftello64@plt+0xe358>
   1f9bc:	mov	r5, #0
   1f9c0:	mvn	sl, #0
   1f9c4:	mov	r9, r6
   1f9c8:	ldr	r6, [sp, #24]
   1f9cc:	ldr	r1, [r6, #28]
   1f9d0:	cmp	r0, r1
   1f9d4:	beq	21440 <ftello64@plt+0xfbb4>
   1f9d8:	ldr	r1, [r6, #8]
   1f9dc:	ldr	r0, [r1, r0, lsl #2]
   1f9e0:	cmn	r0, #1
   1f9e4:	bne	21440 <ftello64@plt+0xfbb4>
   1f9e8:	mov	r0, lr
   1f9ec:	mov	r1, r6
   1f9f0:	mov	r2, r9
   1f9f4:	bl	1e868 <ftello64@plt+0xcfdc>
   1f9f8:	ldr	r1, [r6, #40]	; 0x28
   1f9fc:	add	r0, r1, r0
   1fa00:	str	r0, [r6, #40]	; 0x28
   1fa04:	ldr	r1, [r8, #64]	; 0x40
   1fa08:	cmp	r1, #31
   1fa0c:	beq	1fab8 <ftello64@plt+0xe22c>
   1fa10:	ldr	r0, [r8, #56]	; 0x38
   1fa14:	ldr	lr, [sp, #44]	; 0x2c
   1fa18:	add	r2, r1, #1
   1fa1c:	add	r6, r0, r1, lsl #5
   1fa20:	str	r2, [r8, #64]	; 0x40
   1fa24:	str	r5, [r6, #4]!
   1fa28:	str	r5, [r6, #4]
   1fa2c:	str	r5, [r6, #8]
   1fa30:	ldm	lr, {r0, r1}
   1fa34:	str	r5, [r6, #12]
   1fa38:	str	r5, [r6, #16]
   1fa3c:	str	sl, [r6, #28]
   1fa40:	str	r0, [r6, #20]
   1fa44:	bic	r0, r1, #786432	; 0xc0000
   1fa48:	str	r0, [r6, #24]
   1fa4c:	ldr	r1, [r8, #64]	; 0x40
   1fa50:	cmp	r1, #31
   1fa54:	beq	1faf4 <ftello64@plt+0xe268>
   1fa58:	ldr	r0, [r8, #56]	; 0x38
   1fa5c:	add	r2, r1, #1
   1fa60:	add	r7, r0, r1, lsl #5
   1fa64:	mov	r0, #16
   1fa68:	cmp	r6, #0
   1fa6c:	str	r2, [r8, #64]	; 0x40
   1fa70:	str	r5, [r7, #4]!
   1fa74:	stmib	r7, {r4, r6}
   1fa78:	str	r5, [r7, #12]
   1fa7c:	str	r5, [r7, #16]
   1fa80:	str	r5, [r7, #20]
   1fa84:	str	r0, [r7, #24]
   1fa88:	str	sl, [r7, #28]
   1fa8c:	str	r7, [r4]
   1fa90:	beq	21890 <ftello64@plt+0x10004>
   1fa94:	ldr	r1, [sp, #24]
   1fa98:	str	r7, [r6]
   1fa9c:	mov	r4, r7
   1faa0:	mov	r6, r9
   1faa4:	ldr	r0, [r1, #40]	; 0x28
   1faa8:	ldr	r1, [r1, #56]	; 0x38
   1faac:	cmp	r1, r0
   1fab0:	bgt	1f9c4 <ftello64@plt+0xe138>
   1fab4:	b	20640 <ftello64@plt+0xedb4>
   1fab8:	mov	r0, #996	; 0x3e4
   1fabc:	bl	2e98c <ftello64@plt+0x1d100>
   1fac0:	cmp	r0, #0
   1fac4:	beq	1fae0 <ftello64@plt+0xe254>
   1fac8:	ldr	r1, [r8, #56]	; 0x38
   1facc:	str	r1, [r0]
   1fad0:	mov	r1, #0
   1fad4:	str	r1, [r8, #64]	; 0x40
   1fad8:	str	r0, [r8, #56]	; 0x38
   1fadc:	b	1fa14 <ftello64@plt+0xe188>
   1fae0:	ldr	lr, [sp, #44]	; 0x2c
   1fae4:	mov	r6, #0
   1fae8:	ldr	r1, [r8, #64]	; 0x40
   1faec:	cmp	r1, #31
   1faf0:	bne	1fa58 <ftello64@plt+0xe1cc>
   1faf4:	mov	r0, #996	; 0x3e4
   1faf8:	bl	2e98c <ftello64@plt+0x1d100>
   1fafc:	ldr	lr, [sp, #44]	; 0x2c
   1fb00:	cmp	r0, #0
   1fb04:	beq	21890 <ftello64@plt+0x10004>
   1fb08:	ldr	r1, [r8, #56]	; 0x38
   1fb0c:	str	r1, [r0]
   1fb10:	mov	r1, #0
   1fb14:	str	r1, [r8, #64]	; 0x40
   1fb18:	str	r0, [r8, #56]	; 0x38
   1fb1c:	b	1fa5c <ftello64@plt+0xe1d0>
   1fb20:	mov	r0, #5
   1fb24:	b	20534 <ftello64@plt+0xeca8>
   1fb28:	mov	sl, #0
   1fb2c:	mov	r0, #32
   1fb30:	mov	r1, #1
   1fb34:	str	sl, [fp, #-32]	; 0xffffffe0
   1fb38:	bl	2e938 <ftello64@plt+0x1d0ac>
   1fb3c:	mov	r4, r0
   1fb40:	mov	r0, #40	; 0x28
   1fb44:	mov	r1, #1
   1fb48:	bl	2e938 <ftello64@plt+0x1d0ac>
   1fb4c:	mov	r5, r0
   1fb50:	cmp	r4, #0
   1fb54:	cmpne	r5, #0
   1fb58:	beq	21654 <ftello64@plt+0xfdc8>
   1fb5c:	str	r5, [sp, #48]	; 0x30
   1fb60:	mov	r2, r6
   1fb64:	ldr	r5, [sp, #44]	; 0x2c
   1fb68:	ldr	r7, [sp, #24]
   1fb6c:	mov	r0, r5
   1fb70:	mov	r1, r7
   1fb74:	bl	21ebc <ftello64@plt+0x10630>
   1fb78:	mov	r3, r0
   1fb7c:	ldr	r0, [r5, #4]
   1fb80:	mov	r2, r5
   1fb84:	uxtb	r1, r0
   1fb88:	cmp	r1, #25
   1fb8c:	beq	1fc10 <ftello64@plt+0xe384>
   1fb90:	ldr	sl, [sp, #48]	; 0x30
   1fb94:	cmp	r1, #2
   1fb98:	beq	215e8 <ftello64@plt+0xfd5c>
   1fb9c:	mov	r1, #0
   1fba0:	b	1fc68 <ftello64@plt+0xe3dc>
   1fba4:	ldr	r4, [sp, #24]
   1fba8:	mov	r0, lr
   1fbac:	mov	r2, r6
   1fbb0:	mov	r5, lr
   1fbb4:	mov	r1, r4
   1fbb8:	bl	1e868 <ftello64@plt+0xcfdc>
   1fbbc:	ldr	r1, [r4, #40]	; 0x28
   1fbc0:	mov	r2, r5
   1fbc4:	mov	r3, r6
   1fbc8:	add	r0, r1, r0
   1fbcc:	mov	r1, r7
   1fbd0:	str	r0, [r4, #40]	; 0x28
   1fbd4:	mov	r0, r4
   1fbd8:	sub	sp, fp, #28
   1fbdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fbe0:	b	1f520 <ftello64@plt+0xdc94>
   1fbe4:	mov	r7, r4
   1fbe8:	b	20640 <ftello64@plt+0xedb4>
   1fbec:	mov	r0, #16
   1fbf0:	b	20534 <ftello64@plt+0xeca8>
   1fbf4:	nop	{0}
   1fbf8:	nop	{0}
   1fbfc:	nop	{0}
   1fc00:	andeq	r0, r0, r0
   1fc04:	mvnseq	r0, #0
   1fc08:			; <UNDEFINED> instruction: 0x87fffffe
   1fc0c:			; <UNDEFINED> instruction: 0x07fffffe
   1fc10:	ldr	sl, [sp, #48]	; 0x30
   1fc14:	tst	r6, #256	; 0x100
   1fc18:	mov	r1, r7
   1fc1c:	ldrb	r0, [sl, #16]
   1fc20:	orr	r0, r0, #1
   1fc24:	strb	r0, [sl, #16]
   1fc28:	ldrne	r0, [r4]
   1fc2c:	orrne	r0, r0, #1024	; 0x400
   1fc30:	strne	r0, [r4]
   1fc34:	ldr	r0, [r7, #40]	; 0x28
   1fc38:	add	r0, r0, r3
   1fc3c:	str	r0, [r7, #40]	; 0x28
   1fc40:	mov	r0, r2
   1fc44:	mov	r2, r6
   1fc48:	bl	21ebc <ftello64@plt+0x10630>
   1fc4c:	ldr	r2, [sp, #44]	; 0x2c
   1fc50:	mov	r3, r0
   1fc54:	ldr	r0, [r2, #4]
   1fc58:	uxtb	r1, r0
   1fc5c:	cmp	r1, #2
   1fc60:	beq	215e8 <ftello64@plt+0xfd5c>
   1fc64:	mov	r1, #1
   1fc68:	str	r1, [sp, #36]	; 0x24
   1fc6c:	uxtb	r1, r0
   1fc70:	str	r4, [sp, #52]	; 0x34
   1fc74:	str	r6, [sp, #40]	; 0x28
   1fc78:	cmp	r1, #21
   1fc7c:	ldr	r5, [sp, #40]	; 0x28
   1fc80:	moveq	r1, #1
   1fc84:	bfieq	r0, r1, #0, #8
   1fc88:	mov	r1, r7
   1fc8c:	streq	r0, [r2, #4]
   1fc90:	mov	r0, #3
   1fc94:	str	r0, [fp, #-40]	; 0xffffffd8
   1fc98:	sub	r0, fp, #80	; 0x50
   1fc9c:	str	r0, [fp, #-36]	; 0xffffffdc
   1fca0:	mov	r0, #1
   1fca4:	str	r5, [sp]
   1fca8:	str	r0, [sp, #4]
   1fcac:	sub	r0, fp, #40	; 0x28
   1fcb0:	bl	22064 <ftello64@plt+0x107d8>
   1fcb4:	cmp	r0, #0
   1fcb8:	bne	215d8 <ftello64@plt+0xfd4c>
   1fcbc:	and	r0, r5, #65536	; 0x10000
   1fcc0:	str	r0, [sp, #32]
   1fcc4:	mov	r0, #0
   1fcc8:	str	r0, [sp, #28]
   1fccc:	mov	r0, #0
   1fcd0:	str	r0, [sp, #20]
   1fcd4:	ldr	r6, [sp, #24]
   1fcd8:	ldr	r7, [sp, #44]	; 0x2c
   1fcdc:	mov	r0, r7
   1fce0:	mov	r1, r6
   1fce4:	mov	r2, r5
   1fce8:	bl	21ebc <ftello64@plt+0x10630>
   1fcec:	ldr	r5, [fp, #-40]	; 0xffffffd8
   1fcf0:	ldr	r4, [sp, #52]	; 0x34
   1fcf4:	mov	r9, r0
   1fcf8:	cmp	r5, #2
   1fcfc:	beq	1ff00 <ftello64@plt+0xe674>
   1fd00:	cmp	r5, #4
   1fd04:	bne	1fd44 <ftello64@plt+0xe4b8>
   1fd08:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1fd0c:	ldr	r0, [r6, #64]	; 0x40
   1fd10:	mov	r2, sl
   1fd14:	sub	r3, fp, #32
   1fd18:	str	r1, [sp]
   1fd1c:	ldr	r1, [sp, #40]	; 0x28
   1fd20:	str	r1, [sp, #4]
   1fd24:	mov	r1, r4
   1fd28:	bl	22368 <ftello64@plt+0x10adc>
   1fd2c:	ldr	r1, [sp, #16]
   1fd30:	ldr	lr, [sp, #44]	; 0x2c
   1fd34:	cmp	r0, #0
   1fd38:	str	r0, [r1]
   1fd3c:	beq	1ff40 <ftello64@plt+0xe6b4>
   1fd40:	b	216a8 <ftello64@plt+0xfe1c>
   1fd44:	ldr	lr, [sp, #44]	; 0x2c
   1fd48:	mov	r7, r9
   1fd4c:	mov	r9, #7
   1fd50:	ldrb	r0, [lr, #4]
   1fd54:	cmp	r0, #22
   1fd58:	beq	1fd68 <ftello64@plt+0xe4dc>
   1fd5c:	cmp	r0, #2
   1fd60:	bne	1feb8 <ftello64@plt+0xe62c>
   1fd64:	b	21698 <ftello64@plt+0xfe0c>
   1fd68:	ldr	r4, [sp, #24]
   1fd6c:	ldr	r2, [sp, #40]	; 0x28
   1fd70:	mov	r6, r7
   1fd74:	ldr	r0, [r4, #40]	; 0x28
   1fd78:	mov	r1, r4
   1fd7c:	add	r0, r0, r7
   1fd80:	str	r0, [r4, #40]	; 0x28
   1fd84:	add	r0, sp, #56	; 0x38
   1fd88:	bl	21ebc <ftello64@plt+0x10630>
   1fd8c:	mov	r3, r0
   1fd90:	ldrb	r0, [sp, #60]	; 0x3c
   1fd94:	cmp	r0, #21
   1fd98:	beq	1fea0 <ftello64@plt+0xe614>
   1fd9c:	cmp	r0, #2
   1fda0:	beq	21698 <ftello64@plt+0xfe0c>
   1fda4:	ldr	r7, [sp, #40]	; 0x28
   1fda8:	mov	r0, #3
   1fdac:	add	r2, sp, #56	; 0x38
   1fdb0:	str	r0, [fp, #-48]	; 0xffffffd0
   1fdb4:	add	r0, sp, #64	; 0x40
   1fdb8:	str	r0, [fp, #-44]	; 0xffffffd4
   1fdbc:	mov	r0, #1
   1fdc0:	str	r0, [sp, #4]
   1fdc4:	sub	r0, fp, #48	; 0x30
   1fdc8:	str	r7, [sp]
   1fdcc:	ldr	r4, [sp, #24]
   1fdd0:	mov	r1, r4
   1fdd4:	bl	22064 <ftello64@plt+0x107d8>
   1fdd8:	cmp	r0, #0
   1fddc:	bne	215d8 <ftello64@plt+0xfd4c>
   1fde0:	ldr	r0, [sp, #44]	; 0x2c
   1fde4:	mov	r1, r4
   1fde8:	mov	r2, r7
   1fdec:	bl	21ebc <ftello64@plt+0x10630>
   1fdf0:	ldr	r4, [fp, #-48]	; 0xffffffd0
   1fdf4:	mov	r9, #11
   1fdf8:	str	r0, [sp, #12]
   1fdfc:	cmp	r4, #2
   1fe00:	cmpne	r4, #4
   1fe04:	beq	21698 <ftello64@plt+0xfe0c>
   1fe08:	cmp	r5, #3
   1fe0c:	bne	1fe20 <ftello64@plt+0xe594>
   1fe10:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fe14:	bl	11718 <strlen@plt>
   1fe18:	cmp	r0, #1
   1fe1c:	bhi	21694 <ftello64@plt+0xfe08>
   1fe20:	cmp	r4, #3
   1fe24:	bne	1fe38 <ftello64@plt+0xe5ac>
   1fe28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fe2c:	bl	11718 <strlen@plt>
   1fe30:	cmp	r0, #1
   1fe34:	bhi	21694 <ftello64@plt+0xfe08>
   1fe38:	ldr	lr, [sp, #44]	; 0x2c
   1fe3c:	cmp	r5, #3
   1fe40:	beq	2000c <ftello64@plt+0xe780>
   1fe44:	mov	r7, #0
   1fe48:	cmp	r5, #0
   1fe4c:	ldrbeq	r7, [fp, #-36]	; 0xffffffdc
   1fe50:	cmp	r4, #3
   1fe54:	beq	2001c <ftello64@plt+0xe790>
   1fe58:	mov	sl, #0
   1fe5c:	cmp	r4, #0
   1fe60:	ldrbeq	sl, [fp, #-44]	; 0xffffffd4
   1fe64:	cmp	r5, #3
   1fe68:	cmpne	r5, #0
   1fe6c:	bne	20030 <ftello64@plt+0xe7a4>
   1fe70:	ldr	r0, [r8, #92]	; 0x5c
   1fe74:	cmp	r0, #2
   1fe78:	blt	20034 <ftello64@plt+0xe7a8>
   1fe7c:	mov	r0, r7
   1fe80:	bl	11778 <btowc@plt>
   1fe84:	ldr	lr, [sp, #44]	; 0x2c
   1fe88:	mov	r7, r0
   1fe8c:	cmp	r4, #3
   1fe90:	cmpne	r4, #0
   1fe94:	beq	20040 <ftello64@plt+0xe7b4>
   1fe98:	ldr	sl, [fp, #-44]	; 0xffffffd4
   1fe9c:	b	20070 <ftello64@plt+0xe7e4>
   1fea0:	ldr	r0, [r4, #40]	; 0x28
   1fea4:	ldr	lr, [sp, #44]	; 0x2c
   1fea8:	sub	r0, r0, r6
   1feac:	str	r0, [r4, #40]	; 0x28
   1feb0:	mov	r0, #1
   1feb4:	strb	r0, [lr, #4]
   1feb8:	cmp	r5, #1
   1febc:	beq	1ff98 <ftello64@plt+0xe70c>
   1fec0:	ldr	r6, [sp, #24]
   1fec4:	ldr	r4, [sp, #52]	; 0x34
   1fec8:	ldr	sl, [sp, #48]	; 0x30
   1fecc:	cmp	r5, #2
   1fed0:	mov	r9, r7
   1fed4:	beq	1ff00 <ftello64@plt+0xe674>
   1fed8:	cmp	r5, #3
   1fedc:	bne	1ffdc <ftello64@plt+0xe750>
   1fee0:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1fee4:	mov	r0, r7
   1fee8:	bl	11718 <strlen@plt>
   1feec:	cmp	r0, #1
   1fef0:	mov	r3, #1
   1fef4:	bne	21694 <ftello64@plt+0xfe08>
   1fef8:	ldrb	r0, [r7]
   1fefc:	b	1ff1c <ftello64@plt+0xe690>
   1ff00:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1ff04:	mov	r0, r7
   1ff08:	bl	11718 <strlen@plt>
   1ff0c:	cmp	r0, #1
   1ff10:	bne	21694 <ftello64@plt+0xfe08>
   1ff14:	ldrb	r0, [r7]
   1ff18:	mov	r3, #1
   1ff1c:	ubfx	r1, r0, #5, #3
   1ff20:	and	r0, r0, #31
   1ff24:	ldr	r2, [r4, r1, lsl #2]
   1ff28:	orr	r0, r2, r3, lsl r0
   1ff2c:	str	r0, [r4, r1, lsl #2]
   1ff30:	mov	r1, #0
   1ff34:	ldr	r0, [sp, #16]
   1ff38:	ldr	lr, [sp, #44]	; 0x2c
   1ff3c:	str	r1, [r0]
   1ff40:	ldrb	r0, [lr, #4]
   1ff44:	cmp	r0, #21
   1ff48:	beq	201cc <ftello64@plt+0xe940>
   1ff4c:	cmp	r0, #2
   1ff50:	beq	215e0 <ftello64@plt+0xfd54>
   1ff54:	mov	r0, #3
   1ff58:	ldr	r5, [sp, #40]	; 0x28
   1ff5c:	mov	r1, r6
   1ff60:	mov	r2, lr
   1ff64:	mov	r3, r9
   1ff68:	mov	r7, lr
   1ff6c:	str	r0, [fp, #-40]	; 0xffffffd8
   1ff70:	sub	r0, fp, #80	; 0x50
   1ff74:	str	r0, [fp, #-36]	; 0xffffffdc
   1ff78:	mov	r0, #0
   1ff7c:	str	r0, [sp, #4]
   1ff80:	sub	r0, fp, #40	; 0x28
   1ff84:	str	r5, [sp]
   1ff88:	bl	22064 <ftello64@plt+0x107d8>
   1ff8c:	cmp	r0, #0
   1ff90:	beq	1fcdc <ftello64@plt+0xe450>
   1ff94:	b	215d8 <ftello64@plt+0xfd4c>
   1ff98:	ldr	sl, [sp, #48]	; 0x30
   1ff9c:	ldr	r0, [sp, #28]
   1ffa0:	ldr	r4, [sp, #52]	; 0x34
   1ffa4:	ldr	r1, [sl, #20]
   1ffa8:	cmp	r0, r1
   1ffac:	beq	20138 <ftello64@plt+0xe8ac>
   1ffb0:	ldr	r0, [sl]
   1ffb4:	ldr	r6, [sp, #24]
   1ffb8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1ffbc:	add	r2, r1, #1
   1ffc0:	mov	r9, r7
   1ffc4:	str	r2, [sl, #20]
   1ffc8:	str	r3, [r0, r1, lsl #2]
   1ffcc:	ldrb	r0, [lr, #4]
   1ffd0:	cmp	r0, #21
   1ffd4:	bne	1ff4c <ftello64@plt+0xe6c0>
   1ffd8:	b	201cc <ftello64@plt+0xe940>
   1ffdc:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   1ffe0:	mov	r3, #1
   1ffe4:	ubfx	r1, r0, #5, #3
   1ffe8:	ldr	lr, [sp, #44]	; 0x2c
   1ffec:	and	r0, r0, #31
   1fff0:	ldr	r2, [r4, r1, lsl #2]
   1fff4:	orr	r0, r2, r3, lsl r0
   1fff8:	str	r0, [r4, r1, lsl #2]
   1fffc:	ldrb	r0, [lr, #4]
   20000:	cmp	r0, #21
   20004:	bne	1ff4c <ftello64@plt+0xe6c0>
   20008:	b	201cc <ftello64@plt+0xe940>
   2000c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20010:	ldrb	r7, [r0]
   20014:	cmp	r4, #3
   20018:	bne	1fe58 <ftello64@plt+0xe5cc>
   2001c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20020:	ldrb	sl, [r0]
   20024:	cmp	r5, #3
   20028:	cmpne	r5, #0
   2002c:	beq	1fe70 <ftello64@plt+0xe5e4>
   20030:	ldr	r7, [fp, #-36]	; 0xffffffdc
   20034:	cmp	r4, #3
   20038:	cmpne	r4, #0
   2003c:	bne	1fe98 <ftello64@plt+0xe60c>
   20040:	ldr	r0, [r8, #92]	; 0x5c
   20044:	cmp	r0, #2
   20048:	blt	20070 <ftello64@plt+0xe7e4>
   2004c:	mov	r0, sl
   20050:	bl	11778 <btowc@plt>
   20054:	ldr	lr, [sp, #44]	; 0x2c
   20058:	mov	sl, r0
   2005c:	cmn	r7, #1
   20060:	mov	r9, #3
   20064:	cmnne	sl, #1
   20068:	beq	21698 <ftello64@plt+0xfe0c>
   2006c:	b	20080 <ftello64@plt+0xe7f4>
   20070:	cmn	r7, #1
   20074:	mov	r9, #3
   20078:	cmnne	sl, #1
   2007c:	beq	21698 <ftello64@plt+0xfe0c>
   20080:	ldr	r0, [sp, #32]
   20084:	cmp	r0, #0
   20088:	beq	20098 <ftello64@plt+0xe80c>
   2008c:	cmp	r7, sl
   20090:	mov	r9, #11
   20094:	bhi	21698 <ftello64@plt+0xfe0c>
   20098:	ldr	r0, [r8, #92]	; 0x5c
   2009c:	cmp	r0, #2
   200a0:	blt	200dc <ftello64@plt+0xe850>
   200a4:	ldr	r4, [sp, #48]	; 0x30
   200a8:	ldr	r1, [sp, #20]
   200ac:	mov	r5, #1
   200b0:	ldr	r0, [r4, #32]
   200b4:	cmp	r1, r0
   200b8:	beq	20178 <ftello64@plt+0xe8ec>
   200bc:	ldmib	r4, {r6, r9}
   200c0:	str	r7, [r6, r0, lsl #2]
   200c4:	ldr	r0, [r4, #32]
   200c8:	add	r1, r0, #1
   200cc:	str	r1, [r4, #32]
   200d0:	ldr	r4, [sp, #52]	; 0x34
   200d4:	str	sl, [r9, r0, lsl #2]
   200d8:	b	200e4 <ftello64@plt+0xe858>
   200dc:	ldr	r4, [sp, #52]	; 0x34
   200e0:	mov	r5, #1
   200e4:	ldr	r6, [sp, #24]
   200e8:	ldr	r9, [sp, #12]
   200ec:	mov	r0, #0
   200f0:	cmp	r7, r0
   200f4:	cmpls	r0, sl
   200f8:	ubfxls	r1, r0, #5, #3
   200fc:	andls	r3, r0, #31
   20100:	add	r0, r0, #1
   20104:	ldrls	r2, [r4, r1, lsl #2]
   20108:	orrls	r2, r2, r5, lsl r3
   2010c:	strls	r2, [r4, r1, lsl #2]
   20110:	cmp	r0, #256	; 0x100
   20114:	bne	200f0 <ftello64@plt+0xe864>
   20118:	ldr	r0, [sp, #16]
   2011c:	ldr	sl, [sp, #48]	; 0x30
   20120:	mov	r1, #0
   20124:	str	r1, [r0]
   20128:	ldrb	r0, [lr, #4]
   2012c:	cmp	r0, #21
   20130:	bne	1ff4c <ftello64@plt+0xe6c0>
   20134:	b	201cc <ftello64@plt+0xe940>
   20138:	ldr	r1, [sp, #28]
   2013c:	mov	r0, #1
   20140:	orr	r1, r0, r1, lsl #1
   20144:	ldr	r0, [sl]
   20148:	str	r1, [sp, #28]
   2014c:	lsl	r1, r1, #2
   20150:	bl	2e9bc <ftello64@plt+0x1d130>
   20154:	cmp	r0, #0
   20158:	beq	21a80 <ftello64@plt+0x101f4>
   2015c:	ldr	sl, [sp, #48]	; 0x30
   20160:	ldr	r6, [sp, #24]
   20164:	ldr	lr, [sp, #44]	; 0x2c
   20168:	ldr	r4, [sp, #52]	; 0x34
   2016c:	str	r0, [sl]
   20170:	ldr	r1, [sl, #20]
   20174:	b	1ffb8 <ftello64@plt+0xe72c>
   20178:	ldr	r0, [sp, #20]
   2017c:	orr	r0, r5, r0, lsl #1
   20180:	lsl	r9, r0, #2
   20184:	str	r0, [sp, #20]
   20188:	ldr	r0, [r4, #4]
   2018c:	mov	r1, r9
   20190:	bl	2e9bc <ftello64@plt+0x1d130>
   20194:	mov	r6, r0
   20198:	ldr	r0, [r4, #8]
   2019c:	mov	r1, r9
   201a0:	bl	2e9bc <ftello64@plt+0x1d130>
   201a4:	mov	r9, r0
   201a8:	cmp	r6, #0
   201ac:	cmpne	r9, #0
   201b0:	beq	21a9c <ftello64@plt+0x10210>
   201b4:	ldr	r4, [sp, #48]	; 0x30
   201b8:	mov	r5, #1
   201bc:	stmib	r4, {r6, r9}
   201c0:	ldr	r0, [r4, #32]
   201c4:	ldr	lr, [sp, #44]	; 0x2c
   201c8:	b	200c0 <ftello64@plt+0xe834>
   201cc:	ldr	r0, [r6, #40]	; 0x28
   201d0:	add	r0, r0, r9
   201d4:	str	r0, [r6, #40]	; 0x28
   201d8:	ldr	r0, [sp, #36]	; 0x24
   201dc:	cmp	r0, #0
   201e0:	beq	20220 <ftello64@plt+0xe994>
   201e4:	vld1.32	{d16-d17}, [r4]
   201e8:	mov	r0, r4
   201ec:	vmvn	q8, q8
   201f0:	vst1.32	{d16-d17}, [r0]!
   201f4:	vld1.32	{d16-d17}, [r0]
   201f8:	vmvn	q8, q8
   201fc:	vst1.32	{d16-d17}, [r0]
   20200:	ldr	r0, [r8, #92]	; 0x5c
   20204:	cmp	r0, #2
   20208:	bge	2022c <ftello64@plt+0xe9a0>
   2020c:	ldr	r1, [sl, #20]
   20210:	ldr	r6, [sp, #40]	; 0x28
   20214:	cmp	r1, #0
   20218:	bne	202d8 <ftello64@plt+0xea4c>
   2021c:	b	202b4 <ftello64@plt+0xea28>
   20220:	ldr	r0, [r8, #92]	; 0x5c
   20224:	cmp	r0, #2
   20228:	blt	2020c <ftello64@plt+0xe980>
   2022c:	ldm	r4, {r1, r2, r3, r7}
   20230:	ldr	r6, [r8, #60]	; 0x3c
   20234:	ldr	r5, [r6]
   20238:	and	r1, r1, r5
   2023c:	str	r1, [r4]
   20240:	ldr	r1, [r6, #4]
   20244:	and	r1, r2, r1
   20248:	str	r1, [r4, #4]
   2024c:	ldr	r1, [r6, #8]
   20250:	and	r1, r3, r1
   20254:	str	r1, [r4, #8]
   20258:	ldr	r1, [r6, #12]
   2025c:	and	r1, r7, r1
   20260:	str	r1, [r4, #12]
   20264:	ldr	r1, [r4, #16]
   20268:	ldr	r2, [r6, #16]
   2026c:	and	r1, r1, r2
   20270:	str	r1, [r4, #16]
   20274:	ldr	r1, [r6, #20]
   20278:	ldr	r2, [r4, #20]
   2027c:	and	r1, r2, r1
   20280:	str	r1, [r4, #20]
   20284:	ldr	r1, [r6, #24]
   20288:	ldr	r2, [r4, #24]
   2028c:	and	r1, r2, r1
   20290:	str	r1, [r4, #24]
   20294:	ldr	r1, [r6, #28]
   20298:	ldr	r2, [r4, #28]
   2029c:	and	r1, r2, r1
   202a0:	str	r1, [r4, #28]
   202a4:	ldr	r1, [sl, #20]
   202a8:	ldr	r6, [sp, #40]	; 0x28
   202ac:	cmp	r1, #0
   202b0:	bne	202d8 <ftello64@plt+0xea4c>
   202b4:	ldr	r1, [sl, #24]
   202b8:	cmp	r1, #0
   202bc:	bne	202d8 <ftello64@plt+0xea4c>
   202c0:	ldr	r1, [sl, #28]
   202c4:	cmp	r1, #0
   202c8:	bne	202d8 <ftello64@plt+0xea4c>
   202cc:	ldr	r1, [sl, #32]
   202d0:	cmp	r1, #0
   202d4:	beq	21510 <ftello64@plt+0xfc84>
   202d8:	ldrb	r0, [r8, #88]	; 0x58
   202dc:	orr	r0, r0, #2
   202e0:	strb	r0, [r8, #88]	; 0x58
   202e4:	ldr	r1, [r8, #64]	; 0x40
   202e8:	cmp	r1, #31
   202ec:	beq	216fc <ftello64@plt+0xfe70>
   202f0:	ldr	r0, [r8, #56]	; 0x38
   202f4:	add	r2, r1, #1
   202f8:	add	r0, r0, r1, lsl #5
   202fc:	mov	r1, #6
   20300:	vmov.i32	q8, #0	; 0x00000000
   20304:	str	r2, [r8, #64]	; 0x40
   20308:	mov	r2, #0
   2030c:	add	r9, r0, #4
   20310:	str	r2, [r0, #20]
   20314:	str	sl, [r0, #24]
   20318:	str	r1, [r0, #28]
   2031c:	mov	r0, #28
   20320:	mov	r1, r9
   20324:	vst1.32	{d16-d17}, [r1], r0
   20328:	mvn	r0, #0
   2032c:	str	r0, [r1]
   20330:	ldr	r0, [r4]
   20334:	cmp	r0, #0
   20338:	bne	20390 <ftello64@plt+0xeb04>
   2033c:	ldr	r0, [r4, #4]
   20340:	cmp	r0, #0
   20344:	bne	20390 <ftello64@plt+0xeb04>
   20348:	ldr	r0, [r4, #8]
   2034c:	cmp	r0, #0
   20350:	bne	20390 <ftello64@plt+0xeb04>
   20354:	ldr	r0, [r4, #12]
   20358:	cmp	r0, #0
   2035c:	bne	20390 <ftello64@plt+0xeb04>
   20360:	ldr	r0, [r4, #16]
   20364:	cmp	r0, #0
   20368:	bne	20390 <ftello64@plt+0xeb04>
   2036c:	ldr	r0, [r4, #20]
   20370:	cmp	r0, #0
   20374:	bne	20390 <ftello64@plt+0xeb04>
   20378:	ldr	r0, [r4, #24]
   2037c:	cmp	r0, #0
   20380:	bne	20390 <ftello64@plt+0xeb04>
   20384:	ldr	r0, [r4, #28]
   20388:	cmp	r0, #0
   2038c:	beq	217b0 <ftello64@plt+0xff24>
   20390:	ldr	r1, [r8, #64]	; 0x40
   20394:	cmp	r1, #31
   20398:	beq	21728 <ftello64@plt+0xfe9c>
   2039c:	ldr	r0, [r8, #56]	; 0x38
   203a0:	add	r2, r1, #1
   203a4:	add	r0, r0, r1, lsl #5
   203a8:	mov	r1, #3
   203ac:	vmov.i32	q8, #0	; 0x00000000
   203b0:	str	r2, [r8, #64]	; 0x40
   203b4:	mov	r2, #0
   203b8:	add	r5, r0, #4
   203bc:	str	r2, [r0, #20]
   203c0:	str	r4, [r0, #24]
   203c4:	str	r1, [r0, #28]
   203c8:	mov	r0, #28
   203cc:	mov	r1, r5
   203d0:	vst1.32	{d16-d17}, [r1], r0
   203d4:	mvn	r0, #0
   203d8:	str	r0, [r1]
   203dc:	ldr	r1, [r8, #64]	; 0x40
   203e0:	cmp	r1, #31
   203e4:	beq	21754 <ftello64@plt+0xfec8>
   203e8:	ldr	r0, [r8, #56]	; 0x38
   203ec:	add	r2, r1, #1
   203f0:	add	r7, r0, r1, lsl #5
   203f4:	mov	r0, #0
   203f8:	mov	r1, #10
   203fc:	str	r2, [r8, #64]	; 0x40
   20400:	str	r0, [r7, #4]!
   20404:	mvn	r2, #0
   20408:	add	r3, r7, #20
   2040c:	stmib	r7, {r5, r9}
   20410:	str	r0, [r7, #12]
   20414:	str	r0, [r7, #16]
   20418:	stm	r3, {r0, r1, r2}
   2041c:	str	r7, [r5]
   20420:	str	r7, [r9]
   20424:	b	20640 <ftello64@plt+0xedb4>
   20428:	mov	r0, #5
   2042c:	mov	r4, r8
   20430:	str	r0, [lr]
   20434:	ldr	r1, [r4, #64]!	; 0x40
   20438:	cmp	r1, #31
   2043c:	beq	2182c <ftello64@plt+0xffa0>
   20440:	ldr	r0, [r8, #56]	; 0x38
   20444:	add	r2, r1, #1
   20448:	add	r5, r0, r1, lsl #5
   2044c:	mov	r0, #0
   20450:	str	r2, [r4]
   20454:	str	r0, [r5, #4]!
   20458:	str	r0, [r5, #4]
   2045c:	str	r0, [r5, #8]
   20460:	ldm	lr, {r1, r2}
   20464:	str	r0, [r5, #12]
   20468:	str	r0, [r5, #16]
   2046c:	mvn	r0, #0
   20470:	str	r0, [r5, #28]
   20474:	bic	r0, r2, #786432	; 0xc0000
   20478:	str	r1, [r5, #20]
   2047c:	str	r0, [r5, #24]
   20480:	mov	r0, #10
   20484:	str	r0, [lr]
   20488:	mov	r9, r6
   2048c:	ldr	r1, [r4]
   20490:	cmp	r1, #31
   20494:	beq	217c4 <ftello64@plt+0xff38>
   20498:	ldr	r0, [r8, #56]	; 0x38
   2049c:	add	r2, r1, #1
   204a0:	add	r6, r0, r1, lsl #5
   204a4:	mov	r0, #0
   204a8:	str	r2, [r4]
   204ac:	str	r0, [r6, #4]!
   204b0:	str	r0, [r6, #4]
   204b4:	str	r0, [r6, #8]
   204b8:	ldm	lr, {r1, r2}
   204bc:	str	r0, [r6, #12]
   204c0:	str	r0, [r6, #16]
   204c4:	mvn	r0, #0
   204c8:	str	r0, [r6, #28]
   204cc:	bic	r0, r2, #786432	; 0xc0000
   204d0:	str	r1, [r6, #20]
   204d4:	str	r0, [r6, #24]
   204d8:	ldr	r1, [r4]
   204dc:	cmp	r1, #31
   204e0:	beq	2195c <ftello64@plt+0x100d0>
   204e4:	ldr	r0, [r8, #56]	; 0x38
   204e8:	add	r2, r1, #1
   204ec:	cmp	r5, #0
   204f0:	str	r2, [r4]
   204f4:	add	r4, r0, r1, lsl #5
   204f8:	mov	r0, #0
   204fc:	mov	r1, #10
   20500:	mvn	r2, #0
   20504:	str	r0, [r4, #4]!
   20508:	add	r3, r4, #20
   2050c:	stmib	r4, {r5, r6}
   20510:	str	r0, [r4, #12]
   20514:	str	r0, [r4, #16]
   20518:	stm	r3, {r0, r1, r2}
   2051c:	strne	r4, [r5]
   20520:	cmp	r6, #0
   20524:	strne	r4, [r6]
   20528:	cmpne	r5, #0
   2052c:	bne	20598 <ftello64@plt+0xed0c>
   20530:	mov	r0, #12
   20534:	ldr	r1, [sp, #16]
   20538:	str	r0, [r1]
   2053c:	mov	r0, sl
   20540:	sub	sp, fp, #28
   20544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20548:	ldr	r1, [r8, #64]	; 0x40
   2054c:	mov	r9, r6
   20550:	cmp	r1, #31
   20554:	beq	21860 <ftello64@plt+0xffd4>
   20558:	ldr	r0, [r8, #56]	; 0x38
   2055c:	add	r2, r1, #1
   20560:	add	r4, r0, r1, lsl #5
   20564:	mov	r0, #0
   20568:	str	r2, [r8, #64]	; 0x40
   2056c:	str	r0, [r4, #4]!
   20570:	str	r0, [r4, #4]
   20574:	str	r0, [r4, #8]
   20578:	ldm	lr, {r1, r2}
   2057c:	str	r0, [r4, #12]
   20580:	str	r0, [r4, #16]
   20584:	mvn	r0, #0
   20588:	str	r0, [r4, #28]
   2058c:	bic	r0, r2, #786432	; 0xc0000
   20590:	str	r1, [r4, #20]
   20594:	str	r0, [r4, #24]
   20598:	mov	r0, lr
   2059c:	mov	r1, r7
   205a0:	mov	r2, r9
   205a4:	bl	1e868 <ftello64@plt+0xcfdc>
   205a8:	ldr	r1, [r7, #40]	; 0x28
   205ac:	mov	sl, r4
   205b0:	add	r0, r1, r0
   205b4:	str	r0, [r7, #40]	; 0x28
   205b8:	mov	r0, sl
   205bc:	sub	sp, fp, #28
   205c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   205c4:	ldrb	r0, [r6, #4]
   205c8:	cmp	r0, #9
   205cc:	bne	21988 <ftello64@plt+0x100fc>
   205d0:	mov	lr, r6
   205d4:	cmp	r4, #8
   205d8:	ldrls	r0, [r8, #84]	; 0x54
   205dc:	movls	r1, #1
   205e0:	orrls	r0, r0, r1, lsl r4
   205e4:	strls	r0, [r8, #84]	; 0x54
   205e8:	ldr	r1, [r8, #64]	; 0x40
   205ec:	cmp	r1, #31
   205f0:	beq	21780 <ftello64@plt+0xfef4>
   205f4:	ldr	r0, [r8, #56]	; 0x38
   205f8:	mov	r6, sl
   205fc:	add	r0, r0, r1, lsl #5
   20600:	add	r2, r1, #1
   20604:	mov	r1, #0
   20608:	mvn	r3, #0
   2060c:	cmp	r9, #0
   20610:	mov	r7, r0
   20614:	str	r2, [r8, #64]	; 0x40
   20618:	mov	r2, #17
   2061c:	str	r1, [r7, #4]!
   20620:	add	ip, r7, #20
   20624:	str	r9, [r7, #4]
   20628:	str	r1, [r7, #8]
   2062c:	str	r1, [r7, #12]
   20630:	str	r1, [r7, #16]
   20634:	stm	ip, {r1, r2, r3}
   20638:	strne	r7, [r9]
   2063c:	str	r4, [r0, #24]
   20640:	mov	r4, r6
   20644:	ldr	r6, [sp, #24]
   20648:	mov	r0, lr
   2064c:	mov	r2, r4
   20650:	mov	r1, r6
   20654:	bl	1e868 <ftello64@plt+0xcfdc>
   20658:	ldr	r1, [r6, #40]	; 0x28
   2065c:	ldr	ip, [sp, #44]	; 0x2c
   20660:	add	r0, r1, r0
   20664:	str	r0, [r6, #40]	; 0x28
   20668:	add	r0, r8, #56	; 0x38
   2066c:	add	r8, r8, #64	; 0x40
   20670:	str	r0, [sp, #20]
   20674:	and	r0, r4, #2097152	; 0x200000
   20678:	str	r0, [sp, #12]
   2067c:	str	r4, [sp, #40]	; 0x28
   20680:	and	r0, r4, #16777216	; 0x1000000
   20684:	mov	r4, #0
   20688:	str	r0, [sp, #28]
   2068c:	b	2136c <ftello64@plt+0xfae0>
   20690:	movw	r2, #2048	; 0x800
   20694:	mov	r1, #1
   20698:	movt	r2, #140	; 0x8c
   2069c:	tst	r2, r1, lsl r0
   206a0:	beq	21434 <ftello64@plt+0xfba8>
   206a4:	cmp	r0, #23
   206a8:	str	sl, [sp, #36]	; 0x24
   206ac:	bne	206c0 <ftello64@plt+0xee34>
   206b0:	ldm	ip, {r5, sl}
   206b4:	ldr	r7, [r6, #40]	; 0x28
   206b8:	mvn	r2, #0
   206bc:	b	206f4 <ftello64@plt+0xee68>
   206c0:	cmp	r0, #19
   206c4:	sub	r0, r0, #18
   206c8:	mvn	r5, #0
   206cc:	clz	r0, r0
   206d0:	movweq	r5, #1
   206d4:	lsr	r9, r0, #5
   206d8:	b	20908 <ftello64@plt+0xf07c>
   206dc:	add	r0, r9, r9, lsl #2
   206e0:	add	r0, r1, r0, lsl #1
   206e4:	movw	r1, #32816	; 0x8030
   206e8:	sub	r2, r0, #48	; 0x30
   206ec:	cmp	r0, r1
   206f0:	movwgt	r2, #32768	; 0x8000
   206f4:	mov	r9, r2
   206f8:	ldr	r2, [sp, #40]	; 0x28
   206fc:	mov	r0, ip
   20700:	mov	r1, r6
   20704:	bl	1e868 <ftello64@plt+0xcfdc>
   20708:	ldr	r1, [r6, #40]	; 0x28
   2070c:	ldr	ip, [sp, #44]	; 0x2c
   20710:	add	r0, r1, r0
   20714:	str	r0, [r6, #40]	; 0x28
   20718:	ldrb	r0, [ip, #4]
   2071c:	ldrb	r1, [ip]
   20720:	cmp	r0, #24
   20724:	beq	2076c <ftello64@plt+0xeee0>
   20728:	cmp	r0, #2
   2072c:	beq	207dc <ftello64@plt+0xef50>
   20730:	cmp	r1, #44	; 0x2c
   20734:	beq	2076c <ftello64@plt+0xeee0>
   20738:	mvn	r2, #1
   2073c:	cmp	r1, #48	; 0x30
   20740:	bcc	206f4 <ftello64@plt+0xee68>
   20744:	cmp	r0, #1
   20748:	bne	206f4 <ftello64@plt+0xee68>
   2074c:	cmn	r9, #2
   20750:	beq	206f4 <ftello64@plt+0xee68>
   20754:	cmp	r1, #57	; 0x39
   20758:	bhi	206f4 <ftello64@plt+0xee68>
   2075c:	cmn	r9, #1
   20760:	bne	206dc <ftello64@plt+0xee50>
   20764:	sub	r2, r1, #48	; 0x30
   20768:	b	206f4 <ftello64@plt+0xee68>
   2076c:	cmn	r9, #1
   20770:	bne	207bc <ftello64@plt+0xef30>
   20774:	cmp	r1, #44	; 0x2c
   20778:	moveq	r9, #0
   2077c:	cmpeq	r0, #1
   20780:	beq	20814 <ftello64@plt+0xef88>
   20784:	ldr	r0, [sp, #16]
   20788:	mov	r1, #10
   2078c:	str	r1, [r0]
   20790:	ldr	sl, [sp, #36]	; 0x24
   20794:	mov	r7, #0
   20798:	clz	r0, r7
   2079c:	cmp	r7, #0
   207a0:	lsr	r0, r0, #5
   207a4:	bne	21360 <ftello64@plt+0xfad4>
   207a8:	ldr	r1, [sp, #16]
   207ac:	ldr	r1, [r1]
   207b0:	cmp	r1, #0
   207b4:	beq	21360 <ftello64@plt+0xfad4>
   207b8:	b	2144c <ftello64@plt+0xfbc0>
   207bc:	cmn	r9, #2
   207c0:	mov	r2, r9
   207c4:	beq	207dc <ftello64@plt+0xef50>
   207c8:	cmp	r0, #24
   207cc:	beq	20820 <ftello64@plt+0xef94>
   207d0:	cmp	r0, #1
   207d4:	cmpeq	r1, #44	; 0x2c
   207d8:	beq	20814 <ftello64@plt+0xef88>
   207dc:	ldr	r1, [sp, #12]
   207e0:	cmp	r1, #0
   207e4:	beq	20ebc <ftello64@plt+0xf630>
   207e8:	mov	r0, #1
   207ec:	str	r7, [r6, #40]	; 0x28
   207f0:	bfi	sl, r0, #0, #8
   207f4:	stm	ip, {r5, sl}
   207f8:	ldr	sl, [sp, #36]	; 0x24
   207fc:	mov	r7, sl
   20800:	clz	r0, r7
   20804:	cmp	r7, #0
   20808:	lsr	r0, r0, #5
   2080c:	beq	207a8 <ftello64@plt+0xef1c>
   20810:	b	21360 <ftello64@plt+0xfad4>
   20814:	mvn	r2, #0
   20818:	str	sl, [sp, #52]	; 0x34
   2081c:	b	2084c <ftello64@plt+0xefc0>
   20820:	ldr	sl, [sp, #36]	; 0x24
   20824:	mov	r5, r9
   20828:	cmp	r0, #24
   2082c:	beq	208f4 <ftello64@plt+0xf068>
   20830:	b	20f04 <ftello64@plt+0xf678>
   20834:	add	r0, sl, sl, lsl #2
   20838:	add	r0, r1, r0, lsl #1
   2083c:	movw	r1, #32816	; 0x8030
   20840:	sub	r2, r0, #48	; 0x30
   20844:	cmp	r0, r1
   20848:	movwgt	r2, #32768	; 0x8000
   2084c:	mov	sl, r2
   20850:	ldr	r2, [sp, #40]	; 0x28
   20854:	mov	r0, ip
   20858:	mov	r1, r6
   2085c:	bl	1e868 <ftello64@plt+0xcfdc>
   20860:	ldr	r1, [r6, #40]	; 0x28
   20864:	ldr	ip, [sp, #44]	; 0x2c
   20868:	add	r0, r1, r0
   2086c:	str	r0, [r6, #40]	; 0x28
   20870:	ldrb	r0, [ip, #4]
   20874:	cmp	r0, #24
   20878:	beq	208c4 <ftello64@plt+0xf038>
   2087c:	cmp	r0, #2
   20880:	beq	20eac <ftello64@plt+0xf620>
   20884:	ldrb	r1, [ip]
   20888:	cmp	r1, #44	; 0x2c
   2088c:	beq	208c4 <ftello64@plt+0xf038>
   20890:	mvn	r2, #1
   20894:	cmp	r1, #48	; 0x30
   20898:	bcc	2084c <ftello64@plt+0xefc0>
   2089c:	cmp	r0, #1
   208a0:	bne	2084c <ftello64@plt+0xefc0>
   208a4:	cmn	sl, #2
   208a8:	beq	2084c <ftello64@plt+0xefc0>
   208ac:	cmp	r1, #57	; 0x39
   208b0:	bhi	2084c <ftello64@plt+0xefc0>
   208b4:	cmn	sl, #1
   208b8:	bne	20834 <ftello64@plt+0xefa8>
   208bc:	sub	r2, r1, #48	; 0x30
   208c0:	b	2084c <ftello64@plt+0xefc0>
   208c4:	cmn	sl, #2
   208c8:	beq	20eac <ftello64@plt+0xf620>
   208cc:	cmn	sl, #1
   208d0:	mov	r5, sl
   208d4:	beq	208e8 <ftello64@plt+0xf05c>
   208d8:	ldr	sl, [sp, #36]	; 0x24
   208dc:	cmp	r9, r5
   208e0:	ble	208ec <ftello64@plt+0xf060>
   208e4:	b	20f04 <ftello64@plt+0xf678>
   208e8:	ldr	sl, [sp, #36]	; 0x24
   208ec:	cmp	r0, #24
   208f0:	bne	20f04 <ftello64@plt+0xf678>
   208f4:	cmn	r5, #1
   208f8:	mov	r0, r5
   208fc:	moveq	r0, r9
   20900:	cmp	r0, #32768	; 0x8000
   20904:	bge	20f10 <ftello64@plt+0xf684>
   20908:	ldr	r2, [sp, #40]	; 0x28
   2090c:	mov	r0, ip
   20910:	mov	r1, r6
   20914:	bl	1e868 <ftello64@plt+0xcfdc>
   20918:	ldr	r1, [r6, #40]	; 0x28
   2091c:	mov	r7, #0
   20920:	cmp	sl, #0
   20924:	add	r0, r1, r0
   20928:	str	r0, [r6, #40]	; 0x28
   2092c:	beq	20d98 <ftello64@plt+0xf50c>
   20930:	ldr	lr, [sp, #20]
   20934:	orrs	r0, r5, r9
   20938:	beq	20db0 <ftello64@plt+0xf524>
   2093c:	mov	r0, #0
   20940:	cmp	r9, #1
   20944:	mov	r7, sl
   20948:	str	r0, [sp, #32]
   2094c:	ldr	ip, [sp, #44]	; 0x2c
   20950:	str	r5, [sp, #48]	; 0x30
   20954:	bge	20e58 <ftello64@plt+0xf5cc>
   20958:	ldrb	r0, [r7, #24]
   2095c:	cmp	r0, #17
   20960:	bne	209d0 <ftello64@plt+0xf144>
   20964:	ldr	r0, [r7, #20]
   20968:	mov	r2, r7
   2096c:	mov	r1, r2
   20970:	ldr	r2, [r2, #4]
   20974:	cmp	r2, #0
   20978:	bne	2096c <ftello64@plt+0xf0e0>
   2097c:	ldr	r2, [r1, #8]
   20980:	cmp	r2, #0
   20984:	bne	2096c <ftello64@plt+0xf0e0>
   20988:	ldr	r2, [r1, #24]
   2098c:	uxtb	r3, r2
   20990:	cmp	r3, #17
   20994:	ldreq	r3, [r1, #20]
   20998:	cmpeq	r3, r0
   2099c:	orreq	r2, r2, #524288	; 0x80000
   209a0:	streq	r2, [r1, #24]
   209a4:	ldr	r3, [r1]
   209a8:	cmp	r3, #0
   209ac:	beq	209d0 <ftello64@plt+0xf144>
   209b0:	ldr	r2, [r3, #8]
   209b4:	cmp	r2, r1
   209b8:	mov	r1, r3
   209bc:	beq	20988 <ftello64@plt+0xf0fc>
   209c0:	cmp	r2, #0
   209c4:	mov	r1, r3
   209c8:	beq	20988 <ftello64@plt+0xf0fc>
   209cc:	b	2096c <ftello64@plt+0xf0e0>
   209d0:	ldr	r1, [r8]
   209d4:	cmn	r5, #1
   209d8:	mov	r6, #10
   209dc:	movweq	r6, #11
   209e0:	cmp	r1, #31
   209e4:	beq	20e78 <ftello64@plt+0xf5ec>
   209e8:	ldr	r0, [lr]
   209ec:	add	r2, r1, #1
   209f0:	add	sl, r0, r1, lsl #5
   209f4:	mvn	r0, #0
   209f8:	str	r2, [r8]
   209fc:	str	r4, [sl, #4]!
   20a00:	str	r7, [sl, #4]
   20a04:	str	r4, [sl, #8]
   20a08:	str	r4, [sl, #12]
   20a0c:	str	r4, [sl, #16]
   20a10:	str	r4, [sl, #20]
   20a14:	str	r6, [sl, #24]
   20a18:	str	r0, [sl, #28]
   20a1c:	add	r0, r9, #2
   20a20:	str	sl, [r7]
   20a24:	cmp	r0, r5
   20a28:	bgt	20d04 <ftello64@plt+0xf478>
   20a2c:	mov	r6, sl
   20a30:	ldr	r1, [r8]
   20a34:	str	r0, [sp, #52]	; 0x34
   20a38:	cmp	r1, #31
   20a3c:	beq	20c48 <ftello64@plt+0xf3bc>
   20a40:	ldr	r0, [lr]
   20a44:	add	r3, r1, #1
   20a48:	add	r9, r0, r1, lsl #5
   20a4c:	add	r2, r7, #20
   20a50:	sub	r5, fp, #80	; 0x50
   20a54:	str	r3, [r8]
   20a58:	str	r4, [r9, #4]!
   20a5c:	str	r4, [r9, #4]
   20a60:	str	r4, [r9, #8]
   20a64:	ldm	r2, {r0, r1}
   20a68:	mvn	r2, #0
   20a6c:	str	r4, [r9, #12]
   20a70:	str	r4, [r9, #16]
   20a74:	str	r2, [r9, #28]
   20a78:	str	r0, [r9, #20]
   20a7c:	bic	r0, r1, #786432	; 0xc0000
   20a80:	str	r0, [r9, #24]
   20a84:	mov	r0, r9
   20a88:	str	r9, [fp, #-80]	; 0xffffffb0
   20a8c:	b	20ad0 <ftello64@plt+0xf244>
   20a90:	add	r3, r1, #1
   20a94:	add	r0, r0, r1, lsl #5
   20a98:	add	r2, r7, #20
   20a9c:	str	r3, [r8]
   20aa0:	str	r4, [r0, #4]!
   20aa4:	mvn	r3, #0
   20aa8:	str	r4, [r0, #4]
   20aac:	str	r4, [r0, #8]
   20ab0:	ldm	r2, {r1, r2}
   20ab4:	str	r4, [r0, #12]
   20ab8:	str	r4, [r0, #16]
   20abc:	str	r3, [r0, #28]
   20ac0:	str	r1, [r0, #20]
   20ac4:	bic	r1, r2, #786432	; 0xc0000
   20ac8:	str	r1, [r0, #24]
   20acc:	str	r0, [r5]
   20ad0:	str	sl, [r0]
   20ad4:	ldr	r0, [r5]
   20ad8:	ldr	r1, [r0, #24]
   20adc:	orr	r1, r1, #262144	; 0x40000
   20ae0:	str	r1, [r0, #24]
   20ae4:	ldr	r0, [r7, #4]
   20ae8:	ldr	sl, [r5]
   20aec:	cmp	r0, #0
   20af0:	beq	20b10 <ftello64@plt+0xf284>
   20af4:	add	r5, sl, #4
   20af8:	mov	r7, r0
   20afc:	ldr	r1, [r8]
   20b00:	cmp	r1, #31
   20b04:	beq	20b50 <ftello64@plt+0xf2c4>
   20b08:	ldr	r0, [lr]
   20b0c:	b	20a90 <ftello64@plt+0xf204>
   20b10:	mov	r1, #0
   20b14:	mov	r0, r7
   20b18:	ldr	r7, [r7, #8]
   20b1c:	cmp	r7, r1
   20b20:	cmpne	r7, #0
   20b24:	bne	20b40 <ftello64@plt+0xf2b4>
   20b28:	ldr	r7, [r0]
   20b2c:	ldr	sl, [sl]
   20b30:	mov	r1, r0
   20b34:	cmp	r7, #0
   20b38:	bne	20b14 <ftello64@plt+0xf288>
   20b3c:	b	20b80 <ftello64@plt+0xf2f4>
   20b40:	add	r5, sl, #8
   20b44:	ldr	r1, [r8]
   20b48:	cmp	r1, #31
   20b4c:	bne	20b08 <ftello64@plt+0xf27c>
   20b50:	mov	r0, #996	; 0x3e4
   20b54:	bl	2e98c <ftello64@plt+0x1d100>
   20b58:	cmp	r0, #0
   20b5c:	beq	20cb4 <ftello64@plt+0xf428>
   20b60:	ldr	lr, [sp, #20]
   20b64:	ldr	ip, [sp, #44]	; 0x2c
   20b68:	ldr	r1, [lr]
   20b6c:	str	r1, [r0]
   20b70:	mov	r1, #0
   20b74:	str	r0, [lr]
   20b78:	str	r1, [r8]
   20b7c:	b	20a90 <ftello64@plt+0xf204>
   20b80:	mov	r7, r9
   20b84:	ldr	r1, [r8]
   20b88:	cmp	r1, #31
   20b8c:	beq	20cd0 <ftello64@plt+0xf444>
   20b90:	ldr	r0, [lr]
   20b94:	add	r2, r1, #1
   20b98:	add	r5, r0, r1, lsl #5
   20b9c:	mov	r0, #16
   20ba0:	cmp	r7, #0
   20ba4:	str	r2, [r8]
   20ba8:	str	r4, [r5, #4]!
   20bac:	stmib	r5, {r6, r7}
   20bb0:	str	r4, [r5, #12]
   20bb4:	str	r4, [r5, #16]
   20bb8:	str	r4, [r5, #20]
   20bbc:	str	r0, [r5, #24]
   20bc0:	mvn	r0, #0
   20bc4:	str	r0, [r5, #28]
   20bc8:	str	r5, [r6]
   20bcc:	beq	21338 <ftello64@plt+0xfaac>
   20bd0:	str	r5, [r7]
   20bd4:	ldr	r1, [r8]
   20bd8:	cmp	r1, #31
   20bdc:	beq	20c78 <ftello64@plt+0xf3ec>
   20be0:	ldr	r0, [lr]
   20be4:	add	r2, r1, #1
   20be8:	add	r6, r0, r1, lsl #5
   20bec:	mov	r0, #10
   20bf0:	ldr	r1, [sp, #52]	; 0x34
   20bf4:	str	r2, [r8]
   20bf8:	str	r4, [r6, #4]!
   20bfc:	str	r5, [r6, #4]
   20c00:	str	r4, [r6, #8]
   20c04:	str	r4, [r6, #12]
   20c08:	str	r4, [r6, #16]
   20c0c:	str	r4, [r6, #20]
   20c10:	str	r0, [r6, #24]
   20c14:	mvn	r0, #0
   20c18:	str	r0, [r6, #28]
   20c1c:	ldr	r0, [sp, #48]	; 0x30
   20c20:	str	r6, [r5]
   20c24:	cmp	r1, r0
   20c28:	bge	20d00 <ftello64@plt+0xf474>
   20c2c:	ldr	sl, [r7]
   20c30:	mov	r0, r1
   20c34:	add	r0, r1, #1
   20c38:	ldr	r1, [r8]
   20c3c:	str	r0, [sp, #52]	; 0x34
   20c40:	cmp	r1, #31
   20c44:	bne	20a40 <ftello64@plt+0xf1b4>
   20c48:	mov	r0, #996	; 0x3e4
   20c4c:	bl	2e98c <ftello64@plt+0x1d100>
   20c50:	cmp	r0, #0
   20c54:	beq	20ca8 <ftello64@plt+0xf41c>
   20c58:	ldr	lr, [sp, #20]
   20c5c:	ldr	ip, [sp, #44]	; 0x2c
   20c60:	ldr	r1, [lr]
   20c64:	str	r1, [r0]
   20c68:	mov	r1, #0
   20c6c:	str	r0, [lr]
   20c70:	str	r1, [r8]
   20c74:	b	20a44 <ftello64@plt+0xf1b8>
   20c78:	mov	r0, #996	; 0x3e4
   20c7c:	bl	2e98c <ftello64@plt+0x1d100>
   20c80:	ldr	lr, [sp, #20]
   20c84:	ldr	ip, [sp, #44]	; 0x2c
   20c88:	cmp	r0, #0
   20c8c:	beq	21338 <ftello64@plt+0xfaac>
   20c90:	ldr	r1, [lr]
   20c94:	str	r1, [r0]
   20c98:	mov	r1, #0
   20c9c:	str	r0, [lr]
   20ca0:	str	r1, [r8]
   20ca4:	b	20be4 <ftello64@plt+0xf358>
   20ca8:	mov	r7, #0
   20cac:	str	r7, [fp, #-80]	; 0xffffffb0
   20cb0:	b	20cbc <ftello64@plt+0xf430>
   20cb4:	mov	r7, #0
   20cb8:	str	r7, [r5]
   20cbc:	ldr	ip, [sp, #44]	; 0x2c
   20cc0:	ldr	lr, [sp, #20]
   20cc4:	ldr	r1, [r8]
   20cc8:	cmp	r1, #31
   20ccc:	bne	20b90 <ftello64@plt+0xf304>
   20cd0:	mov	r0, #996	; 0x3e4
   20cd4:	bl	2e98c <ftello64@plt+0x1d100>
   20cd8:	ldr	lr, [sp, #20]
   20cdc:	ldr	ip, [sp, #44]	; 0x2c
   20ce0:	cmp	r0, #0
   20ce4:	beq	21338 <ftello64@plt+0xfaac>
   20ce8:	ldr	r1, [lr]
   20cec:	str	r1, [r0]
   20cf0:	mov	r1, #0
   20cf4:	str	r0, [lr]
   20cf8:	str	r1, [r8]
   20cfc:	b	20b94 <ftello64@plt+0xf308>
   20d00:	mov	sl, r6
   20d04:	ldr	r5, [sp, #32]
   20d08:	ldr	r6, [sp, #24]
   20d0c:	cmp	r5, #0
   20d10:	beq	20d80 <ftello64@plt+0xf4f4>
   20d14:	ldr	r1, [r8]
   20d18:	cmp	r1, #31
   20d1c:	beq	20ed4 <ftello64@plt+0xf648>
   20d20:	ldr	r0, [lr]
   20d24:	add	r2, r1, #1
   20d28:	add	r7, r0, r1, lsl #5
   20d2c:	mov	r0, #0
   20d30:	mov	r1, #16
   20d34:	str	r2, [r8]
   20d38:	str	r0, [r7, #4]!
   20d3c:	stmib	r7, {r5, sl}
   20d40:	str	r0, [r7, #12]
   20d44:	str	r0, [r7, #16]
   20d48:	str	r0, [r7, #20]
   20d4c:	str	r1, [r7, #24]
   20d50:	mvn	r1, #0
   20d54:	str	r1, [r7, #28]
   20d58:	str	r7, [r5]
   20d5c:	str	r7, [sl]
   20d60:	ldr	r1, [sp, #28]
   20d64:	cmp	r1, #0
   20d68:	beq	2136c <ftello64@plt+0xfae0>
   20d6c:	ldrb	r1, [ip, #4]
   20d70:	cmp	r1, #23
   20d74:	cmpne	r1, #11
   20d78:	bne	2136c <ftello64@plt+0xfae0>
   20d7c:	b	21380 <ftello64@plt+0xfaf4>
   20d80:	mov	r0, #0
   20d84:	mov	r7, sl
   20d88:	ldr	r1, [sp, #28]
   20d8c:	cmp	r1, #0
   20d90:	beq	2136c <ftello64@plt+0xfae0>
   20d94:	b	20d6c <ftello64@plt+0xf4e0>
   20d98:	ldr	ip, [sp, #44]	; 0x2c
   20d9c:	clz	r0, r7
   20da0:	cmp	r7, #0
   20da4:	lsr	r0, r0, #5
   20da8:	beq	207a8 <ftello64@plt+0xef1c>
   20dac:	b	21360 <ftello64@plt+0xfad4>
   20db0:	ldr	ip, [sp, #44]	; 0x2c
   20db4:	mov	r0, sl
   20db8:	mov	r5, r0
   20dbc:	ldr	r0, [r0, #4]
   20dc0:	cmp	r0, #0
   20dc4:	bne	20db8 <ftello64@plt+0xf52c>
   20dc8:	ldr	r0, [r5, #8]
   20dcc:	cmp	r0, #0
   20dd0:	bne	20db8 <ftello64@plt+0xf52c>
   20dd4:	ldr	r0, [r5, #24]
   20dd8:	movw	r1, #255	; 0xff
   20ddc:	movt	r1, #4
   20de0:	and	r0, r0, r1
   20de4:	cmp	r0, #3
   20de8:	beq	20e20 <ftello64@plt+0xf594>
   20dec:	cmp	r0, #6
   20df0:	bne	20e2c <ftello64@plt+0xf5a0>
   20df4:	ldr	r9, [r5, #20]
   20df8:	ldr	r0, [r9]
   20dfc:	bl	15bb8 <ftello64@plt+0x432c>
   20e00:	ldr	r0, [r9, #4]
   20e04:	bl	15bb8 <ftello64@plt+0x432c>
   20e08:	ldr	r0, [r9, #8]
   20e0c:	bl	15bb8 <ftello64@plt+0x432c>
   20e10:	ldr	r0, [r9, #12]
   20e14:	bl	15bb8 <ftello64@plt+0x432c>
   20e18:	mov	r0, r9
   20e1c:	b	20e24 <ftello64@plt+0xf598>
   20e20:	ldr	r0, [r5, #20]
   20e24:	bl	15bb8 <ftello64@plt+0x432c>
   20e28:	ldr	ip, [sp, #44]	; 0x2c
   20e2c:	ldr	r1, [r5]
   20e30:	cmp	r1, #0
   20e34:	beq	21350 <ftello64@plt+0xfac4>
   20e38:	ldr	r0, [r1, #8]
   20e3c:	cmp	r0, r5
   20e40:	mov	r5, r1
   20e44:	beq	20dd4 <ftello64@plt+0xf548>
   20e48:	cmp	r0, #0
   20e4c:	mov	r5, r1
   20e50:	beq	20dd4 <ftello64@plt+0xf548>
   20e54:	b	20db8 <ftello64@plt+0xf52c>
   20e58:	mov	r5, sl
   20e5c:	str	r9, [sp, #8]
   20e60:	beq	21170 <ftello64@plt+0xf8e4>
   20e64:	ldr	r9, [sp, #36]	; 0x24
   20e68:	mov	r0, #2
   20e6c:	ldr	r5, [r9]
   20e70:	mov	sl, r9
   20e74:	b	20fb0 <ftello64@plt+0xf724>
   20e78:	mov	r0, #996	; 0x3e4
   20e7c:	bl	2e98c <ftello64@plt+0x1d100>
   20e80:	ldr	lr, [sp, #20]
   20e84:	ldr	ip, [sp, #44]	; 0x2c
   20e88:	cmp	r0, #0
   20e8c:	beq	21338 <ftello64@plt+0xfaac>
   20e90:	ldr	r1, [lr]
   20e94:	ldr	r5, [sp, #48]	; 0x30
   20e98:	str	r1, [r0]
   20e9c:	mov	r1, #0
   20ea0:	str	r0, [lr]
   20ea4:	str	r1, [r8]
   20ea8:	b	209ec <ftello64@plt+0xf160>
   20eac:	ldr	sl, [sp, #52]	; 0x34
   20eb0:	ldr	r1, [sp, #12]
   20eb4:	cmp	r1, #0
   20eb8:	bne	207e8 <ftello64@plt+0xef5c>
   20ebc:	ldr	r1, [sp, #16]
   20ec0:	cmp	r0, #2
   20ec4:	mov	r0, #10
   20ec8:	movweq	r0, #9
   20ecc:	str	r0, [r1]
   20ed0:	b	20790 <ftello64@plt+0xef04>
   20ed4:	mov	r0, #996	; 0x3e4
   20ed8:	bl	2e98c <ftello64@plt+0x1d100>
   20edc:	cmp	r0, #0
   20ee0:	beq	20f20 <ftello64@plt+0xf694>
   20ee4:	ldr	r2, [sp, #20]
   20ee8:	ldr	ip, [sp, #44]	; 0x2c
   20eec:	ldr	r1, [r2]
   20ef0:	str	r1, [r0]
   20ef4:	mov	r1, #0
   20ef8:	str	r0, [r2]
   20efc:	str	r1, [r8]
   20f00:	b	20d24 <ftello64@plt+0xf498>
   20f04:	ldr	r0, [sp, #16]
   20f08:	mov	r1, #10
   20f0c:	b	20f18 <ftello64@plt+0xf68c>
   20f10:	ldr	r0, [sp, #16]
   20f14:	mov	r1, #15
   20f18:	str	r1, [r0]
   20f1c:	b	20794 <ftello64@plt+0xef08>
   20f20:	ldr	ip, [sp, #44]	; 0x2c
   20f24:	b	20790 <ftello64@plt+0xef04>
   20f28:	mov	r0, #996	; 0x3e4
   20f2c:	bl	2e98c <ftello64@plt+0x1d100>
   20f30:	cmp	r0, #0
   20f34:	beq	20f58 <ftello64@plt+0xf6cc>
   20f38:	ldr	lr, [sp, #20]
   20f3c:	ldr	ip, [sp, #44]	; 0x2c
   20f40:	ldr	r1, [lr]
   20f44:	str	r1, [r0]
   20f48:	mov	r1, #0
   20f4c:	str	r0, [lr]
   20f50:	str	r1, [r8]
   20f54:	b	20fc4 <ftello64@plt+0xf738>
   20f58:	mov	sl, #0
   20f5c:	str	sl, [fp, #-80]	; 0xffffffb0
   20f60:	b	20f6c <ftello64@plt+0xf6e0>
   20f64:	mov	sl, #0
   20f68:	str	sl, [r6]
   20f6c:	ldr	ip, [sp, #44]	; 0x2c
   20f70:	ldr	lr, [sp, #20]
   20f74:	ldr	r1, [r8]
   20f78:	cmp	r1, #31
   20f7c:	bne	21110 <ftello64@plt+0xf884>
   20f80:	mov	r0, #996	; 0x3e4
   20f84:	bl	2e98c <ftello64@plt+0x1d100>
   20f88:	ldr	lr, [sp, #20]
   20f8c:	ldr	ip, [sp, #44]	; 0x2c
   20f90:	cmp	r0, #0
   20f94:	beq	21338 <ftello64@plt+0xfaac>
   20f98:	ldr	r1, [lr]
   20f9c:	str	r1, [r0]
   20fa0:	mov	r1, #0
   20fa4:	str	r0, [lr]
   20fa8:	str	r1, [r8]
   20fac:	b	21114 <ftello64@plt+0xf888>
   20fb0:	ldr	r1, [r8]
   20fb4:	str	r0, [sp, #52]	; 0x34
   20fb8:	cmp	r1, #31
   20fbc:	beq	20f28 <ftello64@plt+0xf69c>
   20fc0:	ldr	r0, [lr]
   20fc4:	add	r3, r1, #1
   20fc8:	add	r7, r0, r1, lsl #5
   20fcc:	add	r2, sl, #20
   20fd0:	sub	r6, fp, #80	; 0x50
   20fd4:	str	r3, [r8]
   20fd8:	str	r4, [r7, #4]!
   20fdc:	str	r4, [r7, #4]
   20fe0:	str	r4, [r7, #8]
   20fe4:	ldm	r2, {r0, r1}
   20fe8:	mvn	r2, #0
   20fec:	str	r4, [r7, #12]
   20ff0:	str	r4, [r7, #16]
   20ff4:	str	r2, [r7, #28]
   20ff8:	str	r0, [r7, #20]
   20ffc:	bic	r0, r1, #786432	; 0xc0000
   21000:	str	r0, [r7, #24]
   21004:	mov	r0, r7
   21008:	str	r7, [fp, #-80]	; 0xffffffb0
   2100c:	b	21050 <ftello64@plt+0xf7c4>
   21010:	add	r3, r1, #1
   21014:	add	r0, r0, r1, lsl #5
   21018:	add	r2, sl, #20
   2101c:	str	r3, [r8]
   21020:	str	r4, [r0, #4]!
   21024:	mvn	r3, #0
   21028:	str	r4, [r0, #4]
   2102c:	str	r4, [r0, #8]
   21030:	ldm	r2, {r1, r2}
   21034:	str	r4, [r0, #12]
   21038:	str	r4, [r0, #16]
   2103c:	str	r3, [r0, #28]
   21040:	str	r1, [r0, #20]
   21044:	bic	r1, r2, #786432	; 0xc0000
   21048:	str	r1, [r0, #24]
   2104c:	str	r0, [r6]
   21050:	str	r5, [r0]
   21054:	ldr	r0, [r6]
   21058:	ldr	r1, [r0, #24]
   2105c:	orr	r1, r1, #262144	; 0x40000
   21060:	str	r1, [r0, #24]
   21064:	ldr	r0, [sl, #4]
   21068:	ldr	r5, [r6]
   2106c:	cmp	r0, #0
   21070:	beq	21090 <ftello64@plt+0xf804>
   21074:	add	r6, r5, #4
   21078:	mov	sl, r0
   2107c:	ldr	r1, [r8]
   21080:	cmp	r1, #31
   21084:	beq	210d0 <ftello64@plt+0xf844>
   21088:	ldr	r0, [lr]
   2108c:	b	21010 <ftello64@plt+0xf784>
   21090:	mov	r1, #0
   21094:	mov	r0, sl
   21098:	ldr	sl, [sl, #8]
   2109c:	cmp	sl, r1
   210a0:	cmpne	sl, #0
   210a4:	bne	210c0 <ftello64@plt+0xf834>
   210a8:	ldr	sl, [r0]
   210ac:	ldr	r5, [r5]
   210b0:	mov	r1, r0
   210b4:	cmp	sl, #0
   210b8:	bne	21094 <ftello64@plt+0xf808>
   210bc:	b	21100 <ftello64@plt+0xf874>
   210c0:	add	r6, r5, #8
   210c4:	ldr	r1, [r8]
   210c8:	cmp	r1, #31
   210cc:	bne	21088 <ftello64@plt+0xf7fc>
   210d0:	mov	r0, #996	; 0x3e4
   210d4:	bl	2e98c <ftello64@plt+0x1d100>
   210d8:	cmp	r0, #0
   210dc:	beq	20f64 <ftello64@plt+0xf6d8>
   210e0:	ldr	lr, [sp, #20]
   210e4:	ldr	ip, [sp, #44]	; 0x2c
   210e8:	ldr	r1, [lr]
   210ec:	str	r1, [r0]
   210f0:	mov	r1, #0
   210f4:	str	r0, [lr]
   210f8:	str	r1, [r8]
   210fc:	b	21010 <ftello64@plt+0xf784>
   21100:	mov	sl, r7
   21104:	ldr	r1, [r8]
   21108:	cmp	r1, #31
   2110c:	beq	20f80 <ftello64@plt+0xf6f4>
   21110:	ldr	r0, [lr]
   21114:	add	r2, r1, #1
   21118:	add	r1, r0, r1, lsl #5
   2111c:	mov	r0, #16
   21120:	cmp	sl, #0
   21124:	str	r2, [r8]
   21128:	str	r4, [r1, #4]!
   2112c:	stmib	r1, {r9, sl}
   21130:	str	r4, [r1, #12]
   21134:	str	r4, [r1, #16]
   21138:	str	r4, [r1, #20]
   2113c:	str	r0, [r1, #24]
   21140:	mvn	r0, #0
   21144:	str	r0, [r1, #28]
   21148:	str	r1, [r9]
   2114c:	beq	21338 <ftello64@plt+0xfaac>
   21150:	mov	r5, r1
   21154:	str	r1, [sl]
   21158:	ldr	r2, [sp, #52]	; 0x34
   2115c:	ldr	r1, [sp, #8]
   21160:	mov	r9, r5
   21164:	add	r0, r2, #1
   21168:	cmp	r2, r1
   2116c:	blt	20fb0 <ftello64@plt+0xf724>
   21170:	ldr	r1, [sp, #48]	; 0x30
   21174:	ldr	r2, [sp, #8]
   21178:	mov	r0, #0
   2117c:	cmp	r2, r1
   21180:	bne	2119c <ftello64@plt+0xf910>
   21184:	ldr	r6, [sp, #24]
   21188:	mov	r7, r5
   2118c:	ldr	r1, [sp, #28]
   21190:	cmp	r1, #0
   21194:	beq	2136c <ftello64@plt+0xfae0>
   21198:	b	20d6c <ftello64@plt+0xf4e0>
   2119c:	mov	r9, sl
   211a0:	ldr	r1, [r8]
   211a4:	str	r5, [sp, #32]
   211a8:	ldr	r6, [r9], #20
   211ac:	cmp	r1, #31
   211b0:	beq	212f8 <ftello64@plt+0xfa6c>
   211b4:	ldr	r0, [lr]
   211b8:	add	r2, r1, #1
   211bc:	add	r7, r0, r1, lsl #5
   211c0:	str	r2, [r8]
   211c4:	str	r4, [r7, #4]!
   211c8:	mvn	r2, #0
   211cc:	str	r4, [r7, #4]
   211d0:	str	r4, [r7, #8]
   211d4:	ldm	r9, {r0, r1}
   211d8:	str	r4, [r7, #12]
   211dc:	str	r4, [r7, #16]
   211e0:	str	r2, [r7, #28]
   211e4:	sub	r9, fp, #80	; 0x50
   211e8:	str	r0, [r7, #20]
   211ec:	bic	r0, r1, #786432	; 0xc0000
   211f0:	str	r0, [r7, #24]
   211f4:	mov	r0, r7
   211f8:	str	r7, [fp, #-80]	; 0xffffffb0
   211fc:	b	21240 <ftello64@plt+0xf9b4>
   21200:	add	r3, r1, #1
   21204:	add	r0, r0, r1, lsl #5
   21208:	add	r2, sl, #20
   2120c:	str	r3, [r8]
   21210:	str	r4, [r0, #4]!
   21214:	mvn	r3, #0
   21218:	str	r4, [r0, #4]
   2121c:	str	r4, [r0, #8]
   21220:	ldm	r2, {r1, r2}
   21224:	str	r4, [r0, #12]
   21228:	str	r4, [r0, #16]
   2122c:	str	r3, [r0, #28]
   21230:	str	r1, [r0, #20]
   21234:	bic	r1, r2, #786432	; 0xc0000
   21238:	str	r1, [r0, #24]
   2123c:	str	r0, [r9]
   21240:	str	r6, [r0]
   21244:	ldr	r0, [r9]
   21248:	ldr	r1, [r0, #24]
   2124c:	orr	r1, r1, #262144	; 0x40000
   21250:	str	r1, [r0, #24]
   21254:	ldr	r0, [sl, #4]
   21258:	ldr	r6, [r9]
   2125c:	cmp	r0, #0
   21260:	beq	21280 <ftello64@plt+0xf9f4>
   21264:	add	r9, r6, #4
   21268:	mov	sl, r0
   2126c:	ldr	r1, [r8]
   21270:	cmp	r1, #31
   21274:	beq	212c8 <ftello64@plt+0xfa3c>
   21278:	ldr	r0, [lr]
   2127c:	b	21200 <ftello64@plt+0xf974>
   21280:	ldr	r5, [sp, #48]	; 0x30
   21284:	ldr	r9, [sp, #8]
   21288:	mov	r1, #0
   2128c:	mov	r0, sl
   21290:	ldr	sl, [sl, #8]
   21294:	cmp	sl, r1
   21298:	cmpne	sl, #0
   2129c:	bne	212b8 <ftello64@plt+0xfa2c>
   212a0:	ldr	sl, [r0]
   212a4:	ldr	r6, [r6]
   212a8:	mov	r1, r0
   212ac:	cmp	sl, #0
   212b0:	bne	2128c <ftello64@plt+0xfa00>
   212b4:	b	20958 <ftello64@plt+0xf0cc>
   212b8:	add	r9, r6, #8
   212bc:	ldr	r1, [r8]
   212c0:	cmp	r1, #31
   212c4:	bne	21278 <ftello64@plt+0xf9ec>
   212c8:	mov	r0, #996	; 0x3e4
   212cc:	bl	2e98c <ftello64@plt+0x1d100>
   212d0:	cmp	r0, #0
   212d4:	beq	21330 <ftello64@plt+0xfaa4>
   212d8:	ldr	lr, [sp, #20]
   212dc:	ldr	ip, [sp, #44]	; 0x2c
   212e0:	ldr	r1, [lr]
   212e4:	str	r1, [r0]
   212e8:	mov	r1, #0
   212ec:	str	r0, [lr]
   212f0:	str	r1, [r8]
   212f4:	b	21200 <ftello64@plt+0xf974>
   212f8:	mov	r0, #996	; 0x3e4
   212fc:	bl	2e98c <ftello64@plt+0x1d100>
   21300:	cmp	r0, #0
   21304:	beq	21328 <ftello64@plt+0xfa9c>
   21308:	ldr	lr, [sp, #20]
   2130c:	ldr	ip, [sp, #44]	; 0x2c
   21310:	ldr	r1, [lr]
   21314:	str	r1, [r0]
   21318:	mov	r1, #0
   2131c:	str	r0, [lr]
   21320:	str	r1, [r8]
   21324:	b	211b8 <ftello64@plt+0xf92c>
   21328:	str	r4, [fp, #-80]	; 0xffffffb0
   2132c:	b	21334 <ftello64@plt+0xfaa8>
   21330:	str	r4, [r9]
   21334:	ldr	ip, [sp, #44]	; 0x2c
   21338:	ldr	r0, [sp, #16]
   2133c:	ldr	r6, [sp, #24]
   21340:	ldr	sl, [sp, #36]	; 0x24
   21344:	mov	r1, #12
   21348:	mov	r7, #0
   2134c:	str	r1, [r0]
   21350:	clz	r0, r7
   21354:	cmp	r7, #0
   21358:	lsr	r0, r0, #5
   2135c:	beq	207a8 <ftello64@plt+0xef1c>
   21360:	ldr	r1, [sp, #28]
   21364:	cmp	r1, #0
   21368:	bne	20d6c <ftello64@plt+0xf4e0>
   2136c:	ldrb	r0, [ip, #4]
   21370:	mov	sl, r7
   21374:	cmp	r0, #23
   21378:	bls	20690 <ftello64@plt+0xee04>
   2137c:	b	21434 <ftello64@plt+0xfba8>
   21380:	ldr	r8, [sp, #16]
   21384:	movw	r6, #255	; 0xff
   21388:	cmp	r0, #0
   2138c:	movt	r6, #4
   21390:	bne	21428 <ftello64@plt+0xfb9c>
   21394:	mov	r5, r7
   21398:	ldr	r7, [r7, #4]
   2139c:	cmp	r7, #0
   213a0:	bne	21394 <ftello64@plt+0xfb08>
   213a4:	ldr	r7, [r5, #8]
   213a8:	cmp	r7, #0
   213ac:	bne	21394 <ftello64@plt+0xfb08>
   213b0:	ldr	r0, [r5, #24]
   213b4:	and	r0, r0, r6
   213b8:	cmp	r0, #3
   213bc:	beq	213f4 <ftello64@plt+0xfb68>
   213c0:	cmp	r0, #6
   213c4:	bne	213fc <ftello64@plt+0xfb70>
   213c8:	ldr	r4, [r5, #20]
   213cc:	ldr	r0, [r4]
   213d0:	bl	15bb8 <ftello64@plt+0x432c>
   213d4:	ldr	r0, [r4, #4]
   213d8:	bl	15bb8 <ftello64@plt+0x432c>
   213dc:	ldr	r0, [r4, #8]
   213e0:	bl	15bb8 <ftello64@plt+0x432c>
   213e4:	ldr	r0, [r4, #12]
   213e8:	bl	15bb8 <ftello64@plt+0x432c>
   213ec:	mov	r0, r4
   213f0:	b	213f8 <ftello64@plt+0xfb6c>
   213f4:	ldr	r0, [r5, #20]
   213f8:	bl	15bb8 <ftello64@plt+0x432c>
   213fc:	ldr	r0, [r5]
   21400:	cmp	r0, #0
   21404:	beq	21428 <ftello64@plt+0xfb9c>
   21408:	ldr	r7, [r0, #8]
   2140c:	cmp	r7, r5
   21410:	mov	r5, r0
   21414:	beq	213b0 <ftello64@plt+0xfb24>
   21418:	cmp	r7, #0
   2141c:	mov	r5, r0
   21420:	beq	213b0 <ftello64@plt+0xfb24>
   21424:	b	21394 <ftello64@plt+0xfb08>
   21428:	mov	r0, #13
   2142c:	mov	sl, #0
   21430:	str	r0, [r8]
   21434:	mov	r0, sl
   21438:	sub	sp, fp, #28
   2143c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21440:	mov	r7, r4
   21444:	mov	r6, r9
   21448:	b	20640 <ftello64@plt+0xedb4>
   2144c:	cmp	sl, #0
   21450:	beq	21500 <ftello64@plt+0xfc74>
   21454:	movw	r6, #255	; 0xff
   21458:	movt	r6, #4
   2145c:	mov	r5, sl
   21460:	ldr	sl, [sl, #4]
   21464:	cmp	sl, #0
   21468:	bne	2145c <ftello64@plt+0xfbd0>
   2146c:	ldr	sl, [r5, #8]
   21470:	cmp	sl, #0
   21474:	bne	2145c <ftello64@plt+0xfbd0>
   21478:	ldr	r0, [r5, #24]
   2147c:	and	r0, r0, r6
   21480:	cmp	r0, #3
   21484:	beq	214bc <ftello64@plt+0xfc30>
   21488:	cmp	r0, #6
   2148c:	bne	214c4 <ftello64@plt+0xfc38>
   21490:	ldr	r4, [r5, #20]
   21494:	ldr	r0, [r4]
   21498:	bl	15bb8 <ftello64@plt+0x432c>
   2149c:	ldr	r0, [r4, #4]
   214a0:	bl	15bb8 <ftello64@plt+0x432c>
   214a4:	ldr	r0, [r4, #8]
   214a8:	bl	15bb8 <ftello64@plt+0x432c>
   214ac:	ldr	r0, [r4, #12]
   214b0:	bl	15bb8 <ftello64@plt+0x432c>
   214b4:	mov	r0, r4
   214b8:	b	214c0 <ftello64@plt+0xfc34>
   214bc:	ldr	r0, [r5, #20]
   214c0:	bl	15bb8 <ftello64@plt+0x432c>
   214c4:	ldr	r0, [r5]
   214c8:	cmp	r0, #0
   214cc:	beq	214f0 <ftello64@plt+0xfc64>
   214d0:	ldr	sl, [r0, #8]
   214d4:	cmp	sl, r5
   214d8:	mov	r5, r0
   214dc:	beq	21478 <ftello64@plt+0xfbec>
   214e0:	cmp	sl, #0
   214e4:	mov	r5, r0
   214e8:	beq	21478 <ftello64@plt+0xfbec>
   214ec:	b	2145c <ftello64@plt+0xfbd0>
   214f0:	mov	sl, #0
   214f4:	mov	r0, sl
   214f8:	sub	sp, fp, #28
   214fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21500:	mov	sl, #0
   21504:	mov	r0, sl
   21508:	sub	sp, fp, #28
   2150c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21510:	cmp	r0, #2
   21514:	blt	21530 <ftello64@plt+0xfca4>
   21518:	ldr	r0, [sl, #36]	; 0x24
   2151c:	cmp	r0, #0
   21520:	bne	202d8 <ftello64@plt+0xea4c>
   21524:	ldrb	r0, [sl, #16]
   21528:	tst	r0, #1
   2152c:	bne	202d8 <ftello64@plt+0xea4c>
   21530:	ldr	r0, [sl]
   21534:	bl	15bb8 <ftello64@plt+0x432c>
   21538:	ldr	r0, [sl, #4]
   2153c:	bl	15bb8 <ftello64@plt+0x432c>
   21540:	ldr	r0, [sl, #8]
   21544:	bl	15bb8 <ftello64@plt+0x432c>
   21548:	ldr	r0, [sl, #12]
   2154c:	bl	15bb8 <ftello64@plt+0x432c>
   21550:	mov	r0, sl
   21554:	bl	15bb8 <ftello64@plt+0x432c>
   21558:	ldr	r1, [r8, #64]	; 0x40
   2155c:	cmp	r1, #31
   21560:	beq	21a58 <ftello64@plt+0x101cc>
   21564:	ldr	r0, [r8, #56]	; 0x38
   21568:	add	r2, r1, #1
   2156c:	add	r0, r0, r1, lsl #5
   21570:	ldr	lr, [sp, #44]	; 0x2c
   21574:	mov	r1, #3
   21578:	vmov.i32	q8, #0	; 0x00000000
   2157c:	str	r2, [r8, #64]	; 0x40
   21580:	mov	r2, #0
   21584:	add	r7, r0, #4
   21588:	str	r2, [r0, #20]
   2158c:	str	r4, [r0, #24]
   21590:	str	r1, [r0, #28]
   21594:	mov	r0, #28
   21598:	mov	r1, r7
   2159c:	vst1.32	{d16-d17}, [r1], r0
   215a0:	mvn	r0, #0
   215a4:	str	r0, [r1]
   215a8:	b	20640 <ftello64@plt+0xedb4>
   215ac:	mov	r0, #996	; 0x3e4
   215b0:	bl	2e98c <ftello64@plt+0x1d100>
   215b4:	cmp	r0, #0
   215b8:	beq	21890 <ftello64@plt+0x10004>
   215bc:	ldr	r1, [r8, #56]	; 0x38
   215c0:	ldr	lr, [sp, #44]	; 0x2c
   215c4:	str	r1, [r0]
   215c8:	mov	r1, #0
   215cc:	str	r1, [r8, #64]	; 0x40
   215d0:	str	r0, [r8, #56]	; 0x38
   215d4:	b	1f6c8 <ftello64@plt+0xde3c>
   215d8:	mov	r9, r0
   215dc:	b	21698 <ftello64@plt+0xfe0c>
   215e0:	mov	r9, #7
   215e4:	b	21698 <ftello64@plt+0xfe0c>
   215e8:	mov	r0, #2
   215ec:	b	21a90 <ftello64@plt+0x10204>
   215f0:	mov	r0, #6
   215f4:	b	20534 <ftello64@plt+0xeca8>
   215f8:	mov	r0, #996	; 0x3e4
   215fc:	bl	2e98c <ftello64@plt+0x1d100>
   21600:	cmp	r0, #0
   21604:	beq	21890 <ftello64@plt+0x10004>
   21608:	ldr	r1, [r8, #56]	; 0x38
   2160c:	ldr	lr, [sp, #44]	; 0x2c
   21610:	str	r1, [r0]
   21614:	mov	r1, #0
   21618:	str	r1, [r8, #64]	; 0x40
   2161c:	str	r0, [r8, #56]	; 0x38
   21620:	b	1f7a0 <ftello64@plt+0xdf14>
   21624:	mov	r0, #996	; 0x3e4
   21628:	bl	2e98c <ftello64@plt+0x1d100>
   2162c:	cmp	r0, #0
   21630:	beq	21890 <ftello64@plt+0x10004>
   21634:	ldr	r1, [r8, #56]	; 0x38
   21638:	ldr	r3, [sp, #24]
   2163c:	ldr	lr, [sp, #44]	; 0x2c
   21640:	str	r1, [r0]
   21644:	mov	r1, #0
   21648:	str	r1, [r8, #64]	; 0x40
   2164c:	str	r0, [r8, #56]	; 0x38
   21650:	b	1f964 <ftello64@plt+0xe0d8>
   21654:	mov	r0, r4
   21658:	bl	15bb8 <ftello64@plt+0x432c>
   2165c:	mov	r0, r5
   21660:	bl	15bb8 <ftello64@plt+0x432c>
   21664:	b	20530 <ftello64@plt+0xeca4>
   21668:	mov	r0, #996	; 0x3e4
   2166c:	bl	2e98c <ftello64@plt+0x1d100>
   21670:	cmp	r0, #0
   21674:	beq	21890 <ftello64@plt+0x10004>
   21678:	ldr	r1, [r8, #56]	; 0x38
   2167c:	ldr	lr, [sp, #44]	; 0x2c
   21680:	str	r1, [r0]
   21684:	mov	r1, #0
   21688:	str	r1, [r8, #64]	; 0x40
   2168c:	str	r0, [r8, #56]	; 0x38
   21690:	b	1f744 <ftello64@plt+0xdeb8>
   21694:	mov	r9, #3
   21698:	ldr	r0, [sp, #16]
   2169c:	ldr	r4, [sp, #52]	; 0x34
   216a0:	ldr	sl, [sp, #48]	; 0x30
   216a4:	str	r9, [r0]
   216a8:	ldr	r6, [sp, #40]	; 0x28
   216ac:	mov	r0, r4
   216b0:	bl	15bb8 <ftello64@plt+0x432c>
   216b4:	ldr	r0, [sl]
   216b8:	bl	15bb8 <ftello64@plt+0x432c>
   216bc:	ldr	r0, [sl, #4]
   216c0:	bl	15bb8 <ftello64@plt+0x432c>
   216c4:	ldr	r0, [sl, #8]
   216c8:	bl	15bb8 <ftello64@plt+0x432c>
   216cc:	ldr	r0, [sl, #12]
   216d0:	bl	15bb8 <ftello64@plt+0x432c>
   216d4:	mov	r0, sl
   216d8:	bl	15bb8 <ftello64@plt+0x432c>
   216dc:	ldr	r0, [sp, #16]
   216e0:	mov	r7, #0
   216e4:	mov	sl, #0
   216e8:	ldr	r0, [r0]
   216ec:	cmp	r0, #0
   216f0:	ldr	lr, [sp, #44]	; 0x2c
   216f4:	beq	20640 <ftello64@plt+0xedb4>
   216f8:	b	21434 <ftello64@plt+0xfba8>
   216fc:	mov	r0, #996	; 0x3e4
   21700:	bl	2e98c <ftello64@plt+0x1d100>
   21704:	cmp	r0, #0
   21708:	beq	21a8c <ftello64@plt+0x10200>
   2170c:	ldr	r1, [r8, #56]	; 0x38
   21710:	ldr	lr, [sp, #44]	; 0x2c
   21714:	str	r1, [r0]
   21718:	mov	r1, #0
   2171c:	str	r1, [r8, #64]	; 0x40
   21720:	str	r0, [r8, #56]	; 0x38
   21724:	b	202f4 <ftello64@plt+0xea68>
   21728:	mov	r0, #996	; 0x3e4
   2172c:	bl	2e98c <ftello64@plt+0x1d100>
   21730:	cmp	r0, #0
   21734:	beq	21a8c <ftello64@plt+0x10200>
   21738:	ldr	r1, [r8, #56]	; 0x38
   2173c:	ldr	lr, [sp, #44]	; 0x2c
   21740:	str	r1, [r0]
   21744:	mov	r1, #0
   21748:	str	r1, [r8, #64]	; 0x40
   2174c:	str	r0, [r8, #56]	; 0x38
   21750:	b	203a0 <ftello64@plt+0xeb14>
   21754:	mov	r0, #996	; 0x3e4
   21758:	bl	2e98c <ftello64@plt+0x1d100>
   2175c:	cmp	r0, #0
   21760:	beq	21a8c <ftello64@plt+0x10200>
   21764:	ldr	r1, [r8, #56]	; 0x38
   21768:	ldr	lr, [sp, #44]	; 0x2c
   2176c:	str	r1, [r0]
   21770:	mov	r1, #0
   21774:	str	r1, [r8, #64]	; 0x40
   21778:	str	r0, [r8, #56]	; 0x38
   2177c:	b	203ec <ftello64@plt+0xeb60>
   21780:	mov	r0, #996	; 0x3e4
   21784:	bl	2e98c <ftello64@plt+0x1d100>
   21788:	cmp	r0, #0
   2178c:	beq	21890 <ftello64@plt+0x10004>
   21790:	ldr	r1, [r8, #56]	; 0x38
   21794:	ldr	lr, [sp, #44]	; 0x2c
   21798:	mov	r6, sl
   2179c:	str	r1, [r0]
   217a0:	mov	r1, #0
   217a4:	str	r1, [r8, #64]	; 0x40
   217a8:	str	r0, [r8, #56]	; 0x38
   217ac:	b	205fc <ftello64@plt+0xed70>
   217b0:	mov	r0, r4
   217b4:	bl	15bb8 <ftello64@plt+0x432c>
   217b8:	ldr	lr, [sp, #44]	; 0x2c
   217bc:	mov	r7, r9
   217c0:	b	20640 <ftello64@plt+0xedb4>
   217c4:	mov	r0, #996	; 0x3e4
   217c8:	bl	2e98c <ftello64@plt+0x1d100>
   217cc:	cmp	r0, #0
   217d0:	beq	21940 <ftello64@plt+0x100b4>
   217d4:	ldr	r1, [r8, #56]	; 0x38
   217d8:	ldr	r7, [sp, #24]
   217dc:	ldr	lr, [sp, #44]	; 0x2c
   217e0:	mov	sl, #0
   217e4:	str	r1, [r0]
   217e8:	mov	r1, #0
   217ec:	str	r1, [r8, #64]	; 0x40
   217f0:	str	r0, [r8, #56]	; 0x38
   217f4:	b	2049c <ftello64@plt+0xec10>
   217f8:	mov	r0, #996	; 0x3e4
   217fc:	bl	2e98c <ftello64@plt+0x1d100>
   21800:	cmp	r0, #0
   21804:	beq	21a34 <ftello64@plt+0x101a8>
   21808:	ldr	r1, [r8, #56]	; 0x38
   2180c:	ldr	r7, [sp, #24]
   21810:	ldr	lr, [sp, #44]	; 0x2c
   21814:	mov	sl, #0
   21818:	str	r1, [r0]
   2181c:	mov	r1, #0
   21820:	str	r1, [r8, #64]	; 0x40
   21824:	str	r0, [r8, #56]	; 0x38
   21828:	b	1f90c <ftello64@plt+0xe080>
   2182c:	mov	r0, #996	; 0x3e4
   21830:	bl	2e98c <ftello64@plt+0x1d100>
   21834:	cmp	r0, #0
   21838:	beq	21a40 <ftello64@plt+0x101b4>
   2183c:	ldr	r1, [r8, #56]	; 0x38
   21840:	ldr	r7, [sp, #24]
   21844:	ldr	lr, [sp, #44]	; 0x2c
   21848:	mov	sl, #0
   2184c:	str	r1, [r0]
   21850:	mov	r1, #0
   21854:	str	r1, [r8, #64]	; 0x40
   21858:	str	r0, [r8, #56]	; 0x38
   2185c:	b	20444 <ftello64@plt+0xebb8>
   21860:	mov	r0, #996	; 0x3e4
   21864:	bl	2e98c <ftello64@plt+0x1d100>
   21868:	cmp	r0, #0
   2186c:	beq	21890 <ftello64@plt+0x10004>
   21870:	ldr	r1, [r8, #56]	; 0x38
   21874:	ldr	r7, [sp, #24]
   21878:	ldr	lr, [sp, #44]	; 0x2c
   2187c:	str	r1, [r0]
   21880:	mov	r1, #0
   21884:	str	r1, [r8, #64]	; 0x40
   21888:	str	r0, [r8, #56]	; 0x38
   2188c:	b	2055c <ftello64@plt+0xecd0>
   21890:	mov	r0, #12
   21894:	ldr	r1, [sp, #16]
   21898:	mov	sl, #0
   2189c:	str	r0, [r1]
   218a0:	mov	r0, sl
   218a4:	sub	sp, fp, #28
   218a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   218ac:	mov	r4, #0
   218b0:	mov	r9, #0
   218b4:	b	218c0 <ftello64@plt+0x10034>
   218b8:	mov	r9, #4
   218bc:	mov	r4, #128	; 0x80
   218c0:	bl	116f4 <__ctype_b_loc@plt>
   218c4:	ldr	r0, [r0]
   218c8:	ldr	r7, [sp, #24]
   218cc:	ldr	lr, [sp, #44]	; 0x2c
   218d0:	mov	r1, #1
   218d4:	mov	sl, #0
   218d8:	add	r5, r0, r4, lsl #1
   218dc:	add	r0, r8, r9, lsl #2
   218e0:	mov	ip, r6
   218e4:	mov	r3, #0
   218e8:	add	r2, r0, #96	; 0x60
   218ec:	mov	r0, r5
   218f0:	add	r6, r4, r3
   218f4:	cmp	r6, #95	; 0x5f
   218f8:	beq	21908 <ftello64@plt+0x1007c>
   218fc:	ldrh	r6, [r0]
   21900:	ands	r6, r6, #8
   21904:	beq	21914 <ftello64@plt+0x10088>
   21908:	ldr	r6, [r2]
   2190c:	orr	r6, r6, r1, lsl r3
   21910:	str	r6, [r2]
   21914:	add	r3, r3, #1
   21918:	add	r0, r0, #2
   2191c:	cmp	r3, #32
   21920:	bne	218f0 <ftello64@plt+0x10064>
   21924:	add	r9, r9, #1
   21928:	add	r5, r5, #64	; 0x40
   2192c:	add	r4, r4, #32
   21930:	mov	r6, ip
   21934:	cmp	r9, #8
   21938:	bne	218dc <ftello64@plt+0x10050>
   2193c:	b	1f8dc <ftello64@plt+0xe050>
   21940:	ldr	r7, [sp, #24]
   21944:	ldr	lr, [sp, #44]	; 0x2c
   21948:	mov	r6, #0
   2194c:	mov	sl, #0
   21950:	ldr	r1, [r4]
   21954:	cmp	r1, #31
   21958:	bne	204e4 <ftello64@plt+0xec58>
   2195c:	mov	r0, #996	; 0x3e4
   21960:	bl	2e98c <ftello64@plt+0x1d100>
   21964:	ldr	lr, [sp, #44]	; 0x2c
   21968:	cmp	r0, #0
   2196c:	beq	20530 <ftello64@plt+0xeca4>
   21970:	ldr	r1, [r8, #56]	; 0x38
   21974:	str	r1, [r0]
   21978:	mov	r1, #0
   2197c:	str	r1, [r8, #64]	; 0x40
   21980:	str	r0, [r8, #56]	; 0x38
   21984:	b	204e8 <ftello64@plt+0xec5c>
   21988:	cmp	r9, #0
   2198c:	beq	21a2c <ftello64@plt+0x101a0>
   21990:	movw	r5, #255	; 0xff
   21994:	movt	r5, #4
   21998:	mov	r6, r9
   2199c:	ldr	r9, [r9, #4]
   219a0:	cmp	r9, #0
   219a4:	bne	21998 <ftello64@plt+0x1010c>
   219a8:	ldr	r9, [r6, #8]
   219ac:	cmp	r9, #0
   219b0:	bne	21998 <ftello64@plt+0x1010c>
   219b4:	ldr	r0, [r6, #24]
   219b8:	and	r0, r0, r5
   219bc:	cmp	r0, #3
   219c0:	beq	219f8 <ftello64@plt+0x1016c>
   219c4:	cmp	r0, #6
   219c8:	bne	21a00 <ftello64@plt+0x10174>
   219cc:	ldr	r4, [r6, #20]
   219d0:	ldr	r0, [r4]
   219d4:	bl	15bb8 <ftello64@plt+0x432c>
   219d8:	ldr	r0, [r4, #4]
   219dc:	bl	15bb8 <ftello64@plt+0x432c>
   219e0:	ldr	r0, [r4, #8]
   219e4:	bl	15bb8 <ftello64@plt+0x432c>
   219e8:	ldr	r0, [r4, #12]
   219ec:	bl	15bb8 <ftello64@plt+0x432c>
   219f0:	mov	r0, r4
   219f4:	b	219fc <ftello64@plt+0x10170>
   219f8:	ldr	r0, [r6, #20]
   219fc:	bl	15bb8 <ftello64@plt+0x432c>
   21a00:	ldr	r0, [r6]
   21a04:	cmp	r0, #0
   21a08:	beq	21a2c <ftello64@plt+0x101a0>
   21a0c:	ldr	r9, [r0, #8]
   21a10:	cmp	r9, r6
   21a14:	mov	r6, r0
   21a18:	beq	219b4 <ftello64@plt+0x10128>
   21a1c:	cmp	r9, #0
   21a20:	mov	r6, r0
   21a24:	beq	219b4 <ftello64@plt+0x10128>
   21a28:	b	21998 <ftello64@plt+0x1010c>
   21a2c:	mov	r0, #8
   21a30:	b	21894 <ftello64@plt+0x10008>
   21a34:	mov	r5, #0
   21a38:	mov	r0, #9
   21a3c:	b	21a48 <ftello64@plt+0x101bc>
   21a40:	mov	r5, #0
   21a44:	mov	r0, #10
   21a48:	ldr	r7, [sp, #24]
   21a4c:	ldr	lr, [sp, #44]	; 0x2c
   21a50:	mov	sl, #0
   21a54:	b	20484 <ftello64@plt+0xebf8>
   21a58:	mov	r0, #996	; 0x3e4
   21a5c:	bl	2e98c <ftello64@plt+0x1d100>
   21a60:	cmp	r0, #0
   21a64:	beq	21a8c <ftello64@plt+0x10200>
   21a68:	ldr	r1, [r8, #56]	; 0x38
   21a6c:	str	r1, [r0]
   21a70:	mov	r1, #0
   21a74:	str	r1, [r8, #64]	; 0x40
   21a78:	str	r0, [r8, #56]	; 0x38
   21a7c:	b	21568 <ftello64@plt+0xfcdc>
   21a80:	ldr	r6, [sp, #40]	; 0x28
   21a84:	ldr	r4, [sp, #52]	; 0x34
   21a88:	ldr	sl, [sp, #48]	; 0x30
   21a8c:	mov	r0, #12
   21a90:	ldr	r1, [sp, #16]
   21a94:	str	r0, [r1]
   21a98:	b	216ac <ftello64@plt+0xfe20>
   21a9c:	mov	r0, r6
   21aa0:	bl	15bb8 <ftello64@plt+0x432c>
   21aa4:	mov	r0, r9
   21aa8:	bl	15bb8 <ftello64@plt+0x432c>
   21aac:	mov	r9, #12
   21ab0:	b	21698 <ftello64@plt+0xfe0c>
   21ab4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21ab8:	add	fp, sp, #28
   21abc:	sub	sp, sp, #12
   21ac0:	mov	r9, r1
   21ac4:	mov	r6, r0
   21ac8:	mov	r4, #0
   21acc:	mov	r0, #32
   21ad0:	mov	r1, #1
   21ad4:	mov	sl, r3
   21ad8:	mov	r5, r2
   21adc:	str	r4, [sp, #8]
   21ae0:	bl	2e938 <ftello64@plt+0x1d0ac>
   21ae4:	ldr	r1, [fp, #12]
   21ae8:	cmp	r0, #0
   21aec:	beq	21da4 <ftello64@plt+0x10518>
   21af0:	mov	r7, r0
   21af4:	mov	r0, #40	; 0x28
   21af8:	mov	r1, #1
   21afc:	bl	2e938 <ftello64@plt+0x1d0ac>
   21b00:	cmp	r0, #0
   21b04:	beq	21db8 <ftello64@plt+0x1052c>
   21b08:	mov	r8, r0
   21b0c:	ldrb	r0, [r0, #16]
   21b10:	ldr	r1, [fp, #8]
   21b14:	mov	r4, #0
   21b18:	add	r3, sp, #8
   21b1c:	str	r5, [sp]
   21b20:	mov	r2, r8
   21b24:	str	r4, [sp, #4]
   21b28:	and	r0, r0, #254	; 0xfe
   21b2c:	orr	r0, r0, r1
   21b30:	mov	r1, r7
   21b34:	strb	r0, [r8, #16]
   21b38:	mov	r0, r9
   21b3c:	bl	22368 <ftello64@plt+0x10adc>
   21b40:	cmp	r0, #0
   21b44:	bne	21ddc <ftello64@plt+0x10550>
   21b48:	ldrb	r0, [sl]
   21b4c:	cmp	r0, #0
   21b50:	beq	21b7c <ftello64@plt+0x102f0>
   21b54:	add	r1, sl, #1
   21b58:	mov	r2, #1
   21b5c:	ubfx	r3, r0, #5, #3
   21b60:	and	r0, r0, #31
   21b64:	ldr	r5, [r7, r3, lsl #2]
   21b68:	orr	r0, r5, r2, lsl r0
   21b6c:	str	r0, [r7, r3, lsl #2]
   21b70:	ldrb	r0, [r1], #1
   21b74:	cmp	r0, #0
   21b78:	bne	21b5c <ftello64@plt+0x102d0>
   21b7c:	ldr	r0, [fp, #8]
   21b80:	cmp	r0, #0
   21b84:	bne	21c98 <ftello64@plt+0x1040c>
   21b88:	ldr	r0, [r6, #92]	; 0x5c
   21b8c:	cmp	r0, #2
   21b90:	bge	21cc0 <ftello64@plt+0x10434>
   21b94:	ldr	r1, [r6, #64]	; 0x40
   21b98:	cmp	r1, #31
   21b9c:	beq	21d44 <ftello64@plt+0x104b8>
   21ba0:	ldr	r0, [r6, #56]	; 0x38
   21ba4:	add	r2, r1, #1
   21ba8:	add	r0, r0, r1, lsl #5
   21bac:	mov	r1, #3
   21bb0:	vmov.i32	q8, #0	; 0x00000000
   21bb4:	str	r2, [r6, #64]	; 0x40
   21bb8:	mov	r2, #0
   21bbc:	add	r5, r0, #4
   21bc0:	str	r2, [r0, #20]
   21bc4:	str	r7, [r0, #24]
   21bc8:	str	r1, [r0, #28]
   21bcc:	mov	r0, #28
   21bd0:	mov	r1, r5
   21bd4:	vst1.32	{d16-d17}, [r1], r0
   21bd8:	mvn	r0, #0
   21bdc:	str	r0, [r1]
   21be0:	ldr	r0, [r6, #92]	; 0x5c
   21be4:	cmp	r0, #2
   21be8:	blt	21d6c <ftello64@plt+0x104e0>
   21bec:	ldrb	r0, [r6, #88]	; 0x58
   21bf0:	orr	r0, r0, #2
   21bf4:	strb	r0, [r6, #88]	; 0x58
   21bf8:	ldr	r1, [r6, #64]	; 0x40
   21bfc:	cmp	r1, #31
   21c00:	beq	21e24 <ftello64@plt+0x10598>
   21c04:	ldr	r0, [r6, #56]	; 0x38
   21c08:	add	r0, r0, r1, lsl #5
   21c0c:	add	r2, r1, #1
   21c10:	mov	r1, #6
   21c14:	mov	r4, #0
   21c18:	vmov.i32	q8, #0	; 0x00000000
   21c1c:	add	r7, r0, #4
   21c20:	str	r2, [r6, #64]	; 0x40
   21c24:	str	r4, [r0, #20]
   21c28:	str	r8, [r0, #24]
   21c2c:	str	r1, [r0, #28]
   21c30:	mov	r0, #28
   21c34:	mov	r1, r7
   21c38:	vst1.32	{d16-d17}, [r1], r0
   21c3c:	mvn	r0, #0
   21c40:	str	r0, [r1]
   21c44:	ldr	r1, [r6, #64]	; 0x40
   21c48:	cmp	r1, #31
   21c4c:	beq	21e94 <ftello64@plt+0x10608>
   21c50:	ldr	r0, [r6, #56]	; 0x38
   21c54:	add	r2, r1, #1
   21c58:	add	r4, r0, r1, lsl #5
   21c5c:	mov	r0, #0
   21c60:	mov	r1, #10
   21c64:	str	r2, [r6, #64]	; 0x40
   21c68:	str	r0, [r4, #4]!
   21c6c:	mvn	r2, #0
   21c70:	add	r3, r4, #20
   21c74:	stmib	r4, {r5, r7}
   21c78:	str	r0, [r4, #12]
   21c7c:	str	r0, [r4, #16]
   21c80:	stm	r3, {r0, r1, r2}
   21c84:	str	r4, [r5]
   21c88:	str	r4, [r7]
   21c8c:	mov	r0, r4
   21c90:	sub	sp, fp, #28
   21c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21c98:	vld1.32	{d16-d17}, [r7]
   21c9c:	mov	r0, r7
   21ca0:	vmvn	q8, q8
   21ca4:	vst1.32	{d16-d17}, [r0]!
   21ca8:	vld1.32	{d16-d17}, [r0]
   21cac:	vmvn	q8, q8
   21cb0:	vst1.32	{d16-d17}, [r0]
   21cb4:	ldr	r0, [r6, #92]	; 0x5c
   21cb8:	cmp	r0, #2
   21cbc:	blt	21b94 <ftello64@plt+0x10308>
   21cc0:	ldm	r7, {r0, r1, r2, ip}
   21cc4:	ldr	r5, [r6, #60]	; 0x3c
   21cc8:	ldr	r3, [r5]
   21ccc:	and	r0, r0, r3
   21cd0:	str	r0, [r7]
   21cd4:	ldr	r0, [r5, #4]
   21cd8:	and	r0, r1, r0
   21cdc:	str	r0, [r7, #4]
   21ce0:	ldr	r0, [r5, #8]
   21ce4:	and	r0, r2, r0
   21ce8:	str	r0, [r7, #8]
   21cec:	ldr	r0, [r5, #12]
   21cf0:	and	r0, ip, r0
   21cf4:	str	r0, [r7, #12]
   21cf8:	ldr	r0, [r7, #16]
   21cfc:	ldr	r1, [r5, #16]
   21d00:	and	r0, r0, r1
   21d04:	str	r0, [r7, #16]
   21d08:	ldr	r0, [r5, #20]
   21d0c:	ldr	r1, [r7, #20]
   21d10:	and	r0, r1, r0
   21d14:	str	r0, [r7, #20]
   21d18:	ldr	r0, [r5, #24]
   21d1c:	ldr	r1, [r7, #24]
   21d20:	and	r0, r1, r0
   21d24:	str	r0, [r7, #24]
   21d28:	ldr	r0, [r5, #28]
   21d2c:	ldr	r1, [r7, #28]
   21d30:	and	r0, r1, r0
   21d34:	str	r0, [r7, #28]
   21d38:	ldr	r1, [r6, #64]	; 0x40
   21d3c:	cmp	r1, #31
   21d40:	bne	21ba0 <ftello64@plt+0x10314>
   21d44:	mov	r0, #996	; 0x3e4
   21d48:	bl	2e98c <ftello64@plt+0x1d100>
   21d4c:	cmp	r0, #0
   21d50:	beq	21e4c <ftello64@plt+0x105c0>
   21d54:	ldr	r1, [r6, #56]	; 0x38
   21d58:	str	r1, [r0]
   21d5c:	mov	r1, #0
   21d60:	str	r1, [r6, #64]	; 0x40
   21d64:	str	r0, [r6, #56]	; 0x38
   21d68:	b	21ba4 <ftello64@plt+0x10318>
   21d6c:	ldr	r0, [r8]
   21d70:	bl	15bb8 <ftello64@plt+0x432c>
   21d74:	ldr	r0, [r8, #4]
   21d78:	bl	15bb8 <ftello64@plt+0x432c>
   21d7c:	ldr	r0, [r8, #8]
   21d80:	bl	15bb8 <ftello64@plt+0x432c>
   21d84:	ldr	r0, [r8, #12]
   21d88:	bl	15bb8 <ftello64@plt+0x432c>
   21d8c:	mov	r0, r8
   21d90:	bl	15bb8 <ftello64@plt+0x432c>
   21d94:	mov	r4, r5
   21d98:	mov	r0, r4
   21d9c:	sub	sp, fp, #28
   21da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21da4:	mov	r0, #12
   21da8:	str	r0, [r1]
   21dac:	mov	r0, r4
   21db0:	sub	sp, fp, #28
   21db4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21db8:	mov	r0, r7
   21dbc:	bl	15bb8 <ftello64@plt+0x432c>
   21dc0:	ldr	r1, [fp, #12]
   21dc4:	mov	r0, #12
   21dc8:	mov	r4, #0
   21dcc:	str	r0, [r1]
   21dd0:	mov	r0, r4
   21dd4:	sub	sp, fp, #28
   21dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ddc:	mov	r5, r0
   21de0:	mov	r0, r7
   21de4:	bl	15bb8 <ftello64@plt+0x432c>
   21de8:	ldr	r0, [r8]
   21dec:	bl	15bb8 <ftello64@plt+0x432c>
   21df0:	ldr	r0, [r8, #4]
   21df4:	bl	15bb8 <ftello64@plt+0x432c>
   21df8:	ldr	r0, [r8, #8]
   21dfc:	bl	15bb8 <ftello64@plt+0x432c>
   21e00:	ldr	r0, [r8, #12]
   21e04:	bl	15bb8 <ftello64@plt+0x432c>
   21e08:	mov	r0, r8
   21e0c:	bl	15bb8 <ftello64@plt+0x432c>
   21e10:	ldr	r0, [fp, #12]
   21e14:	str	r5, [r0]
   21e18:	mov	r0, r4
   21e1c:	sub	sp, fp, #28
   21e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21e24:	mov	r0, #996	; 0x3e4
   21e28:	bl	2e98c <ftello64@plt+0x1d100>
   21e2c:	cmp	r0, #0
   21e30:	beq	21e4c <ftello64@plt+0x105c0>
   21e34:	ldr	r1, [r6, #56]	; 0x38
   21e38:	str	r1, [r0]
   21e3c:	mov	r1, #0
   21e40:	str	r1, [r6, #64]	; 0x40
   21e44:	str	r0, [r6, #56]	; 0x38
   21e48:	b	21c08 <ftello64@plt+0x1037c>
   21e4c:	mov	r0, r7
   21e50:	bl	15bb8 <ftello64@plt+0x432c>
   21e54:	ldr	r0, [r8]
   21e58:	bl	15bb8 <ftello64@plt+0x432c>
   21e5c:	ldr	r0, [r8, #4]
   21e60:	bl	15bb8 <ftello64@plt+0x432c>
   21e64:	ldr	r0, [r8, #8]
   21e68:	bl	15bb8 <ftello64@plt+0x432c>
   21e6c:	ldr	r0, [r8, #12]
   21e70:	bl	15bb8 <ftello64@plt+0x432c>
   21e74:	mov	r0, r8
   21e78:	bl	15bb8 <ftello64@plt+0x432c>
   21e7c:	ldr	r1, [fp, #12]
   21e80:	mov	r0, #12
   21e84:	str	r0, [r1]
   21e88:	mov	r0, r4
   21e8c:	sub	sp, fp, #28
   21e90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21e94:	mov	r0, #996	; 0x3e4
   21e98:	bl	2e98c <ftello64@plt+0x1d100>
   21e9c:	cmp	r0, #0
   21ea0:	beq	21d98 <ftello64@plt+0x1050c>
   21ea4:	ldr	r1, [r6, #56]	; 0x38
   21ea8:	str	r1, [r0]
   21eac:	mov	r1, #0
   21eb0:	str	r1, [r6, #64]	; 0x40
   21eb4:	str	r0, [r6, #56]	; 0x38
   21eb8:	b	21c54 <ftello64@plt+0x103c8>
   21ebc:	push	{fp, lr}
   21ec0:	mov	fp, sp
   21ec4:	ldr	ip, [r1, #40]	; 0x28
   21ec8:	ldr	r3, [r1, #56]	; 0x38
   21ecc:	cmp	r3, ip
   21ed0:	ble	21f50 <ftello64@plt+0x106c4>
   21ed4:	ldr	r3, [r1, #4]
   21ed8:	ldrb	lr, [r3, ip]
   21edc:	strb	lr, [r0]
   21ee0:	ldr	r3, [r1, #80]	; 0x50
   21ee4:	cmp	r3, #2
   21ee8:	blt	21f0c <ftello64@plt+0x10680>
   21eec:	ldr	r3, [r1, #28]
   21ef0:	ldr	ip, [r1, #40]	; 0x28
   21ef4:	cmp	ip, r3
   21ef8:	beq	21f0c <ftello64@plt+0x10680>
   21efc:	ldr	r3, [r1, #8]
   21f00:	ldr	r3, [r3, ip, lsl #2]
   21f04:	cmn	r3, #1
   21f08:	beq	22024 <ftello64@plt+0x10798>
   21f0c:	tst	r2, #1
   21f10:	beq	21f64 <ftello64@plt+0x106d8>
   21f14:	cmp	lr, #92	; 0x5c
   21f18:	bne	21f64 <ftello64@plt+0x106d8>
   21f1c:	ldr	r2, [r1, #40]	; 0x28
   21f20:	ldr	r3, [r1, #48]	; 0x30
   21f24:	add	r2, r2, #1
   21f28:	cmp	r2, r3
   21f2c:	bge	22024 <ftello64@plt+0x10798>
   21f30:	str	r2, [r1, #40]	; 0x28
   21f34:	ldr	r1, [r1, #4]
   21f38:	ldrb	r2, [r1, r2]
   21f3c:	mov	r1, #1
   21f40:	strb	r1, [r0, #4]
   21f44:	strb	r2, [r0]
   21f48:	mov	r0, r1
   21f4c:	pop	{fp, pc}
   21f50:	mov	r1, #2
   21f54:	strb	r1, [r0, #4]
   21f58:	mov	r1, #0
   21f5c:	mov	r0, r1
   21f60:	pop	{fp, pc}
   21f64:	cmp	lr, #92	; 0x5c
   21f68:	bgt	21fc8 <ftello64@plt+0x1073c>
   21f6c:	cmp	lr, #45	; 0x2d
   21f70:	beq	21fec <ftello64@plt+0x10760>
   21f74:	cmp	lr, #91	; 0x5b
   21f78:	bne	22024 <ftello64@plt+0x10798>
   21f7c:	ldr	r3, [r1, #40]	; 0x28
   21f80:	ldr	ip, [r1, #48]	; 0x30
   21f84:	add	r3, r3, #1
   21f88:	cmp	r3, ip
   21f8c:	bge	22014 <ftello64@plt+0x10788>
   21f90:	ldr	r1, [r1, #4]
   21f94:	ldrb	r1, [r1, r3]
   21f98:	cmp	r1, #61	; 0x3d
   21f9c:	strb	r1, [r0]
   21fa0:	beq	22034 <ftello64@plt+0x107a8>
   21fa4:	cmp	r1, #58	; 0x3a
   21fa8:	beq	22048 <ftello64@plt+0x107bc>
   21fac:	cmp	r1, #46	; 0x2e
   21fb0:	bne	2201c <ftello64@plt+0x10790>
   21fb4:	mov	r1, #26
   21fb8:	strb	r1, [r0, #4]
   21fbc:	mov	r1, #2
   21fc0:	mov	r0, r1
   21fc4:	pop	{fp, pc}
   21fc8:	cmp	lr, #93	; 0x5d
   21fcc:	beq	22000 <ftello64@plt+0x10774>
   21fd0:	cmp	lr, #94	; 0x5e
   21fd4:	bne	22024 <ftello64@plt+0x10798>
   21fd8:	mov	r1, #25
   21fdc:	strb	r1, [r0, #4]
   21fe0:	mov	r1, #1
   21fe4:	mov	r0, r1
   21fe8:	pop	{fp, pc}
   21fec:	mov	r1, #22
   21ff0:	strb	r1, [r0, #4]
   21ff4:	mov	r1, #1
   21ff8:	mov	r0, r1
   21ffc:	pop	{fp, pc}
   22000:	mov	r1, #21
   22004:	strb	r1, [r0, #4]
   22008:	mov	r1, #1
   2200c:	mov	r0, r1
   22010:	pop	{fp, pc}
   22014:	mov	r1, #0
   22018:	strb	r1, [r0]
   2201c:	mov	r1, #91	; 0x5b
   22020:	strb	r1, [r0]
   22024:	mov	r1, #1
   22028:	strb	r1, [r0, #4]
   2202c:	mov	r0, r1
   22030:	pop	{fp, pc}
   22034:	mov	r1, #28
   22038:	strb	r1, [r0, #4]
   2203c:	mov	r1, #2
   22040:	mov	r0, r1
   22044:	pop	{fp, pc}
   22048:	tst	r2, #4
   2204c:	beq	2201c <ftello64@plt+0x10790>
   22050:	mov	r1, #30
   22054:	strb	r1, [r0, #4]
   22058:	mov	r1, #2
   2205c:	mov	r0, r1
   22060:	pop	{fp, pc}
   22064:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22068:	add	fp, sp, #24
   2206c:	sub	sp, sp, #8
   22070:	mov	r5, r2
   22074:	ldr	r2, [r1, #80]	; 0x50
   22078:	mov	r9, r0
   2207c:	ldr	r0, [r1, #40]	; 0x28
   22080:	cmp	r2, #1
   22084:	beq	220f4 <ftello64@plt+0x10868>
   22088:	ldr	r4, [r1, #28]
   2208c:	add	r2, r0, #1
   22090:	cmp	r2, r4
   22094:	bge	220f4 <ftello64@plt+0x10868>
   22098:	ldr	ip, [r1, #8]
   2209c:	mov	r2, #1
   220a0:	add	r6, ip, r0, lsl #2
   220a4:	ldr	r7, [r6, r2, lsl #2]
   220a8:	cmn	r7, #1
   220ac:	bne	220c4 <ftello64@plt+0x10838>
   220b0:	add	r2, r2, #1
   220b4:	add	r7, r0, r2
   220b8:	cmp	r7, r4
   220bc:	blt	220a4 <ftello64@plt+0x10818>
   220c0:	b	220cc <ftello64@plt+0x10840>
   220c4:	cmp	r2, #2
   220c8:	bcc	220f4 <ftello64@plt+0x10868>
   220cc:	mov	r3, #1
   220d0:	str	r3, [r9]
   220d4:	ldr	r0, [ip, r0, lsl #2]
   220d8:	str	r0, [r9, #4]
   220dc:	ldr	r0, [r1, #40]	; 0x28
   220e0:	add	r0, r0, r2
   220e4:	str	r0, [r1, #40]	; 0x28
   220e8:	mov	r0, #0
   220ec:	sub	sp, fp, #24
   220f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   220f4:	add	r2, r0, r3
   220f8:	str	r2, [r1, #40]	; 0x28
   220fc:	ldrb	r6, [r5, #4]
   22100:	sub	r0, r6, #22
   22104:	cmp	r0, #8
   22108:	bhi	22350 <ftello64@plt+0x10ac4>
   2210c:	add	r3, pc, #0
   22110:	ldr	pc, [r3, r0, lsl #2]
   22114:	andeq	r2, r2, r8, lsr #6
   22118:	andeq	r2, r2, r0, asr r3
   2211c:	andeq	r2, r2, r0, asr r3
   22120:	andeq	r2, r2, r0, asr r3
   22124:	andeq	r2, r2, r8, lsr r1
   22128:	andeq	r2, r2, r0, asr r3
   2212c:	andeq	r2, r2, r8, lsr r1
   22130:	andeq	r2, r2, r0, asr r3
   22134:	andeq	r2, r2, r8, lsr r1
   22138:	ldr	r3, [r1, #56]	; 0x38
   2213c:	mov	r0, #7
   22140:	cmp	r3, r2
   22144:	ble	22360 <ftello64@plt+0x10ad4>
   22148:	ldrb	r3, [r5]
   2214c:	mov	r2, #0
   22150:	uxtb	r7, r6
   22154:	cmp	r7, #30
   22158:	bne	22180 <ftello64@plt+0x108f4>
   2215c:	b	22174 <ftello64@plt+0x108e8>
   22160:	ldrb	r6, [r5, #4]
   22164:	add	r2, r2, #1
   22168:	uxtb	r7, r6
   2216c:	cmp	r7, #30
   22170:	bne	22180 <ftello64@plt+0x108f4>
   22174:	ldrb	r7, [r1, #75]	; 0x4b
   22178:	cmp	r7, #0
   2217c:	bne	221d0 <ftello64@plt+0x10944>
   22180:	ldr	r4, [r1, #40]	; 0x28
   22184:	ldr	r7, [r1, #4]
   22188:	add	r6, r4, #1
   2218c:	str	r6, [r1, #40]	; 0x28
   22190:	ldrb	r4, [r7, r4]
   22194:	ldr	r7, [r1, #56]	; 0x38
   22198:	cmp	r7, r6
   2219c:	ble	22360 <ftello64@plt+0x10ad4>
   221a0:	uxtb	r7, r4
   221a4:	cmp	r7, r3
   221a8:	bne	221bc <ftello64@plt+0x10930>
   221ac:	ldr	r7, [r1, #4]
   221b0:	ldrb	r7, [r7, r6]
   221b4:	cmp	r7, #93	; 0x5d
   221b8:	beq	222c8 <ftello64@plt+0x10a3c>
   221bc:	ldr	r7, [r9, #4]
   221c0:	cmp	r2, #30
   221c4:	strb	r4, [r7, r2]
   221c8:	bls	22160 <ftello64@plt+0x108d4>
   221cc:	b	22360 <ftello64@plt+0x10ad4>
   221d0:	ldrb	r7, [r1, #76]	; 0x4c
   221d4:	cmp	r7, #0
   221d8:	beq	2227c <ftello64@plt+0x109f0>
   221dc:	ldr	lr, [r1, #28]
   221e0:	ldr	ip, [r1, #40]	; 0x28
   221e4:	cmp	ip, lr
   221e8:	beq	221fc <ftello64@plt+0x10970>
   221ec:	ldr	r4, [r1, #8]
   221f0:	ldr	r4, [r4, ip, lsl #2]
   221f4:	cmn	r4, #1
   221f8:	beq	222a8 <ftello64@plt+0x10a1c>
   221fc:	ldr	r6, [r1, #12]
   22200:	ldr	r7, [r1, #24]
   22204:	ldr	r4, [r1]
   22208:	ldr	r6, [r6, ip, lsl #2]
   2220c:	add	r6, r7, r6
   22210:	add	r4, r4, r6
   22214:	ldrsb	r4, [r4]
   22218:	cmn	r4, #1
   2221c:	ble	222a8 <ftello64@plt+0x10a1c>
   22220:	ldr	r7, [r1, #80]	; 0x50
   22224:	mov	r6, #1
   22228:	cmp	r7, #1
   2222c:	beq	22264 <ftello64@plt+0x109d8>
   22230:	add	r7, ip, #1
   22234:	cmp	r7, lr
   22238:	bge	22264 <ftello64@plt+0x109d8>
   2223c:	ldr	r6, [r1, #8]
   22240:	add	r8, r6, ip, lsl #2
   22244:	mov	r6, #1
   22248:	ldr	r7, [r8, r6, lsl #2]
   2224c:	cmn	r7, #1
   22250:	bne	22264 <ftello64@plt+0x109d8>
   22254:	add	r6, r6, #1
   22258:	add	r7, ip, r6
   2225c:	cmp	r7, lr
   22260:	blt	22248 <ftello64@plt+0x109bc>
   22264:	add	r6, r6, ip
   22268:	str	r6, [r1, #40]	; 0x28
   2226c:	ldr	r7, [r1, #56]	; 0x38
   22270:	cmp	r7, r6
   22274:	bgt	221a0 <ftello64@plt+0x10914>
   22278:	b	22360 <ftello64@plt+0x10ad4>
   2227c:	ldr	r7, [r1, #40]	; 0x28
   22280:	ldr	r4, [r1, #24]
   22284:	ldr	ip, [r1]
   22288:	add	r6, r7, #1
   2228c:	add	r7, r7, r4
   22290:	str	r6, [r1, #40]	; 0x28
   22294:	ldrb	r4, [ip, r7]
   22298:	ldr	r7, [r1, #56]	; 0x38
   2229c:	cmp	r7, r6
   222a0:	bgt	221a0 <ftello64@plt+0x10914>
   222a4:	b	22360 <ftello64@plt+0x10ad4>
   222a8:	add	r6, ip, #1
   222ac:	str	r6, [r1, #40]	; 0x28
   222b0:	ldr	r7, [r1, #4]
   222b4:	ldrb	r4, [r7, ip]
   222b8:	ldr	r7, [r1, #56]	; 0x38
   222bc:	cmp	r7, r6
   222c0:	bgt	221a0 <ftello64@plt+0x10914>
   222c4:	b	22360 <ftello64@plt+0x10ad4>
   222c8:	add	r0, r6, #1
   222cc:	str	r0, [r1, #40]	; 0x28
   222d0:	mov	r0, #0
   222d4:	ldr	r1, [r9, #4]
   222d8:	strb	r0, [r1, r2]
   222dc:	ldrb	r1, [r5, #4]
   222e0:	cmp	r1, #30
   222e4:	beq	22308 <ftello64@plt+0x10a7c>
   222e8:	cmp	r1, #28
   222ec:	beq	22318 <ftello64@plt+0x10a8c>
   222f0:	cmp	r1, #26
   222f4:	bne	22360 <ftello64@plt+0x10ad4>
   222f8:	mov	r1, #3
   222fc:	str	r1, [r9]
   22300:	sub	sp, fp, #24
   22304:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22308:	mov	r1, #4
   2230c:	str	r1, [r9]
   22310:	sub	sp, fp, #24
   22314:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22318:	mov	r1, #2
   2231c:	str	r1, [r9]
   22320:	sub	sp, fp, #24
   22324:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22328:	ldr	r0, [fp, #12]
   2232c:	cmp	r0, #0
   22330:	bne	22350 <ftello64@plt+0x10ac4>
   22334:	ldr	r2, [fp, #8]
   22338:	mov	r0, sp
   2233c:	bl	21ebc <ftello64@plt+0x10630>
   22340:	ldrb	r1, [sp, #4]
   22344:	mov	r0, #11
   22348:	cmp	r1, #21
   2234c:	bne	22360 <ftello64@plt+0x10ad4>
   22350:	mov	r0, #0
   22354:	str	r0, [r9]
   22358:	ldrb	r1, [r5]
   2235c:	strb	r1, [r9, #4]
   22360:	sub	sp, fp, #24
   22364:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22368:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2236c:	add	fp, sp, #24
   22370:	mov	r8, r0
   22374:	ldrb	r0, [fp, #14]
   22378:	ldr	r6, [fp, #8]
   2237c:	mov	r5, r3
   22380:	mov	r7, r2
   22384:	mov	r4, r1
   22388:	tst	r0, #64	; 0x40
   2238c:	beq	223c8 <ftello64@plt+0x10b3c>
   22390:	movw	r1, #6440	; 0x1928
   22394:	mov	r0, r6
   22398:	movt	r1, #3
   2239c:	bl	11514 <strcmp@plt>
   223a0:	cmp	r0, #0
   223a4:	beq	223c0 <ftello64@plt+0x10b34>
   223a8:	movw	r1, #6446	; 0x192e
   223ac:	mov	r0, r6
   223b0:	movt	r1, #3
   223b4:	bl	11514 <strcmp@plt>
   223b8:	cmp	r0, #0
   223bc:	bne	223c8 <ftello64@plt+0x10b3c>
   223c0:	movw	r6, #6452	; 0x1934
   223c4:	movt	r6, #3
   223c8:	ldr	r0, [r5]
   223cc:	ldr	r1, [r7, #36]	; 0x24
   223d0:	cmp	r0, r1
   223d4:	beq	22924 <ftello64@plt+0x11098>
   223d8:	mov	r0, r6
   223dc:	bl	114cc <wctype@plt>
   223e0:	ldr	r2, [r7, #36]	; 0x24
   223e4:	ldr	r1, [r7, #12]
   223e8:	add	r3, r2, #1
   223ec:	str	r3, [r7, #36]	; 0x24
   223f0:	str	r0, [r1, r2, lsl #2]
   223f4:	movw	r1, #6428	; 0x191c
   223f8:	mov	r0, r6
   223fc:	movt	r1, #3
   22400:	bl	11514 <strcmp@plt>
   22404:	cmp	r0, #0
   22408:	beq	2256c <ftello64@plt+0x10ce0>
   2240c:	movw	r1, #6458	; 0x193a
   22410:	mov	r0, r6
   22414:	movt	r1, #3
   22418:	bl	11514 <strcmp@plt>
   2241c:	cmp	r0, #0
   22420:	beq	225c8 <ftello64@plt+0x10d3c>
   22424:	movw	r1, #6446	; 0x192e
   22428:	mov	r0, r6
   2242c:	movt	r1, #3
   22430:	bl	11514 <strcmp@plt>
   22434:	cmp	r0, #0
   22438:	beq	22624 <ftello64@plt+0x10d98>
   2243c:	movw	r1, #6434	; 0x1922
   22440:	mov	r0, r6
   22444:	movt	r1, #3
   22448:	bl	11514 <strcmp@plt>
   2244c:	cmp	r0, #0
   22450:	beq	22680 <ftello64@plt+0x10df4>
   22454:	movw	r1, #6452	; 0x1934
   22458:	mov	r0, r6
   2245c:	movt	r1, #3
   22460:	bl	11514 <strcmp@plt>
   22464:	cmp	r0, #0
   22468:	beq	226dc <ftello64@plt+0x10e50>
   2246c:	movw	r1, #6489	; 0x1959
   22470:	mov	r0, r6
   22474:	movt	r1, #3
   22478:	bl	11514 <strcmp@plt>
   2247c:	cmp	r0, #0
   22480:	beq	22738 <ftello64@plt+0x10eac>
   22484:	movw	r1, #6464	; 0x1940
   22488:	mov	r0, r6
   2248c:	movt	r1, #3
   22490:	bl	11514 <strcmp@plt>
   22494:	cmp	r0, #0
   22498:	beq	22794 <ftello64@plt+0x10f08>
   2249c:	movw	r1, #6440	; 0x1928
   224a0:	mov	r0, r6
   224a4:	movt	r1, #3
   224a8:	bl	11514 <strcmp@plt>
   224ac:	cmp	r0, #0
   224b0:	beq	227e4 <ftello64@plt+0x10f58>
   224b4:	movw	r1, #6470	; 0x1946
   224b8:	mov	r0, r6
   224bc:	movt	r1, #3
   224c0:	bl	11514 <strcmp@plt>
   224c4:	cmp	r0, #0
   224c8:	beq	22834 <ftello64@plt+0x10fa8>
   224cc:	movw	r1, #6476	; 0x194c
   224d0:	mov	r0, r6
   224d4:	movt	r1, #3
   224d8:	bl	11514 <strcmp@plt>
   224dc:	cmp	r0, #0
   224e0:	beq	22884 <ftello64@plt+0x10ff8>
   224e4:	movw	r1, #6482	; 0x1952
   224e8:	mov	r0, r6
   224ec:	movt	r1, #3
   224f0:	bl	11514 <strcmp@plt>
   224f4:	cmp	r0, #0
   224f8:	beq	228d4 <ftello64@plt+0x11048>
   224fc:	movw	r1, #6488	; 0x1958
   22500:	mov	r0, r6
   22504:	movt	r1, #3
   22508:	bl	11514 <strcmp@plt>
   2250c:	mov	r1, r0
   22510:	mov	r0, #4
   22514:	cmp	r1, #0
   22518:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   2251c:	bl	116f4 <__ctype_b_loc@plt>
   22520:	ldr	r1, [r0]
   22524:	mov	r2, #0
   22528:	mov	r3, #1
   2252c:	cmp	r8, #0
   22530:	bne	22a8c <ftello64@plt+0x11200>
   22534:	ldrb	r0, [r1, #1]
   22538:	tst	r0, #16
   2253c:	beq	22554 <ftello64@plt+0x10cc8>
   22540:	ubfx	r0, r2, #5, #3
   22544:	and	r6, r2, #31
   22548:	ldr	r7, [r4, r0, lsl #2]
   2254c:	orr	r7, r7, r3, lsl r6
   22550:	str	r7, [r4, r0, lsl #2]
   22554:	add	r2, r2, #1
   22558:	add	r1, r1, #2
   2255c:	mov	r0, #0
   22560:	cmp	r2, #256	; 0x100
   22564:	bne	22534 <ftello64@plt+0x10ca8>
   22568:	b	22920 <ftello64@plt+0x11094>
   2256c:	bl	116f4 <__ctype_b_loc@plt>
   22570:	ldr	r1, [r0]
   22574:	cmp	r8, #0
   22578:	bne	229c8 <ftello64@plt+0x1113c>
   2257c:	mov	r0, #0
   22580:	mov	r2, #1
   22584:	ldrb	r3, [r1]
   22588:	tst	r3, #8
   2258c:	bne	225b0 <ftello64@plt+0x10d24>
   22590:	add	r0, r0, #1
   22594:	add	r1, r1, #2
   22598:	cmp	r0, #256	; 0x100
   2259c:	moveq	r0, #0
   225a0:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   225a4:	ldrb	r3, [r1]
   225a8:	tst	r3, #8
   225ac:	beq	22590 <ftello64@plt+0x10d04>
   225b0:	ubfx	r3, r0, #5, #3
   225b4:	and	r6, r0, #31
   225b8:	ldr	r7, [r4, r3, lsl #2]
   225bc:	orr	r7, r7, r2, lsl r6
   225c0:	str	r7, [r4, r3, lsl #2]
   225c4:	b	22590 <ftello64@plt+0x10d04>
   225c8:	bl	116f4 <__ctype_b_loc@plt>
   225cc:	ldr	r1, [r0]
   225d0:	cmp	r8, #0
   225d4:	bne	22a48 <ftello64@plt+0x111bc>
   225d8:	mov	r0, #0
   225dc:	mov	r2, #1
   225e0:	ldrb	r3, [r1]
   225e4:	tst	r3, #2
   225e8:	bne	2260c <ftello64@plt+0x10d80>
   225ec:	add	r0, r0, #1
   225f0:	add	r1, r1, #2
   225f4:	cmp	r0, #256	; 0x100
   225f8:	moveq	r0, #0
   225fc:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   22600:	ldrb	r3, [r1]
   22604:	tst	r3, #2
   22608:	beq	225ec <ftello64@plt+0x10d60>
   2260c:	ubfx	r3, r0, #5, #3
   22610:	and	r6, r0, #31
   22614:	ldr	r7, [r4, r3, lsl #2]
   22618:	orr	r7, r7, r2, lsl r6
   2261c:	str	r7, [r4, r3, lsl #2]
   22620:	b	225ec <ftello64@plt+0x10d60>
   22624:	bl	116f4 <__ctype_b_loc@plt>
   22628:	ldr	r1, [r0]
   2262c:	cmp	r8, #0
   22630:	bne	22b04 <ftello64@plt+0x11278>
   22634:	mov	r0, #0
   22638:	mov	r2, #1
   2263c:	ldrb	r3, [r1, #1]
   22640:	tst	r3, #2
   22644:	bne	22668 <ftello64@plt+0x10ddc>
   22648:	add	r0, r0, #1
   2264c:	add	r1, r1, #2
   22650:	cmp	r0, #256	; 0x100
   22654:	moveq	r0, #0
   22658:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   2265c:	ldrb	r3, [r1, #1]
   22660:	tst	r3, #2
   22664:	beq	22648 <ftello64@plt+0x10dbc>
   22668:	ubfx	r3, r0, #5, #3
   2266c:	and	r6, r0, #31
   22670:	ldr	r7, [r4, r3, lsl #2]
   22674:	orr	r7, r7, r2, lsl r6
   22678:	str	r7, [r4, r3, lsl #2]
   2267c:	b	22648 <ftello64@plt+0x10dbc>
   22680:	bl	116f4 <__ctype_b_loc@plt>
   22684:	ldr	r1, [r0]
   22688:	cmp	r8, #0
   2268c:	bne	22b84 <ftello64@plt+0x112f8>
   22690:	mov	r0, #0
   22694:	mov	r2, #1
   22698:	ldrb	r3, [r1, #1]
   2269c:	tst	r3, #32
   226a0:	bne	226c4 <ftello64@plt+0x10e38>
   226a4:	add	r0, r0, #1
   226a8:	add	r1, r1, #2
   226ac:	cmp	r0, #256	; 0x100
   226b0:	moveq	r0, #0
   226b4:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   226b8:	ldrb	r3, [r1, #1]
   226bc:	tst	r3, #32
   226c0:	beq	226a4 <ftello64@plt+0x10e18>
   226c4:	ubfx	r3, r0, #5, #3
   226c8:	and	r6, r0, #31
   226cc:	ldr	r7, [r4, r3, lsl #2]
   226d0:	orr	r7, r7, r2, lsl r6
   226d4:	str	r7, [r4, r3, lsl #2]
   226d8:	b	226a4 <ftello64@plt+0x10e18>
   226dc:	bl	116f4 <__ctype_b_loc@plt>
   226e0:	ldr	r1, [r0]
   226e4:	cmp	r8, #0
   226e8:	bne	22bc8 <ftello64@plt+0x1133c>
   226ec:	mov	r0, #0
   226f0:	mov	r2, #1
   226f4:	ldrb	r3, [r1, #1]
   226f8:	tst	r3, #4
   226fc:	bne	22720 <ftello64@plt+0x10e94>
   22700:	add	r0, r0, #1
   22704:	add	r1, r1, #2
   22708:	cmp	r0, #256	; 0x100
   2270c:	moveq	r0, #0
   22710:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   22714:	ldrb	r3, [r1, #1]
   22718:	tst	r3, #4
   2271c:	beq	22700 <ftello64@plt+0x10e74>
   22720:	ubfx	r3, r0, #5, #3
   22724:	and	r6, r0, #31
   22728:	ldr	r7, [r4, r3, lsl #2]
   2272c:	orr	r7, r7, r2, lsl r6
   22730:	str	r7, [r4, r3, lsl #2]
   22734:	b	22700 <ftello64@plt+0x10e74>
   22738:	bl	116f4 <__ctype_b_loc@plt>
   2273c:	ldr	r1, [r0]
   22740:	cmp	r8, #0
   22744:	bne	22c0c <ftello64@plt+0x11380>
   22748:	mov	r0, #0
   2274c:	mov	r2, #1
   22750:	ldrb	r3, [r1, #1]
   22754:	tst	r3, #8
   22758:	bne	2277c <ftello64@plt+0x10ef0>
   2275c:	add	r0, r0, #1
   22760:	add	r1, r1, #2
   22764:	cmp	r0, #256	; 0x100
   22768:	moveq	r0, #0
   2276c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   22770:	ldrb	r3, [r1, #1]
   22774:	tst	r3, #8
   22778:	beq	2275c <ftello64@plt+0x10ed0>
   2277c:	ubfx	r3, r0, #5, #3
   22780:	and	r6, r0, #31
   22784:	ldr	r7, [r4, r3, lsl #2]
   22788:	orr	r7, r7, r2, lsl r6
   2278c:	str	r7, [r4, r3, lsl #2]
   22790:	b	2275c <ftello64@plt+0x10ed0>
   22794:	bl	116f4 <__ctype_b_loc@plt>
   22798:	ldr	r1, [r0]
   2279c:	mov	r2, #0
   227a0:	mov	r3, #1
   227a4:	cmp	r8, #0
   227a8:	bne	22950 <ftello64@plt+0x110c4>
   227ac:	ldrb	r0, [r1, #1]
   227b0:	tst	r0, #64	; 0x40
   227b4:	beq	227cc <ftello64@plt+0x10f40>
   227b8:	ubfx	r0, r2, #5, #3
   227bc:	and	r6, r2, #31
   227c0:	ldr	r7, [r4, r0, lsl #2]
   227c4:	orr	r7, r7, r3, lsl r6
   227c8:	str	r7, [r4, r0, lsl #2]
   227cc:	add	r2, r2, #1
   227d0:	add	r1, r1, #2
   227d4:	mov	r0, #0
   227d8:	cmp	r2, #256	; 0x100
   227dc:	bne	227ac <ftello64@plt+0x10f20>
   227e0:	b	22920 <ftello64@plt+0x11094>
   227e4:	bl	116f4 <__ctype_b_loc@plt>
   227e8:	ldr	r1, [r0]
   227ec:	mov	r2, #0
   227f0:	mov	r3, #1
   227f4:	cmp	r8, #0
   227f8:	bne	2298c <ftello64@plt+0x11100>
   227fc:	ldrb	r0, [r1, #1]
   22800:	tst	r0, #1
   22804:	beq	2281c <ftello64@plt+0x10f90>
   22808:	ubfx	r0, r2, #5, #3
   2280c:	and	r6, r2, #31
   22810:	ldr	r7, [r4, r0, lsl #2]
   22814:	orr	r7, r7, r3, lsl r6
   22818:	str	r7, [r4, r0, lsl #2]
   2281c:	add	r2, r2, #1
   22820:	add	r1, r1, #2
   22824:	mov	r0, #0
   22828:	cmp	r2, #256	; 0x100
   2282c:	bne	227fc <ftello64@plt+0x10f70>
   22830:	b	22920 <ftello64@plt+0x11094>
   22834:	bl	116f4 <__ctype_b_loc@plt>
   22838:	ldr	r1, [r0]
   2283c:	mov	r2, #0
   22840:	mov	r3, #1
   22844:	cmp	r8, #0
   22848:	bne	22a0c <ftello64@plt+0x11180>
   2284c:	ldrb	r0, [r1]
   22850:	tst	r0, #1
   22854:	beq	2286c <ftello64@plt+0x10fe0>
   22858:	ubfx	r0, r2, #5, #3
   2285c:	and	r6, r2, #31
   22860:	ldr	r7, [r4, r0, lsl #2]
   22864:	orr	r7, r7, r3, lsl r6
   22868:	str	r7, [r4, r0, lsl #2]
   2286c:	add	r2, r2, #1
   22870:	add	r1, r1, #2
   22874:	mov	r0, #0
   22878:	cmp	r2, #256	; 0x100
   2287c:	bne	2284c <ftello64@plt+0x10fc0>
   22880:	b	22920 <ftello64@plt+0x11094>
   22884:	bl	116f4 <__ctype_b_loc@plt>
   22888:	ldr	r1, [r0]
   2288c:	mov	r2, #0
   22890:	mov	r3, #1
   22894:	cmp	r8, #0
   22898:	bne	22ac8 <ftello64@plt+0x1123c>
   2289c:	ldrsh	r0, [r1]
   228a0:	cmn	r0, #1
   228a4:	bgt	228bc <ftello64@plt+0x11030>
   228a8:	ubfx	r0, r2, #5, #3
   228ac:	and	r6, r2, #31
   228b0:	ldr	r7, [r4, r0, lsl #2]
   228b4:	orr	r7, r7, r3, lsl r6
   228b8:	str	r7, [r4, r0, lsl #2]
   228bc:	add	r2, r2, #1
   228c0:	add	r1, r1, #2
   228c4:	mov	r0, #0
   228c8:	cmp	r2, #256	; 0x100
   228cc:	bne	2289c <ftello64@plt+0x11010>
   228d0:	b	22920 <ftello64@plt+0x11094>
   228d4:	bl	116f4 <__ctype_b_loc@plt>
   228d8:	ldr	r1, [r0]
   228dc:	mov	r2, #0
   228e0:	mov	r3, #1
   228e4:	cmp	r8, #0
   228e8:	bne	22b48 <ftello64@plt+0x112bc>
   228ec:	ldrb	r0, [r1]
   228f0:	tst	r0, #4
   228f4:	beq	2290c <ftello64@plt+0x11080>
   228f8:	ubfx	r0, r2, #5, #3
   228fc:	and	r6, r2, #31
   22900:	ldr	r7, [r4, r0, lsl #2]
   22904:	orr	r7, r7, r3, lsl r6
   22908:	str	r7, [r4, r0, lsl #2]
   2290c:	add	r2, r2, #1
   22910:	add	r1, r1, #2
   22914:	mov	r0, #0
   22918:	cmp	r2, #256	; 0x100
   2291c:	bne	228ec <ftello64@plt+0x11060>
   22920:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22924:	mov	r1, #1
   22928:	orr	r9, r1, r0, lsl #1
   2292c:	ldr	r0, [r7, #12]
   22930:	lsl	r1, r9, #2
   22934:	bl	2e9bc <ftello64@plt+0x1d130>
   22938:	cmp	r0, #0
   2293c:	moveq	r0, #12
   22940:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   22944:	str	r0, [r7, #12]
   22948:	str	r9, [r5]
   2294c:	b	223d8 <ftello64@plt+0x10b4c>
   22950:	ldrb	r0, [r1, #1]
   22954:	tst	r0, #64	; 0x40
   22958:	beq	22974 <ftello64@plt+0x110e8>
   2295c:	ldrb	r0, [r8, r2]
   22960:	ubfx	r7, r0, #5, #3
   22964:	and	r0, r0, #31
   22968:	ldr	r6, [r4, r7, lsl #2]
   2296c:	orr	r0, r6, r3, lsl r0
   22970:	str	r0, [r4, r7, lsl #2]
   22974:	add	r2, r2, #1
   22978:	add	r1, r1, #2
   2297c:	mov	r0, #0
   22980:	cmp	r2, #256	; 0x100
   22984:	bne	22950 <ftello64@plt+0x110c4>
   22988:	b	22920 <ftello64@plt+0x11094>
   2298c:	ldrb	r0, [r1, #1]
   22990:	tst	r0, #1
   22994:	beq	229b0 <ftello64@plt+0x11124>
   22998:	ldrb	r0, [r8, r2]
   2299c:	ubfx	r7, r0, #5, #3
   229a0:	and	r0, r0, #31
   229a4:	ldr	r6, [r4, r7, lsl #2]
   229a8:	orr	r0, r6, r3, lsl r0
   229ac:	str	r0, [r4, r7, lsl #2]
   229b0:	add	r2, r2, #1
   229b4:	add	r1, r1, #2
   229b8:	mov	r0, #0
   229bc:	cmp	r2, #256	; 0x100
   229c0:	bne	2298c <ftello64@plt+0x11100>
   229c4:	b	22920 <ftello64@plt+0x11094>
   229c8:	mov	r2, #0
   229cc:	mov	r3, #1
   229d0:	ldrb	r0, [r1]
   229d4:	tst	r0, #8
   229d8:	beq	229f4 <ftello64@plt+0x11168>
   229dc:	ldrb	r0, [r8, r2]
   229e0:	ubfx	r7, r0, #5, #3
   229e4:	and	r0, r0, #31
   229e8:	ldr	r6, [r4, r7, lsl #2]
   229ec:	orr	r0, r6, r3, lsl r0
   229f0:	str	r0, [r4, r7, lsl #2]
   229f4:	add	r2, r2, #1
   229f8:	add	r1, r1, #2
   229fc:	mov	r0, #0
   22a00:	cmp	r2, #256	; 0x100
   22a04:	bne	229d0 <ftello64@plt+0x11144>
   22a08:	b	22920 <ftello64@plt+0x11094>
   22a0c:	ldrb	r0, [r1]
   22a10:	tst	r0, #1
   22a14:	beq	22a30 <ftello64@plt+0x111a4>
   22a18:	ldrb	r0, [r8, r2]
   22a1c:	ubfx	r7, r0, #5, #3
   22a20:	and	r0, r0, #31
   22a24:	ldr	r6, [r4, r7, lsl #2]
   22a28:	orr	r0, r6, r3, lsl r0
   22a2c:	str	r0, [r4, r7, lsl #2]
   22a30:	add	r2, r2, #1
   22a34:	add	r1, r1, #2
   22a38:	mov	r0, #0
   22a3c:	cmp	r2, #256	; 0x100
   22a40:	bne	22a0c <ftello64@plt+0x11180>
   22a44:	b	22920 <ftello64@plt+0x11094>
   22a48:	mov	r2, #0
   22a4c:	mov	r3, #1
   22a50:	ldrb	r0, [r1]
   22a54:	tst	r0, #2
   22a58:	beq	22a74 <ftello64@plt+0x111e8>
   22a5c:	ldrb	r0, [r8, r2]
   22a60:	ubfx	r7, r0, #5, #3
   22a64:	and	r0, r0, #31
   22a68:	ldr	r6, [r4, r7, lsl #2]
   22a6c:	orr	r0, r6, r3, lsl r0
   22a70:	str	r0, [r4, r7, lsl #2]
   22a74:	add	r2, r2, #1
   22a78:	add	r1, r1, #2
   22a7c:	mov	r0, #0
   22a80:	cmp	r2, #256	; 0x100
   22a84:	bne	22a50 <ftello64@plt+0x111c4>
   22a88:	b	22920 <ftello64@plt+0x11094>
   22a8c:	ldrb	r0, [r1, #1]
   22a90:	tst	r0, #16
   22a94:	beq	22ab0 <ftello64@plt+0x11224>
   22a98:	ldrb	r0, [r8, r2]
   22a9c:	ubfx	r7, r0, #5, #3
   22aa0:	and	r0, r0, #31
   22aa4:	ldr	r6, [r4, r7, lsl #2]
   22aa8:	orr	r0, r6, r3, lsl r0
   22aac:	str	r0, [r4, r7, lsl #2]
   22ab0:	add	r2, r2, #1
   22ab4:	add	r1, r1, #2
   22ab8:	mov	r0, #0
   22abc:	cmp	r2, #256	; 0x100
   22ac0:	bne	22a8c <ftello64@plt+0x11200>
   22ac4:	b	22920 <ftello64@plt+0x11094>
   22ac8:	ldrsh	r0, [r1]
   22acc:	cmn	r0, #1
   22ad0:	bgt	22aec <ftello64@plt+0x11260>
   22ad4:	ldrb	r0, [r8, r2]
   22ad8:	ubfx	r7, r0, #5, #3
   22adc:	and	r0, r0, #31
   22ae0:	ldr	r6, [r4, r7, lsl #2]
   22ae4:	orr	r0, r6, r3, lsl r0
   22ae8:	str	r0, [r4, r7, lsl #2]
   22aec:	add	r2, r2, #1
   22af0:	add	r1, r1, #2
   22af4:	mov	r0, #0
   22af8:	cmp	r2, #256	; 0x100
   22afc:	bne	22ac8 <ftello64@plt+0x1123c>
   22b00:	b	22920 <ftello64@plt+0x11094>
   22b04:	mov	r2, #0
   22b08:	mov	r3, #1
   22b0c:	ldrb	r0, [r1, #1]
   22b10:	tst	r0, #2
   22b14:	beq	22b30 <ftello64@plt+0x112a4>
   22b18:	ldrb	r0, [r8, r2]
   22b1c:	ubfx	r7, r0, #5, #3
   22b20:	and	r0, r0, #31
   22b24:	ldr	r6, [r4, r7, lsl #2]
   22b28:	orr	r0, r6, r3, lsl r0
   22b2c:	str	r0, [r4, r7, lsl #2]
   22b30:	add	r2, r2, #1
   22b34:	add	r1, r1, #2
   22b38:	mov	r0, #0
   22b3c:	cmp	r2, #256	; 0x100
   22b40:	bne	22b0c <ftello64@plt+0x11280>
   22b44:	b	22920 <ftello64@plt+0x11094>
   22b48:	ldrb	r0, [r1]
   22b4c:	tst	r0, #4
   22b50:	beq	22b6c <ftello64@plt+0x112e0>
   22b54:	ldrb	r0, [r8, r2]
   22b58:	ubfx	r7, r0, #5, #3
   22b5c:	and	r0, r0, #31
   22b60:	ldr	r6, [r4, r7, lsl #2]
   22b64:	orr	r0, r6, r3, lsl r0
   22b68:	str	r0, [r4, r7, lsl #2]
   22b6c:	add	r2, r2, #1
   22b70:	add	r1, r1, #2
   22b74:	mov	r0, #0
   22b78:	cmp	r2, #256	; 0x100
   22b7c:	bne	22b48 <ftello64@plt+0x112bc>
   22b80:	b	22920 <ftello64@plt+0x11094>
   22b84:	mov	r2, #0
   22b88:	mov	r3, #1
   22b8c:	ldrb	r0, [r1, #1]
   22b90:	tst	r0, #32
   22b94:	beq	22bb0 <ftello64@plt+0x11324>
   22b98:	ldrb	r0, [r8, r2]
   22b9c:	ubfx	r7, r0, #5, #3
   22ba0:	and	r0, r0, #31
   22ba4:	ldr	r6, [r4, r7, lsl #2]
   22ba8:	orr	r0, r6, r3, lsl r0
   22bac:	str	r0, [r4, r7, lsl #2]
   22bb0:	add	r2, r2, #1
   22bb4:	add	r1, r1, #2
   22bb8:	mov	r0, #0
   22bbc:	cmp	r2, #256	; 0x100
   22bc0:	bne	22b8c <ftello64@plt+0x11300>
   22bc4:	b	22920 <ftello64@plt+0x11094>
   22bc8:	mov	r2, #0
   22bcc:	mov	r3, #1
   22bd0:	ldrb	r0, [r1, #1]
   22bd4:	tst	r0, #4
   22bd8:	beq	22bf4 <ftello64@plt+0x11368>
   22bdc:	ldrb	r0, [r8, r2]
   22be0:	ubfx	r7, r0, #5, #3
   22be4:	and	r0, r0, #31
   22be8:	ldr	r6, [r4, r7, lsl #2]
   22bec:	orr	r0, r6, r3, lsl r0
   22bf0:	str	r0, [r4, r7, lsl #2]
   22bf4:	add	r2, r2, #1
   22bf8:	add	r1, r1, #2
   22bfc:	mov	r0, #0
   22c00:	cmp	r2, #256	; 0x100
   22c04:	bne	22bd0 <ftello64@plt+0x11344>
   22c08:	b	22920 <ftello64@plt+0x11094>
   22c0c:	mov	r2, #0
   22c10:	mov	r3, #1
   22c14:	ldrb	r0, [r1, #1]
   22c18:	tst	r0, #8
   22c1c:	beq	22c38 <ftello64@plt+0x113ac>
   22c20:	ldrb	r0, [r8, r2]
   22c24:	ubfx	r7, r0, #5, #3
   22c28:	and	r0, r0, #31
   22c2c:	ldr	r6, [r4, r7, lsl #2]
   22c30:	orr	r0, r6, r3, lsl r0
   22c34:	str	r0, [r4, r7, lsl #2]
   22c38:	add	r2, r2, #1
   22c3c:	add	r1, r1, #2
   22c40:	mov	r0, #0
   22c44:	cmp	r2, #256	; 0x100
   22c48:	bne	22c14 <ftello64@plt+0x11388>
   22c4c:	b	22920 <ftello64@plt+0x11094>
   22c50:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22c54:	add	fp, sp, #24
   22c58:	ldrb	r3, [r1, #24]
   22c5c:	ldr	r2, [r1, #28]
   22c60:	mov	r4, #0
   22c64:	sub	r3, r3, #2
   22c68:	cmp	r3, #14
   22c6c:	bhi	22d90 <ftello64@plt+0x11504>
   22c70:	add	r7, pc, #0
   22c74:	ldr	pc, [r7, r3, lsl #2]
   22c78:	andeq	r2, r2, r4, asr #27
   22c7c:	muleq	r2, r0, sp
   22c80:	andeq	r2, r2, r8, lsr #27
   22c84:	muleq	r2, r0, sp
   22c88:	muleq	r2, r0, sp
   22c8c:	muleq	r2, r0, sp
   22c90:			; <UNDEFINED> instruction: 0x00022cb4
   22c94:			; <UNDEFINED> instruction: 0x00022cb4
   22c98:	andeq	r2, r2, r8, lsl #26
   22c9c:	andeq	r2, r2, r8, lsl #26
   22ca0:			; <UNDEFINED> instruction: 0x00022cb4
   22ca4:	muleq	r2, r0, sp
   22ca8:	muleq	r2, r0, sp
   22cac:	muleq	r2, r0, sp
   22cb0:	andeq	r2, r2, r4, asr #27
   22cb4:	ldr	r1, [r1, #16]
   22cb8:	ldr	r5, [r1, #28]
   22cbc:	ldr	r6, [r0, #20]
   22cc0:	add	r0, r2, r2, lsl #1
   22cc4:	mov	r1, #1
   22cc8:	str	r1, [r6, r0, lsl #2]!
   22ccc:	mov	r0, #4
   22cd0:	mov	r7, r6
   22cd4:	str	r1, [r7, #4]!
   22cd8:	bl	2e98c <ftello64@plt+0x1d100>
   22cdc:	cmp	r0, #0
   22ce0:	str	r0, [r6, #8]
   22ce4:	strne	r5, [r0]
   22ce8:	movne	r0, r4
   22cec:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   22cf0:	mov	r0, #0
   22cf4:	str	r0, [r7]
   22cf8:	str	r0, [r6]
   22cfc:	mov	r4, #12
   22d00:	mov	r0, r4
   22d04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22d08:	ldrb	r3, [r0, #88]	; 0x58
   22d0c:	add	r6, r1, #16
   22d10:	add	r5, r2, r2, lsl #1
   22d14:	orr	r3, r3, #1
   22d18:	strb	r3, [r0, #88]	; 0x58
   22d1c:	mov	r3, r6
   22d20:	ldr	r7, [r1, #4]
   22d24:	ldr	r1, [r1, #8]
   22d28:	cmp	r1, #0
   22d2c:	addne	r3, r1, #12
   22d30:	cmp	r7, #0
   22d34:	ldr	r1, [r3]
   22d38:	addne	r6, r7, #12
   22d3c:	ldr	r8, [r1, #28]
   22d40:	ldr	r1, [r6]
   22d44:	ldr	r6, [r0, #20]
   22d48:	mov	r0, #2
   22d4c:	ldr	r9, [r1, #28]
   22d50:	mov	r7, r6
   22d54:	str	r0, [r7, r5, lsl #2]!
   22d58:	mov	r0, #8
   22d5c:	bl	2e98c <ftello64@plt+0x1d100>
   22d60:	cmp	r0, #0
   22d64:	str	r0, [r7, #8]
   22d68:	beq	22cfc <ftello64@plt+0x11470>
   22d6c:	add	r1, r6, r5, lsl #2
   22d70:	cmp	r9, r8
   22d74:	add	r1, r1, #4
   22d78:	bne	22dcc <ftello64@plt+0x11540>
   22d7c:	mov	r2, #1
   22d80:	str	r2, [r1]
   22d84:	str	r9, [r0]
   22d88:	mov	r0, r4
   22d8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22d90:	ldr	r1, [r1, #16]
   22d94:	ldr	r0, [r0, #12]
   22d98:	ldr	r1, [r1, #28]
   22d9c:	str	r1, [r0, r2, lsl #2]
   22da0:	mov	r0, r4
   22da4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22da8:	ldr	r7, [r1, #16]
   22dac:	ldr	r3, [r0, #12]
   22db0:	ldr	r5, [r7, #28]
   22db4:	str	r5, [r3, r2, lsl #2]
   22db8:	ldrb	r1, [r1, #24]
   22dbc:	cmp	r1, #4
   22dc0:	beq	22cbc <ftello64@plt+0x11430>
   22dc4:	mov	r0, r4
   22dc8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22dcc:	mov	r2, #2
   22dd0:	str	r2, [r1]
   22dd4:	stmge	r0, {r8, r9}
   22dd8:	strlt	r9, [r0]
   22ddc:	strlt	r8, [r0, #4]
   22de0:	mov	r0, r4
   22de4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22dec:	add	fp, sp, #28
   22df0:	sub	sp, sp, #4
   22df4:	ldr	r6, [r3, #4]
   22df8:	tst	r2, #16
   22dfc:	mov	r9, r3
   22e00:	mov	r7, r1
   22e04:	mov	r8, r0
   22e08:	cmpne	r6, #0
   22e0c:	bne	22fc4 <ftello64@plt+0x11738>
   22e10:	ldr	r1, [r7, #64]	; 0x40
   22e14:	cmp	r1, #31
   22e18:	beq	22fec <ftello64@plt+0x11760>
   22e1c:	ldr	r0, [r7, #56]	; 0x38
   22e20:	add	r2, r1, #1
   22e24:	add	r0, r0, r1, lsl #5
   22e28:	mov	r1, #0
   22e2c:	vmov.i32	q8, #0	; 0x00000000
   22e30:	str	r2, [r7, #64]	; 0x40
   22e34:	add	sl, r0, #4
   22e38:	mov	r2, #8
   22e3c:	str	r1, [r0, #20]
   22e40:	str	r1, [r0, #24]
   22e44:	str	r2, [r0, #28]
   22e48:	mov	r0, #28
   22e4c:	mov	r1, sl
   22e50:	vst1.32	{d16-d17}, [r1], r0
   22e54:	mvn	r0, #0
   22e58:	str	r0, [r1]
   22e5c:	ldr	r1, [r7, #64]	; 0x40
   22e60:	cmp	r1, #31
   22e64:	beq	2304c <ftello64@plt+0x117c0>
   22e68:	ldr	r0, [r7, #56]	; 0x38
   22e6c:	add	r2, r1, #1
   22e70:	add	r0, r0, r1, lsl #5
   22e74:	mov	r1, #0
   22e78:	vmov.i32	q8, #0	; 0x00000000
   22e7c:	str	r2, [r7, #64]	; 0x40
   22e80:	add	r5, r0, #4
   22e84:	mov	r2, #9
   22e88:	str	r1, [r0, #20]
   22e8c:	str	r1, [r0, #24]
   22e90:	str	r2, [r0, #28]
   22e94:	mov	r0, #28
   22e98:	mov	r1, r5
   22e9c:	vst1.32	{d16-d17}, [r1], r0
   22ea0:	mvn	r0, #0
   22ea4:	str	r0, [r1]
   22ea8:	cmp	r6, #0
   22eac:	mov	r4, r5
   22eb0:	beq	22f04 <ftello64@plt+0x11678>
   22eb4:	ldr	r1, [r7, #64]	; 0x40
   22eb8:	cmp	r1, #31
   22ebc:	beq	23014 <ftello64@plt+0x11788>
   22ec0:	ldr	r0, [r7, #56]	; 0x38
   22ec4:	add	r2, r1, #1
   22ec8:	add	r4, r0, r1, lsl #5
   22ecc:	mov	r0, #0
   22ed0:	mov	r1, #16
   22ed4:	cmp	r5, #0
   22ed8:	str	r2, [r7, #64]	; 0x40
   22edc:	str	r0, [r4, #4]!
   22ee0:	mvn	r2, #0
   22ee4:	add	r3, r4, #20
   22ee8:	str	r6, [r4, #4]
   22eec:	str	r5, [r4, #8]
   22ef0:	str	r0, [r4, #12]
   22ef4:	str	r0, [r4, #16]
   22ef8:	stm	r3, {r0, r1, r2}
   22efc:	str	r4, [r6]
   22f00:	strne	r4, [r5]
   22f04:	ldr	r1, [r7, #64]	; 0x40
   22f08:	cmp	r1, #31
   22f0c:	beq	23098 <ftello64@plt+0x1180c>
   22f10:	ldr	r0, [r7, #56]	; 0x38
   22f14:	add	r2, r1, #1
   22f18:	add	r6, r0, r1, lsl #5
   22f1c:	mov	r0, #0
   22f20:	mov	r1, #16
   22f24:	cmp	sl, #0
   22f28:	str	r2, [r7, #64]	; 0x40
   22f2c:	str	r0, [r6, #4]!
   22f30:	mvn	r2, #0
   22f34:	add	r3, r6, #20
   22f38:	str	sl, [r6, #4]
   22f3c:	str	r4, [r6, #8]
   22f40:	str	r0, [r6, #12]
   22f44:	str	r0, [r6, #16]
   22f48:	stm	r3, {r0, r1, r2}
   22f4c:	strne	r6, [sl]
   22f50:	cmp	r4, #0
   22f54:	strne	r6, [r4]
   22f58:	cmp	r5, #0
   22f5c:	beq	22f6c <ftello64@plt+0x116e0>
   22f60:	cmp	sl, #0
   22f64:	cmpne	r4, #0
   22f68:	bne	22f84 <ftello64@plt+0x116f8>
   22f6c:	mov	r0, #12
   22f70:	mov	r6, #0
   22f74:	str	r0, [r8]
   22f78:	mov	r0, r6
   22f7c:	sub	sp, fp, #28
   22f80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f84:	cmp	r6, #0
   22f88:	beq	22f6c <ftello64@plt+0x116e0>
   22f8c:	ldr	r0, [r9, #20]
   22f90:	str	r0, [r5, #20]
   22f94:	str	r0, [sl, #20]
   22f98:	ldr	r1, [r9, #24]
   22f9c:	ldr	r0, [r5, #24]
   22fa0:	lsr	r1, r1, #19
   22fa4:	bfi	r0, r1, #19, #1
   22fa8:	str	r0, [r5, #24]
   22fac:	ldr	r0, [sl, #24]
   22fb0:	bfi	r0, r1, #19, #1
   22fb4:	str	r0, [sl, #24]
   22fb8:	mov	r0, r6
   22fbc:	sub	sp, fp, #28
   22fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22fc4:	ldr	r0, [r9, #20]
   22fc8:	cmp	r0, #31
   22fcc:	bgt	22fe0 <ftello64@plt+0x11754>
   22fd0:	ldr	r1, [r7, #80]	; 0x50
   22fd4:	mov	r2, #1
   22fd8:	tst	r1, r2, lsl r0
   22fdc:	bne	22e10 <ftello64@plt+0x11584>
   22fe0:	mov	r0, r6
   22fe4:	sub	sp, fp, #28
   22fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22fec:	mov	r0, #996	; 0x3e4
   22ff0:	bl	2e98c <ftello64@plt+0x1d100>
   22ff4:	cmp	r0, #0
   22ff8:	beq	2303c <ftello64@plt+0x117b0>
   22ffc:	ldr	r1, [r7, #56]	; 0x38
   23000:	str	r1, [r0]
   23004:	mov	r1, #0
   23008:	str	r1, [r7, #64]	; 0x40
   2300c:	str	r0, [r7, #56]	; 0x38
   23010:	b	22e20 <ftello64@plt+0x11594>
   23014:	mov	r0, #996	; 0x3e4
   23018:	bl	2e98c <ftello64@plt+0x1d100>
   2301c:	cmp	r0, #0
   23020:	beq	23088 <ftello64@plt+0x117fc>
   23024:	ldr	r1, [r7, #56]	; 0x38
   23028:	str	r1, [r0]
   2302c:	mov	r1, #0
   23030:	str	r1, [r7, #64]	; 0x40
   23034:	str	r0, [r7, #56]	; 0x38
   23038:	b	22ec4 <ftello64@plt+0x11638>
   2303c:	mov	sl, #0
   23040:	ldr	r1, [r7, #64]	; 0x40
   23044:	cmp	r1, #31
   23048:	bne	22e68 <ftello64@plt+0x115dc>
   2304c:	mov	r0, #996	; 0x3e4
   23050:	bl	2e98c <ftello64@plt+0x1d100>
   23054:	cmp	r0, #0
   23058:	beq	23074 <ftello64@plt+0x117e8>
   2305c:	ldr	r1, [r7, #56]	; 0x38
   23060:	str	r1, [r0]
   23064:	mov	r1, #0
   23068:	str	r1, [r7, #64]	; 0x40
   2306c:	str	r0, [r7, #56]	; 0x38
   23070:	b	22e6c <ftello64@plt+0x115e0>
   23074:	mov	r5, #0
   23078:	cmp	r6, #0
   2307c:	mov	r4, r5
   23080:	bne	22eb4 <ftello64@plt+0x11628>
   23084:	b	22f04 <ftello64@plt+0x11678>
   23088:	mov	r4, #0
   2308c:	ldr	r1, [r7, #64]	; 0x40
   23090:	cmp	r1, #31
   23094:	bne	22f10 <ftello64@plt+0x11684>
   23098:	mov	r0, #996	; 0x3e4
   2309c:	bl	2e98c <ftello64@plt+0x1d100>
   230a0:	cmp	r0, #0
   230a4:	beq	230c0 <ftello64@plt+0x11834>
   230a8:	ldr	r1, [r7, #56]	; 0x38
   230ac:	str	r1, [r0]
   230b0:	mov	r1, #0
   230b4:	str	r1, [r7, #64]	; 0x40
   230b8:	str	r0, [r7, #56]	; 0x38
   230bc:	b	22f14 <ftello64@plt+0x11688>
   230c0:	mov	r6, #0
   230c4:	cmp	r5, #0
   230c8:	bne	22f60 <ftello64@plt+0x116d4>
   230cc:	b	22f6c <ftello64@plt+0x116e0>
   230d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   230d4:	add	fp, sp, #28
   230d8:	sub	sp, sp, #12
   230dc:	mov	r4, r0
   230e0:	ldr	r7, [r0, #4]
   230e4:	ldr	r0, [r0, #8]
   230e8:	mov	r5, r2
   230ec:	mov	r9, r1
   230f0:	cmp	r0, r7
   230f4:	bcs	231c0 <ftello64@plt+0x11934>
   230f8:	ldr	r1, [r4]
   230fc:	str	r9, [r1, r0, lsl #3]!
   23100:	str	r5, [r1, #4]
   23104:	ldr	r0, [r4]
   23108:	ldr	r1, [r4, #8]
   2310c:	add	r0, r0, r1, lsl #3
   23110:	ldr	r1, [r0, #4]
   23114:	bfc	r1, #8, #10
   23118:	str	r1, [r0, #4]
   2311c:	uxtb	r1, r5
   23120:	cmp	r1, #5
   23124:	bne	23138 <ftello64@plt+0x118ac>
   23128:	ldr	r2, [r4, #92]	; 0x5c
   2312c:	mov	r0, #1048576	; 0x100000
   23130:	cmp	r2, #1
   23134:	bgt	23148 <ftello64@plt+0x118bc>
   23138:	sub	r0, r1, #6
   2313c:	clz	r0, r0
   23140:	lsr	r0, r0, #5
   23144:	lsl	r0, r0, #20
   23148:	ldr	r1, [r4]
   2314c:	ldr	r2, [r4, #8]
   23150:	add	r1, r1, r2, lsl #3
   23154:	ldr	r2, [r1, #4]
   23158:	bic	r2, r2, #1048576	; 0x100000
   2315c:	orr	r0, r2, r0
   23160:	mvn	r2, #0
   23164:	str	r0, [r1, #4]
   23168:	ldr	r0, [r4, #8]
   2316c:	ldr	r1, [r4, #12]
   23170:	str	r2, [r1, r0, lsl #2]
   23174:	mov	r2, #0
   23178:	ldr	r0, [r4, #8]
   2317c:	ldr	r1, [r4, #20]
   23180:	add	r0, r0, r0, lsl #1
   23184:	str	r2, [r1, r0, lsl #2]!
   23188:	str	r2, [r1, #4]
   2318c:	str	r2, [r1, #8]
   23190:	ldr	r0, [r4, #8]
   23194:	ldr	r1, [r4, #24]
   23198:	add	r0, r0, r0, lsl #1
   2319c:	str	r2, [r1, r0, lsl #2]!
   231a0:	str	r2, [r1, #4]
   231a4:	str	r2, [r1, #8]
   231a8:	ldr	r6, [r4, #8]
   231ac:	add	r0, r6, #1
   231b0:	str	r0, [r4, #8]
   231b4:	mov	r0, r6
   231b8:	sub	sp, fp, #28
   231bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   231c0:	movw	r0, #21845	; 0x5555
   231c4:	lsl	r1, r7, #1
   231c8:	mvn	r6, #0
   231cc:	movt	r0, #5461	; 0x1555
   231d0:	cmp	r1, r0
   231d4:	bhi	231b4 <ftello64@plt+0x11928>
   231d8:	ldr	r0, [r4]
   231dc:	str	r1, [sp, #8]
   231e0:	lsl	r1, r7, #4
   231e4:	bl	2e9bc <ftello64@plt+0x1d130>
   231e8:	cmp	r0, #0
   231ec:	beq	231b4 <ftello64@plt+0x11928>
   231f0:	str	r0, [r4]
   231f4:	lsl	r8, r7, #3
   231f8:	ldr	r0, [r4, #12]
   231fc:	mov	r1, r8
   23200:	bl	2e9bc <ftello64@plt+0x1d130>
   23204:	str	r0, [sp, #4]
   23208:	ldr	r0, [r4, #16]
   2320c:	mov	r1, r8
   23210:	bl	2e9bc <ftello64@plt+0x1d130>
   23214:	mov	r2, r0
   23218:	ldr	r0, [r4, #20]
   2321c:	add	r1, r7, r7, lsl #1
   23220:	lsl	r8, r1, #3
   23224:	mov	r7, r2
   23228:	mov	r1, r8
   2322c:	bl	2e9bc <ftello64@plt+0x1d130>
   23230:	mov	sl, r0
   23234:	ldr	r0, [r4, #24]
   23238:	mov	r1, r8
   2323c:	bl	2e9bc <ftello64@plt+0x1d130>
   23240:	mov	r8, r0
   23244:	ldr	r0, [sp, #4]
   23248:	cmp	r0, #0
   2324c:	beq	2325c <ftello64@plt+0x119d0>
   23250:	cmp	r7, #0
   23254:	cmpne	sl, #0
   23258:	bne	23284 <ftello64@plt+0x119f8>
   2325c:	bl	15bb8 <ftello64@plt+0x432c>
   23260:	mov	r0, r7
   23264:	bl	15bb8 <ftello64@plt+0x432c>
   23268:	mov	r0, sl
   2326c:	bl	15bb8 <ftello64@plt+0x432c>
   23270:	mov	r0, r8
   23274:	bl	15bb8 <ftello64@plt+0x432c>
   23278:	mov	r0, r6
   2327c:	sub	sp, fp, #28
   23280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23284:	cmp	r8, #0
   23288:	beq	2325c <ftello64@plt+0x119d0>
   2328c:	add	r1, r4, #12
   23290:	stm	r1, {r0, r7, sl}
   23294:	str	r8, [r4, #24]
   23298:	ldr	r0, [sp, #8]
   2329c:	str	r0, [r4, #4]
   232a0:	ldr	r0, [r4, #8]
   232a4:	b	230f8 <ftello64@plt+0x1186c>
   232a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   232ac:	add	fp, sp, #28
   232b0:	sub	sp, sp, #44	; 0x2c
   232b4:	mov	r8, r0
   232b8:	ldr	r0, [r1, #20]
   232bc:	add	r4, r2, r2, lsl #1
   232c0:	mov	r5, r1
   232c4:	mov	r1, #0
   232c8:	mov	r9, r3
   232cc:	mov	r6, r2
   232d0:	add	r0, r0, r4, lsl #2
   232d4:	ldr	r0, [r0, #4]
   232d8:	str	r1, [sp, #36]	; 0x24
   232dc:	add	r0, r0, #1
   232e0:	str	r0, [sp, #32]
   232e4:	lsl	r0, r0, #2
   232e8:	bl	2e98c <ftello64@plt+0x1d100>
   232ec:	cmp	r0, #0
   232f0:	str	r0, [sp, #40]	; 0x28
   232f4:	beq	234bc <ftello64@plt+0x11c30>
   232f8:	mov	r1, #1
   232fc:	str	r6, [r0]
   23300:	str	r1, [sp, #36]	; 0x24
   23304:	mvn	r1, #0
   23308:	ldr	r0, [r5, #24]
   2330c:	add	r0, r0, r4, lsl #2
   23310:	str	r1, [r0, #4]
   23314:	ldr	r2, [r5]
   23318:	add	r0, r2, r6, lsl #3
   2331c:	ldr	r0, [r0, #4]
   23320:	ubfx	r1, r0, #8, #10
   23324:	cmp	r1, #0
   23328:	beq	23384 <ftello64@plt+0x11af8>
   2332c:	ldr	r3, [r5, #20]
   23330:	add	r3, r3, r4, lsl #2
   23334:	ldr	r7, [r3, #4]
   23338:	cmp	r7, #0
   2333c:	beq	23384 <ftello64@plt+0x11af8>
   23340:	ldr	r3, [r3, #8]
   23344:	ldr	r3, [r3]
   23348:	add	r2, r2, r3, lsl #3
   2334c:	ldrb	r2, [r2, #6]
   23350:	tst	r2, #4
   23354:	bne	23384 <ftello64@plt+0x11af8>
   23358:	str	r1, [sp]
   2335c:	mov	r0, r5
   23360:	mov	r1, r6
   23364:	mov	r2, r6
   23368:	mov	r3, r6
   2336c:	bl	234c8 <ftello64@plt+0x11c3c>
   23370:	cmp	r0, #0
   23374:	bne	234b4 <ftello64@plt+0x11c28>
   23378:	ldr	r0, [r5]
   2337c:	add	r0, r0, r6, lsl #3
   23380:	ldr	r0, [r0, #4]
   23384:	tst	r0, #8
   23388:	beq	23488 <ftello64@plt+0x11bfc>
   2338c:	ldr	r0, [r5, #20]
   23390:	add	r1, r0, r4, lsl #2
   23394:	ldr	r1, [r1, #4]
   23398:	cmp	r1, #1
   2339c:	blt	23488 <ftello64@plt+0x11bfc>
   233a0:	str	r8, [sp, #12]
   233a4:	mov	r8, #0
   233a8:	add	r7, sp, #16
   233ac:	add	sl, sp, #32
   233b0:	mov	r6, #0
   233b4:	str	r9, [sp, #8]
   233b8:	add	r0, r0, r4, lsl #2
   233bc:	ldr	r0, [r0, #8]
   233c0:	ldr	r2, [r0, r6, lsl #2]
   233c4:	ldr	r0, [r5, #24]
   233c8:	add	r9, r2, r2, lsl #1
   233cc:	add	r0, r0, r9, lsl #2
   233d0:	ldr	r1, [r0, #4]
   233d4:	cmn	r1, #1
   233d8:	beq	23440 <ftello64@plt+0x11bb4>
   233dc:	cmp	r1, #0
   233e0:	bne	23400 <ftello64@plt+0x11b74>
   233e4:	mov	r0, r7
   233e8:	mov	r1, r5
   233ec:	mov	r3, #0
   233f0:	bl	232a8 <ftello64@plt+0x11a1c>
   233f4:	cmp	r0, #0
   233f8:	beq	23410 <ftello64@plt+0x11b84>
   233fc:	b	234b4 <ftello64@plt+0x11c28>
   23400:	vldr	d16, [r0]
   23404:	ldr	r0, [r0, #8]
   23408:	str	r0, [sp, #24]
   2340c:	vstr	d16, [sp, #16]
   23410:	mov	r0, sl
   23414:	mov	r1, r7
   23418:	bl	2398c <ftello64@plt+0x12100>
   2341c:	cmp	r0, #0
   23420:	bne	234b4 <ftello64@plt+0x11c28>
   23424:	ldr	r0, [r5, #24]
   23428:	add	r0, r0, r9, lsl #2
   2342c:	ldr	r0, [r0, #4]
   23430:	cmp	r0, #0
   23434:	bne	23444 <ftello64@plt+0x11bb8>
   23438:	ldr	r0, [sp, #24]
   2343c:	bl	15bb8 <ftello64@plt+0x432c>
   23440:	mov	r8, #1
   23444:	ldr	r0, [r5, #20]
   23448:	add	r6, r6, #1
   2344c:	add	r1, r0, r4, lsl #2
   23450:	ldr	r1, [r1, #4]
   23454:	cmp	r6, r1
   23458:	blt	233b8 <ftello64@plt+0x11b2c>
   2345c:	tst	r8, #1
   23460:	ldr	r8, [sp, #12]
   23464:	ldr	r0, [sp, #8]
   23468:	beq	23488 <ftello64@plt+0x11bfc>
   2346c:	cmp	r0, #0
   23470:	bne	23488 <ftello64@plt+0x11bfc>
   23474:	ldr	r0, [r5, #24]
   23478:	mov	r1, #0
   2347c:	add	r0, r0, r4, lsl #2
   23480:	str	r1, [r0, #4]
   23484:	b	234a0 <ftello64@plt+0x11c14>
   23488:	ldr	r0, [r5, #24]
   2348c:	vldr	d16, [sp, #32]
   23490:	ldr	r1, [sp, #40]	; 0x28
   23494:	add	r0, r0, r4, lsl #2
   23498:	str	r1, [r0, #8]
   2349c:	vstr	d16, [r0]
   234a0:	ldr	r0, [sp, #40]	; 0x28
   234a4:	vldr	d16, [sp, #32]
   234a8:	str	r0, [r8, #8]
   234ac:	mov	r0, #0
   234b0:	vstr	d16, [r8]
   234b4:	sub	sp, fp, #28
   234b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   234bc:	mov	r0, #12
   234c0:	sub	sp, fp, #28
   234c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   234c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   234cc:	add	fp, sp, #28
   234d0:	sub	sp, sp, #20
   234d4:	mov	r9, r0
   234d8:	ldr	r0, [fp, #8]
   234dc:	mov	sl, r2
   234e0:	mov	r8, r1
   234e4:	str	r3, [sp, #8]
   234e8:	str	r0, [sp, #16]
   234ec:	ldr	r2, [r9]
   234f0:	add	r3, r2, r8, lsl #3
   234f4:	ldrb	r0, [r3, #4]!
   234f8:	cmp	r0, #4
   234fc:	bne	235ec <ftello64@plt+0x11d60>
   23500:	ldr	r0, [r9, #12]
   23504:	ldr	r1, [r9, #20]
   23508:	add	r6, sl, sl, lsl #1
   2350c:	ldr	r4, [r0, r8, lsl #2]
   23510:	add	r0, r1, r6, lsl #2
   23514:	mov	r1, #0
   23518:	str	r1, [r0, #4]
   2351c:	mov	r0, r9
   23520:	ldr	r1, [r2, r4, lsl #3]!
   23524:	ldr	r2, [r2, #4]
   23528:	bl	230d0 <ftello64@plt+0x11844>
   2352c:	mov	r7, r0
   23530:	mov	r0, #12
   23534:	cmn	r7, #1
   23538:	str	r0, [sp, #12]
   2353c:	beq	23960 <ftello64@plt+0x120d4>
   23540:	ldr	r1, [r9]
   23544:	movw	r0, #65280	; 0xff00
   23548:	movw	r3, #255	; 0xff
   2354c:	movt	r0, #3
   23550:	movt	r3, #65532	; 0xfffc
   23554:	mov	ip, r0
   23558:	ldr	r0, [sp, #16]
   2355c:	add	r1, r1, r7, lsl #3
   23560:	ldr	r2, [r1, #4]
   23564:	and	r0, ip, r0, lsl #8
   23568:	and	r2, r2, r3
   2356c:	orr	r0, r2, r0
   23570:	str	r0, [r1, #4]
   23574:	ldr	r0, [r9]
   23578:	add	r1, r0, r4, lsl #3
   2357c:	add	r0, r0, r7, lsl #3
   23580:	ldr	r1, [r1, #4]
   23584:	ldr	r2, [r0, #4]
   23588:	and	r1, r1, ip
   2358c:	orr	r1, r1, r2
   23590:	str	r1, [r0, #4]
   23594:	ldr	r0, [r9]
   23598:	add	r0, r0, r7, lsl #3
   2359c:	ldr	r1, [r0, #4]
   235a0:	orr	r1, r1, #262144	; 0x40000
   235a4:	str	r1, [r0, #4]
   235a8:	ldr	r0, [r9, #16]
   235ac:	str	r4, [r0, r7, lsl #2]
   235b0:	ldr	r0, [r9, #12]
   235b4:	ldr	r1, [r0, r8, lsl #2]
   235b8:	str	r1, [r0, sl, lsl #2]
   235bc:	mov	r1, r7
   235c0:	ldr	r0, [r9, #20]
   235c4:	add	r0, r0, r6, lsl #2
   235c8:	bl	23b34 <ftello64@plt+0x122a8>
   235cc:	mov	r1, #0
   235d0:	cmp	r0, #0
   235d4:	mov	r8, r4
   235d8:	mov	sl, r7
   235dc:	beq	23960 <ftello64@plt+0x120d4>
   235e0:	cmp	r1, #0
   235e4:	beq	234ec <ftello64@plt+0x11c60>
   235e8:	b	23950 <ftello64@plt+0x120c4>
   235ec:	ldr	r0, [r9, #20]
   235f0:	add	ip, r8, r8, lsl #1
   235f4:	add	r7, r0, ip, lsl #2
   235f8:	ldr	r1, [r7, #4]
   235fc:	cmp	r1, #0
   23600:	beq	2396c <ftello64@plt+0x120e0>
   23604:	ldr	r7, [r7, #8]
   23608:	add	r6, sl, sl, lsl #1
   2360c:	cmp	r1, #1
   23610:	add	r0, r0, r6, lsl #2
   23614:	ldr	r5, [r7]
   23618:	mov	r7, #0
   2361c:	str	r7, [r0, #4]
   23620:	bne	2365c <ftello64@plt+0x11dd0>
   23624:	ldr	r1, [sp, #8]
   23628:	cmp	r8, r1
   2362c:	bne	2385c <ftello64@plt+0x11fd0>
   23630:	cmp	sl, r8
   23634:	beq	2385c <ftello64@plt+0x11fd0>
   23638:	mov	r1, r5
   2363c:	bl	23b34 <ftello64@plt+0x122a8>
   23640:	ldr	r8, [sp, #8]
   23644:	cmp	r0, #0
   23648:	mov	r1, #1
   2364c:	movwne	r1, #2
   23650:	cmp	r1, #0
   23654:	beq	234ec <ftello64@plt+0x11c60>
   23658:	b	23950 <ftello64@plt+0x120c4>
   2365c:	ldr	r1, [r9, #8]
   23660:	ldr	r8, [sp, #16]
   23664:	str	r6, [sp, #4]
   23668:	sub	r3, r1, #1
   2366c:	cmp	r3, #1
   23670:	blt	236c0 <ftello64@plt+0x11e34>
   23674:	add	r3, r2, r3, lsl #3
   23678:	ldr	r6, [r3, #4]
   2367c:	ands	r3, r6, #262144	; 0x40000
   23680:	beq	236c0 <ftello64@plt+0x11e34>
   23684:	ldr	r4, [r9, #16]
   23688:	sub	r3, r2, #12
   2368c:	sub	r4, r4, #4
   23690:	ldr	r7, [r4, r1, lsl #2]
   23694:	cmp	r7, r5
   23698:	ubfxeq	r7, r6, #8, #10
   2369c:	cmpeq	r7, r8
   236a0:	beq	23924 <ftello64@plt+0x12098>
   236a4:	sub	r7, r1, #2
   236a8:	cmp	r7, #1
   236ac:	blt	236c0 <ftello64@plt+0x11e34>
   236b0:	ldr	r6, [r3, r1, lsl #3]
   236b4:	sub	r1, r1, #1
   236b8:	ands	r7, r6, #262144	; 0x40000
   236bc:	bne	23690 <ftello64@plt+0x11e04>
   236c0:	ldr	r1, [r2, r5, lsl #3]!
   236c4:	mov	r0, r9
   236c8:	mov	sl, ip
   236cc:	ldr	r2, [r2, #4]
   236d0:	bl	230d0 <ftello64@plt+0x11844>
   236d4:	mov	r4, r0
   236d8:	mov	r0, #12
   236dc:	cmn	r4, #1
   236e0:	str	r0, [sp, #12]
   236e4:	beq	23960 <ftello64@plt+0x120d4>
   236e8:	ldr	r1, [r9]
   236ec:	movw	r0, #65280	; 0xff00
   236f0:	movw	r7, #255	; 0xff
   236f4:	ldr	r6, [sp, #4]
   236f8:	movt	r0, #3
   236fc:	movt	r7, #65532	; 0xfffc
   23700:	mov	r3, r0
   23704:	and	r0, r0, r8, lsl #8
   23708:	add	r1, r1, r4, lsl #3
   2370c:	ldr	r2, [r1, #4]
   23710:	and	r2, r2, r7
   23714:	orr	r0, r2, r0
   23718:	str	r0, [r1, #4]
   2371c:	ldr	r0, [r9]
   23720:	add	r1, r0, r5, lsl #3
   23724:	add	r0, r0, r4, lsl #3
   23728:	ldr	r1, [r1, #4]
   2372c:	ldr	r2, [r0, #4]
   23730:	and	r1, r1, r3
   23734:	orr	r1, r1, r2
   23738:	str	r1, [r0, #4]
   2373c:	ldr	r0, [r9]
   23740:	add	r0, r0, r4, lsl #3
   23744:	ldr	r1, [r0, #4]
   23748:	orr	r1, r1, #262144	; 0x40000
   2374c:	str	r1, [r0, #4]
   23750:	mov	r1, r4
   23754:	ldr	r0, [r9, #16]
   23758:	str	r5, [r0, r4, lsl #2]
   2375c:	ldr	r0, [r9, #20]
   23760:	add	r0, r0, r6, lsl #2
   23764:	bl	23b34 <ftello64@plt+0x122a8>
   23768:	cmp	r0, #0
   2376c:	beq	23960 <ftello64@plt+0x120d4>
   23770:	ldr	r0, [sp, #16]
   23774:	ldr	r3, [sp, #8]
   23778:	mov	r1, r5
   2377c:	mov	r2, r4
   23780:	str	r0, [sp]
   23784:	mov	r0, r9
   23788:	bl	234c8 <ftello64@plt+0x11c3c>
   2378c:	cmp	r0, #0
   23790:	bne	2397c <ftello64@plt+0x120f0>
   23794:	ldr	r1, [r9, #20]
   23798:	ldr	r0, [r9]
   2379c:	add	r1, r1, sl, lsl #2
   237a0:	ldr	r1, [r1, #8]
   237a4:	ldr	r8, [r1, #4]
   237a8:	ldr	r1, [r0, r8, lsl #3]!
   237ac:	ldr	r2, [r0, #4]
   237b0:	mov	r0, r9
   237b4:	bl	230d0 <ftello64@plt+0x11844>
   237b8:	mov	sl, r0
   237bc:	mov	r0, #12
   237c0:	cmn	sl, #1
   237c4:	str	r0, [sp, #12]
   237c8:	beq	23960 <ftello64@plt+0x120d4>
   237cc:	ldr	r1, [r9]
   237d0:	movw	r0, #65280	; 0xff00
   237d4:	movw	r7, #255	; 0xff
   237d8:	movt	r0, #3
   237dc:	movt	r7, #65532	; 0xfffc
   237e0:	mov	r3, r0
   237e4:	ldr	r0, [sp, #16]
   237e8:	add	r1, r1, sl, lsl #3
   237ec:	ldr	r2, [r1, #4]
   237f0:	and	r0, r3, r0, lsl #8
   237f4:	and	r2, r2, r7
   237f8:	orr	r0, r2, r0
   237fc:	str	r0, [r1, #4]
   23800:	ldr	r0, [r9]
   23804:	add	r1, r0, r8, lsl #3
   23808:	add	r0, r0, sl, lsl #3
   2380c:	ldr	r1, [r1, #4]
   23810:	ldr	r2, [r0, #4]
   23814:	and	r1, r1, r3
   23818:	orr	r1, r1, r2
   2381c:	str	r1, [r0, #4]
   23820:	ldr	r0, [r9]
   23824:	add	r0, r0, sl, lsl #3
   23828:	ldr	r1, [r0, #4]
   2382c:	orr	r1, r1, #262144	; 0x40000
   23830:	str	r1, [r0, #4]
   23834:	mov	r1, sl
   23838:	ldr	r0, [r9, #16]
   2383c:	str	r8, [r0, sl, lsl #2]
   23840:	ldr	r0, [r9, #20]
   23844:	add	r0, r0, r6, lsl #2
   23848:	bl	23b34 <ftello64@plt+0x122a8>
   2384c:	mov	r1, #0
   23850:	cmp	r0, #0
   23854:	bne	235e0 <ftello64@plt+0x11d54>
   23858:	b	23960 <ftello64@plt+0x120d4>
   2385c:	ldr	r1, [r2, r5, lsl #3]!
   23860:	ldr	r4, [r3]
   23864:	mov	r0, r9
   23868:	ldr	r2, [r2, #4]
   2386c:	bl	230d0 <ftello64@plt+0x11844>
   23870:	mov	sl, r0
   23874:	ubfx	r0, r4, #8, #10
   23878:	mov	r1, #12
   2387c:	cmn	sl, #1
   23880:	str	r1, [sp, #12]
   23884:	beq	23960 <ftello64@plt+0x120d4>
   23888:	ldr	r1, [sp, #16]
   2388c:	movw	r7, #255	; 0xff
   23890:	movt	r7, #65532	; 0xfffc
   23894:	orr	r1, r0, r1
   23898:	movw	r0, #65280	; 0xff00
   2389c:	movt	r0, #3
   238a0:	str	r1, [sp, #16]
   238a4:	mov	r3, r0
   238a8:	and	r0, r0, r1, lsl #8
   238ac:	ldr	r1, [r9]
   238b0:	add	r1, r1, sl, lsl #3
   238b4:	ldr	r2, [r1, #4]
   238b8:	and	r2, r2, r7
   238bc:	orr	r0, r2, r0
   238c0:	str	r0, [r1, #4]
   238c4:	ldr	r0, [r9]
   238c8:	add	r1, r0, r5, lsl #3
   238cc:	add	r0, r0, sl, lsl #3
   238d0:	ldr	r1, [r1, #4]
   238d4:	ldr	r2, [r0, #4]
   238d8:	and	r1, r1, r3
   238dc:	orr	r1, r1, r2
   238e0:	str	r1, [r0, #4]
   238e4:	ldr	r0, [r9]
   238e8:	add	r0, r0, sl, lsl #3
   238ec:	ldr	r1, [r0, #4]
   238f0:	orr	r1, r1, #262144	; 0x40000
   238f4:	str	r1, [r0, #4]
   238f8:	mov	r1, sl
   238fc:	ldr	r0, [r9, #16]
   23900:	str	r5, [r0, sl, lsl #2]
   23904:	ldr	r0, [r9, #20]
   23908:	add	r0, r0, r6, lsl #2
   2390c:	bl	23b34 <ftello64@plt+0x122a8>
   23910:	mov	r1, #0
   23914:	cmp	r0, #0
   23918:	mov	r8, r5
   2391c:	bne	235e0 <ftello64@plt+0x11d54>
   23920:	b	23960 <ftello64@plt+0x120d4>
   23924:	sub	r1, r1, #1
   23928:	mov	sl, ip
   2392c:	bl	23b34 <ftello64@plt+0x122a8>
   23930:	ldr	r6, [sp, #4]
   23934:	cmp	r0, #0
   23938:	bne	23794 <ftello64@plt+0x11f08>
   2393c:	mov	r0, #12
   23940:	str	r0, [sp, #12]
   23944:	ldr	r0, [sp, #12]
   23948:	sub	sp, fp, #28
   2394c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23950:	mov	r0, #12
   23954:	cmp	r1, #2
   23958:	str	r0, [sp, #12]
   2395c:	beq	23978 <ftello64@plt+0x120ec>
   23960:	ldr	r0, [sp, #12]
   23964:	sub	sp, fp, #28
   23968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2396c:	ldr	r0, [r9, #12]
   23970:	ldr	r1, [r0, r8, lsl #2]
   23974:	str	r1, [r0, sl, lsl #2]
   23978:	mov	r0, #0
   2397c:	str	r0, [sp, #12]
   23980:	ldr	r0, [sp, #12]
   23984:	sub	sp, fp, #28
   23988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2398c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   23990:	add	fp, sp, #24
   23994:	mov	r8, #0
   23998:	cmp	r1, #0
   2399c:	beq	23b0c <ftello64@plt+0x12280>
   239a0:	mov	r5, r0
   239a4:	ldr	r0, [r1, #4]
   239a8:	mov	r9, r1
   239ac:	cmp	r0, #0
   239b0:	beq	23b0c <ftello64@plt+0x12280>
   239b4:	ldr	r1, [r5, #4]
   239b8:	ldr	r2, [r5]
   239bc:	add	r3, r1, r0, lsl #1
   239c0:	cmp	r2, r3
   239c4:	bge	239f4 <ftello64@plt+0x12168>
   239c8:	add	r7, r2, r0
   239cc:	ldr	r0, [r5, #8]
   239d0:	lsl	r1, r7, #3
   239d4:	bl	2e9bc <ftello64@plt+0x1d130>
   239d8:	cmp	r0, #0
   239dc:	beq	23b28 <ftello64@plt+0x1229c>
   239e0:	str	r0, [r5, #8]
   239e4:	lsl	r0, r7, #1
   239e8:	str	r0, [r5]
   239ec:	ldr	r1, [r5, #4]
   239f0:	ldr	r0, [r9, #4]
   239f4:	cmp	r1, #0
   239f8:	beq	23b14 <ftello64@plt+0x12288>
   239fc:	add	r7, r1, r0, lsl #1
   23a00:	sub	r1, r1, #1
   23a04:	sub	r0, r0, #1
   23a08:	orr	r2, r0, r1
   23a0c:	cmp	r2, #0
   23a10:	blt	23a74 <ftello64@plt+0x121e8>
   23a14:	ldr	r2, [r9, #8]
   23a18:	ldr	r3, [r5, #8]
   23a1c:	ldr	r4, [r2, r0, lsl #2]
   23a20:	ldr	r6, [r3, r1, lsl #2]
   23a24:	cmp	r6, r4
   23a28:	bne	23a44 <ftello64@plt+0x121b8>
   23a2c:	sub	r1, r1, #1
   23a30:	sub	r0, r0, #1
   23a34:	orr	r6, r0, r1
   23a38:	cmn	r6, #1
   23a3c:	bgt	23a1c <ftello64@plt+0x12190>
   23a40:	b	23a74 <ftello64@plt+0x121e8>
   23a44:	bge	23a64 <ftello64@plt+0x121d8>
   23a48:	sub	r7, r7, #1
   23a4c:	sub	r0, r0, #1
   23a50:	str	r4, [r3, r7, lsl #2]
   23a54:	orr	r6, r0, r1
   23a58:	cmn	r6, #1
   23a5c:	bgt	23a1c <ftello64@plt+0x12190>
   23a60:	b	23a74 <ftello64@plt+0x121e8>
   23a64:	sub	r1, r1, #1
   23a68:	orr	r6, r0, r1
   23a6c:	cmn	r6, #1
   23a70:	bgt	23a1c <ftello64@plt+0x12190>
   23a74:	cmp	r0, #0
   23a78:	blt	23a98 <ftello64@plt+0x1220c>
   23a7c:	add	r2, r0, #1
   23a80:	ldr	r0, [r5, #8]
   23a84:	ldr	r1, [r9, #8]
   23a88:	sub	r7, r7, r2
   23a8c:	lsl	r2, r2, #2
   23a90:	add	r0, r0, r7, lsl #2
   23a94:	bl	11580 <memcpy@plt>
   23a98:	ldr	r0, [r5, #4]
   23a9c:	ldr	r2, [r9, #4]
   23aa0:	sub	r1, r0, #1
   23aa4:	add	r3, r1, r2, lsl #1
   23aa8:	sub	r2, r3, r7
   23aac:	adds	r2, r2, #1
   23ab0:	beq	23b0c <ftello64@plt+0x12280>
   23ab4:	add	r0, r2, r0
   23ab8:	str	r0, [r5, #4]
   23abc:	ldr	r0, [r5, #8]
   23ac0:	ldr	r6, [r0, r1, lsl #2]
   23ac4:	ldr	r5, [r0, r3, lsl #2]
   23ac8:	cmp	r5, r6
   23acc:	ble	23ae8 <ftello64@plt+0x1225c>
   23ad0:	add	r6, r2, r1
   23ad4:	subs	r2, r2, #1
   23ad8:	sub	r3, r3, #1
   23adc:	str	r5, [r0, r6, lsl #2]
   23ae0:	bne	23ac0 <ftello64@plt+0x12234>
   23ae4:	b	23b0c <ftello64@plt+0x12280>
   23ae8:	add	r5, r2, r1
   23aec:	cmp	r1, #0
   23af0:	str	r6, [r0, r5, lsl #2]
   23af4:	sub	r6, r1, #1
   23af8:	mov	r1, r6
   23afc:	bgt	23ac0 <ftello64@plt+0x12234>
   23b00:	add	r1, r0, r7, lsl #2
   23b04:	lsl	r2, r2, #2
   23b08:	bl	11580 <memcpy@plt>
   23b0c:	mov	r0, r8
   23b10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23b14:	str	r0, [r5, #4]
   23b18:	ldr	r0, [r5, #8]
   23b1c:	ldr	r2, [r9, #4]
   23b20:	ldr	r1, [r9, #8]
   23b24:	b	23b04 <ftello64@plt+0x12278>
   23b28:	mov	r8, #12
   23b2c:	mov	r0, r8
   23b30:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23b34:	push	{r4, r5, r6, sl, fp, lr}
   23b38:	add	fp, sp, #16
   23b3c:	ldr	r2, [r0]
   23b40:	mov	r5, r1
   23b44:	mov	r4, r0
   23b48:	cmp	r2, #0
   23b4c:	beq	23b7c <ftello64@plt+0x122f0>
   23b50:	ldr	r1, [r4, #4]
   23b54:	cmp	r1, #0
   23b58:	bne	23bb8 <ftello64@plt+0x1232c>
   23b5c:	ldr	r0, [r4, #8]
   23b60:	str	r5, [r0]
   23b64:	ldr	r0, [r4, #4]
   23b68:	mov	r6, #1
   23b6c:	add	r0, r0, #1
   23b70:	str	r0, [r4, #4]
   23b74:	mov	r0, r6
   23b78:	pop	{r4, r5, r6, sl, fp, pc}
   23b7c:	mov	r6, #1
   23b80:	mov	r0, #4
   23b84:	str	r6, [r4]
   23b88:	str	r6, [r4, #4]
   23b8c:	bl	2e98c <ftello64@plt+0x1d100>
   23b90:	cmp	r0, #0
   23b94:	str	r0, [r4, #8]
   23b98:	strne	r5, [r0]
   23b9c:	movne	r0, r6
   23ba0:	popne	{r4, r5, r6, sl, fp, pc}
   23ba4:	mov	r6, #0
   23ba8:	mov	r0, r6
   23bac:	str	r6, [r4]
   23bb0:	str	r6, [r4, #4]
   23bb4:	pop	{r4, r5, r6, sl, fp, pc}
   23bb8:	cmp	r2, r1
   23bbc:	bne	23bf4 <ftello64@plt+0x12368>
   23bc0:	lsl	r0, r2, #1
   23bc4:	lsl	r1, r2, #3
   23bc8:	str	r0, [r4]
   23bcc:	ldr	r0, [r4, #8]
   23bd0:	bl	2e9bc <ftello64@plt+0x1d130>
   23bd4:	cmp	r0, #0
   23bd8:	beq	23c70 <ftello64@plt+0x123e4>
   23bdc:	str	r0, [r4, #8]
   23be0:	ldr	r1, [r4, #4]
   23be4:	ldr	r2, [r0]
   23be8:	cmp	r2, r5
   23bec:	bgt	23c04 <ftello64@plt+0x12378>
   23bf0:	b	23c38 <ftello64@plt+0x123ac>
   23bf4:	ldr	r0, [r4, #8]
   23bf8:	ldr	r2, [r0]
   23bfc:	cmp	r2, r5
   23c00:	ble	23c38 <ftello64@plt+0x123ac>
   23c04:	cmp	r1, #1
   23c08:	blt	23c68 <ftello64@plt+0x123dc>
   23c0c:	add	r2, r0, r1, lsl #2
   23c10:	add	r1, r1, #1
   23c14:	mov	r3, r2
   23c18:	ldr	r6, [r3, #-4]!
   23c1c:	sub	r1, r1, #1
   23c20:	cmp	r1, #1
   23c24:	str	r6, [r2]
   23c28:	mov	r2, r3
   23c2c:	bgt	23c18 <ftello64@plt+0x1238c>
   23c30:	sub	r1, r1, #1
   23c34:	b	23c68 <ftello64@plt+0x123dc>
   23c38:	add	r2, r0, r1, lsl #2
   23c3c:	ldr	r3, [r2, #-4]
   23c40:	cmp	r3, r5
   23c44:	ble	23c68 <ftello64@plt+0x123dc>
   23c48:	sub	r1, r1, #2
   23c4c:	str	r3, [r2]
   23c50:	sub	r1, r1, #1
   23c54:	ldr	r3, [r2, #-8]
   23c58:	sub	r2, r2, #4
   23c5c:	cmp	r3, r5
   23c60:	bgt	23c4c <ftello64@plt+0x123c0>
   23c64:	add	r1, r1, #2
   23c68:	str	r5, [r0, r1, lsl #2]
   23c6c:	b	23b64 <ftello64@plt+0x122d8>
   23c70:	mov	r6, #0
   23c74:	mov	r0, r6
   23c78:	pop	{r4, r5, r6, sl, fp, pc}
   23c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23c80:	add	fp, sp, #28
   23c84:	sub	sp, sp, #28
   23c88:	ldr	lr, [r2, #4]
   23c8c:	mov	sl, r0
   23c90:	cmp	lr, #0
   23c94:	beq	23e38 <ftello64@plt+0x125ac>
   23c98:	mov	r9, r3
   23c9c:	add	r7, lr, r3
   23ca0:	cmp	lr, #1
   23ca4:	str	r2, [sp, #20]
   23ca8:	blt	23d18 <ftello64@plt+0x1248c>
   23cac:	ldr	r6, [r2, #8]
   23cb0:	mov	r2, #0
   23cb4:	cmp	lr, #4
   23cb8:	bcc	23d00 <ftello64@plt+0x12474>
   23cbc:	mov	r0, #0
   23cc0:	bic	r2, lr, #3
   23cc4:	vdup.32	q8, r0
   23cc8:	mov	r3, r2
   23ccc:	mov	r0, r6
   23cd0:	vmov.32	d16[0], r7
   23cd4:	vld1.32	{d18-d19}, [r0]!
   23cd8:	subs	r3, r3, #4
   23cdc:	vadd.i32	q8, q9, q8
   23ce0:	bne	23cd4 <ftello64@plt+0x12448>
   23ce4:	vext.8	q9, q8, q8, #8
   23ce8:	cmp	lr, r2
   23cec:	vadd.i32	q8, q8, q9
   23cf0:	vdup.32	q9, d16[1]
   23cf4:	vadd.i32	q8, q8, q9
   23cf8:	vmov.32	r7, d16[0]
   23cfc:	beq	23d18 <ftello64@plt+0x1248c>
   23d00:	add	r0, r6, r2, lsl #2
   23d04:	sub	r2, lr, r2
   23d08:	ldr	r3, [r0], #4
   23d0c:	subs	r2, r2, #1
   23d10:	add	r7, r3, r7
   23d14:	bne	23d08 <ftello64@plt+0x1247c>
   23d18:	ldr	r2, [r1, #32]
   23d1c:	str	r1, [sp, #12]
   23d20:	ldr	r1, [r1, #68]	; 0x44
   23d24:	and	r1, r1, r7
   23d28:	add	r3, r1, r1, lsl #1
   23d2c:	ldr	r1, [r2, r3, lsl #2]
   23d30:	cmp	r1, #1
   23d34:	blt	23dc8 <ftello64@plt+0x1253c>
   23d38:	ldr	r0, [sp, #20]
   23d3c:	cmp	r0, #0
   23d40:	beq	23dc8 <ftello64@plt+0x1253c>
   23d44:	add	r2, r2, r3, lsl #2
   23d48:	sub	ip, lr, #1
   23d4c:	mov	r6, #0
   23d50:	ldr	r2, [r2, #8]
   23d54:	ldr	r8, [r2, r6, lsl #2]
   23d58:	ldr	r3, [r8]
   23d5c:	cmp	r3, r7
   23d60:	bne	23dbc <ftello64@plt+0x12530>
   23d64:	ldrb	r3, [r8, #52]	; 0x34
   23d68:	and	r3, r3, #15
   23d6c:	cmp	r3, r9
   23d70:	bne	23dbc <ftello64@plt+0x12530>
   23d74:	ldr	r4, [r8, #40]	; 0x28
   23d78:	cmp	r4, #0
   23d7c:	beq	23dbc <ftello64@plt+0x12530>
   23d80:	ldr	r3, [r4, #4]
   23d84:	cmp	r3, lr
   23d88:	bne	23dbc <ftello64@plt+0x12530>
   23d8c:	mov	r3, ip
   23d90:	add	r5, r3, #1
   23d94:	cmp	r5, #1
   23d98:	blt	245d8 <ftello64@plt+0x12d4c>
   23d9c:	ldr	r0, [sp, #20]
   23da0:	ldr	r5, [r0, #8]
   23da4:	ldr	r0, [r4, #8]
   23da8:	ldr	r5, [r5, r3, lsl #2]
   23dac:	ldr	r0, [r0, r3, lsl #2]
   23db0:	sub	r3, r3, #1
   23db4:	cmp	r0, r5
   23db8:	beq	23d90 <ftello64@plt+0x12504>
   23dbc:	add	r6, r6, #1
   23dc0:	cmp	r6, r1
   23dc4:	blt	23d54 <ftello64@plt+0x124c8>
   23dc8:	mov	r0, #56	; 0x38
   23dcc:	mov	r1, #1
   23dd0:	bl	2e938 <ftello64@plt+0x1d0ac>
   23dd4:	cmp	r0, #0
   23dd8:	beq	24610 <ftello64@plt+0x12d84>
   23ddc:	ldr	ip, [sp, #20]
   23de0:	str	sl, [sp]
   23de4:	add	lr, r0, #4
   23de8:	mov	r8, r0
   23dec:	str	lr, [sp, #8]
   23df0:	ldr	sl, [ip, #4]
   23df4:	cmp	sl, #1
   23df8:	str	sl, [r0, #8]
   23dfc:	blt	23e4c <ftello64@plt+0x125c0>
   23e00:	lsl	r0, sl, #2
   23e04:	str	sl, [r8, #4]
   23e08:	bl	2e98c <ftello64@plt+0x1d100>
   23e0c:	cmp	r0, #0
   23e10:	str	r0, [r8, #12]
   23e14:	beq	24628 <ftello64@plt+0x12d9c>
   23e18:	ldr	r4, [sp, #20]
   23e1c:	ldr	sl, [r4, #4]
   23e20:	ldr	r1, [r4, #8]
   23e24:	lsl	r2, sl, #2
   23e28:	bl	11580 <memcpy@plt>
   23e2c:	ldr	lr, [sp, #8]
   23e30:	mov	ip, r4
   23e34:	b	23e5c <ftello64@plt+0x125d0>
   23e38:	mov	r8, #0
   23e3c:	str	r8, [sl]
   23e40:	mov	r0, r8
   23e44:	sub	sp, fp, #28
   23e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23e4c:	mov	r0, #0
   23e50:	str	r0, [lr]
   23e54:	str	r0, [lr, #4]
   23e58:	str	r0, [lr, #8]
   23e5c:	mov	r2, r8
   23e60:	and	r1, r9, #15
   23e64:	cmp	sl, #1
   23e68:	ldrb	r0, [r2, #52]!	; 0x34
   23e6c:	and	r0, r0, #240	; 0xf0
   23e70:	str	lr, [r2, #-12]
   23e74:	str	r2, [sp, #24]
   23e78:	orr	r0, r0, r1
   23e7c:	strb	r0, [r2]
   23e80:	ldr	r0, [sp, #12]
   23e84:	blt	245c4 <ftello64@plt+0x12d38>
   23e88:	and	r1, r9, #4
   23e8c:	tst	r9, #1
   23e90:	str	r1, [sp, #4]
   23e94:	and	r1, r9, #2
   23e98:	bne	24068 <ftello64@plt+0x127dc>
   23e9c:	cmp	r1, #0
   23ea0:	bne	24234 <ftello64@plt+0x129a8>
   23ea4:	movw	r1, #65280	; 0xff00
   23ea8:	mov	r6, #0
   23eac:	mov	r9, #0
   23eb0:	movt	r1, #3
   23eb4:	add	r1, r1, #255	; 0xff
   23eb8:	str	r1, [sp, #16]
   23ebc:	b	23fb4 <ftello64@plt+0x12728>
   23ec0:	mov	r0, #12
   23ec4:	bl	2e98c <ftello64@plt+0x1d100>
   23ec8:	cmp	r0, #0
   23ecc:	beq	245e4 <ftello64@plt+0x12d58>
   23ed0:	ldr	ip, [sp, #20]
   23ed4:	str	r0, [r8, #40]	; 0x28
   23ed8:	mov	r5, r0
   23edc:	ldr	sl, [ip, #4]
   23ee0:	cmp	sl, #0
   23ee4:	str	sl, [r0, #4]
   23ee8:	ble	23f20 <ftello64@plt+0x12694>
   23eec:	lsl	r0, sl, #2
   23ef0:	str	sl, [r5]
   23ef4:	bl	2e98c <ftello64@plt+0x1d100>
   23ef8:	cmp	r0, #0
   23efc:	str	r0, [r5, #8]
   23f00:	beq	245f4 <ftello64@plt+0x12d68>
   23f04:	ldr	r5, [sp, #20]
   23f08:	ldr	sl, [r5, #4]
   23f0c:	ldr	r1, [r5, #8]
   23f10:	lsl	r2, sl, #2
   23f14:	bl	11580 <memcpy@plt>
   23f18:	mov	ip, r5
   23f1c:	b	23f30 <ftello64@plt+0x126a4>
   23f20:	mov	r0, #0
   23f24:	str	r0, [r5]
   23f28:	str	r0, [r5, #4]
   23f2c:	str	r0, [r5, #8]
   23f30:	ldr	r1, [sp, #24]
   23f34:	ldr	lr, [sp, #8]
   23f38:	mov	r9, #0
   23f3c:	ldrb	r0, [r1]
   23f40:	orr	r0, r0, #128	; 0x80
   23f44:	strb	r0, [r1]
   23f48:	ldr	r0, [sp, #12]
   23f4c:	tst	r4, #4352	; 0x1100
   23f50:	beq	24044 <ftello64@plt+0x127b8>
   23f54:	sub	r1, r6, r9
   23f58:	cmp	r1, #0
   23f5c:	ldrge	r2, [r8, #8]
   23f60:	cmpge	r2, r1
   23f64:	bgt	23f7c <ftello64@plt+0x126f0>
   23f68:	add	r9, r9, #1
   23f6c:	add	r6, r6, #1
   23f70:	cmp	r6, sl
   23f74:	blt	23fb4 <ftello64@plt+0x12728>
   23f78:	b	245c4 <ftello64@plt+0x12d38>
   23f7c:	sub	r2, r2, #1
   23f80:	cmp	r2, r1
   23f84:	str	r2, [r8, #8]
   23f88:	ble	23f68 <ftello64@plt+0x126dc>
   23f8c:	ldr	r2, [r8, #12]
   23f90:	add	r3, r2, r1, lsl #2
   23f94:	ldr	r3, [r3, #4]
   23f98:	str	r3, [r2, r1, lsl #2]
   23f9c:	add	r1, r1, #1
   23fa0:	ldr	r3, [r8, #8]
   23fa4:	cmp	r1, r3
   23fa8:	blt	23f90 <ftello64@plt+0x12704>
   23fac:	ldr	sl, [ip, #4]
   23fb0:	b	23f68 <ftello64@plt+0x126dc>
   23fb4:	ldr	r1, [ip, #8]
   23fb8:	ldr	r2, [r0]
   23fbc:	ldr	r1, [r1, r6, lsl #2]
   23fc0:	add	r1, r2, r1, lsl #3
   23fc4:	ldr	r4, [r1, #4]
   23fc8:	ldr	r1, [sp, #16]
   23fcc:	and	r1, r4, r1
   23fd0:	cmp	r1, #1
   23fd4:	beq	24058 <ftello64@plt+0x127cc>
   23fd8:	ldr	r5, [sp, #24]
   23fdc:	mov	r2, #32
   23fe0:	movw	r1, #65280	; 0xff00
   23fe4:	and	r2, r2, r4, lsr #15
   23fe8:	movt	r1, #3
   23fec:	and	r1, r4, r1
   23ff0:	ldrb	r3, [r5]
   23ff4:	orr	r2, r3, r2
   23ff8:	uxtb	r3, r4
   23ffc:	cmp	r3, #4
   24000:	strb	r2, [r5]
   24004:	beq	24018 <ftello64@plt+0x1278c>
   24008:	cmp	r3, #2
   2400c:	bne	24028 <ftello64@plt+0x1279c>
   24010:	mov	r3, #16
   24014:	b	2401c <ftello64@plt+0x12790>
   24018:	mov	r3, #64	; 0x40
   2401c:	orr	r2, r2, r3
   24020:	ldr	r3, [sp, #24]
   24024:	strb	r2, [r3]
   24028:	cmp	r1, #0
   2402c:	beq	24058 <ftello64@plt+0x127cc>
   24030:	ldr	r1, [r8, #40]	; 0x28
   24034:	cmp	r1, lr
   24038:	beq	23ec0 <ftello64@plt+0x12634>
   2403c:	tst	r4, #4352	; 0x1100
   24040:	bne	23f54 <ftello64@plt+0x126c8>
   24044:	ldr	r1, [sp, #4]
   24048:	cmp	r1, #0
   2404c:	bne	24058 <ftello64@plt+0x127cc>
   24050:	ands	r1, r4, #16384	; 0x4000
   24054:	bne	23f54 <ftello64@plt+0x126c8>
   24058:	add	r6, r6, #1
   2405c:	cmp	r6, sl
   24060:	blt	23fb4 <ftello64@plt+0x12728>
   24064:	b	245c4 <ftello64@plt+0x12d38>
   24068:	cmp	r1, #0
   2406c:	bne	243f8 <ftello64@plt+0x12b6c>
   24070:	movw	r1, #65280	; 0xff00
   24074:	mov	r6, #0
   24078:	mov	r9, #0
   2407c:	movt	r1, #3
   24080:	add	r1, r1, #255	; 0xff
   24084:	str	r1, [sp, #16]
   24088:	b	24180 <ftello64@plt+0x128f4>
   2408c:	mov	r0, #12
   24090:	bl	2e98c <ftello64@plt+0x1d100>
   24094:	cmp	r0, #0
   24098:	beq	245e4 <ftello64@plt+0x12d58>
   2409c:	ldr	ip, [sp, #20]
   240a0:	str	r0, [r8, #40]	; 0x28
   240a4:	mov	r5, r0
   240a8:	ldr	sl, [ip, #4]
   240ac:	cmp	sl, #0
   240b0:	str	sl, [r0, #4]
   240b4:	ble	240ec <ftello64@plt+0x12860>
   240b8:	lsl	r0, sl, #2
   240bc:	str	sl, [r5]
   240c0:	bl	2e98c <ftello64@plt+0x1d100>
   240c4:	cmp	r0, #0
   240c8:	str	r0, [r5, #8]
   240cc:	beq	245f4 <ftello64@plt+0x12d68>
   240d0:	ldr	r5, [sp, #20]
   240d4:	ldr	sl, [r5, #4]
   240d8:	ldr	r1, [r5, #8]
   240dc:	lsl	r2, sl, #2
   240e0:	bl	11580 <memcpy@plt>
   240e4:	mov	ip, r5
   240e8:	b	240fc <ftello64@plt+0x12870>
   240ec:	mov	r0, #0
   240f0:	str	r0, [r5]
   240f4:	str	r0, [r5, #4]
   240f8:	str	r0, [r5, #8]
   240fc:	ldr	r1, [sp, #24]
   24100:	ldr	lr, [sp, #8]
   24104:	mov	r9, #0
   24108:	ldrb	r0, [r1]
   2410c:	orr	r0, r0, #128	; 0x80
   24110:	strb	r0, [r1]
   24114:	ldr	r0, [sp, #12]
   24118:	tst	r4, #4608	; 0x1200
   2411c:	beq	24210 <ftello64@plt+0x12984>
   24120:	sub	r1, r6, r9
   24124:	cmp	r1, #0
   24128:	ldrge	r2, [r8, #8]
   2412c:	cmpge	r2, r1
   24130:	bgt	24148 <ftello64@plt+0x128bc>
   24134:	add	r9, r9, #1
   24138:	add	r6, r6, #1
   2413c:	cmp	r6, sl
   24140:	blt	24180 <ftello64@plt+0x128f4>
   24144:	b	245c4 <ftello64@plt+0x12d38>
   24148:	sub	r2, r2, #1
   2414c:	cmp	r2, r1
   24150:	str	r2, [r8, #8]
   24154:	ble	24134 <ftello64@plt+0x128a8>
   24158:	ldr	r2, [r8, #12]
   2415c:	add	r3, r2, r1, lsl #2
   24160:	ldr	r3, [r3, #4]
   24164:	str	r3, [r2, r1, lsl #2]
   24168:	add	r1, r1, #1
   2416c:	ldr	r3, [r8, #8]
   24170:	cmp	r1, r3
   24174:	blt	2415c <ftello64@plt+0x128d0>
   24178:	ldr	sl, [ip, #4]
   2417c:	b	24134 <ftello64@plt+0x128a8>
   24180:	ldr	r1, [ip, #8]
   24184:	ldr	r2, [r0]
   24188:	ldr	r1, [r1, r6, lsl #2]
   2418c:	add	r1, r2, r1, lsl #3
   24190:	ldr	r4, [r1, #4]
   24194:	ldr	r1, [sp, #16]
   24198:	and	r1, r4, r1
   2419c:	cmp	r1, #1
   241a0:	beq	24224 <ftello64@plt+0x12998>
   241a4:	ldr	r5, [sp, #24]
   241a8:	mov	r2, #32
   241ac:	movw	r1, #65280	; 0xff00
   241b0:	and	r2, r2, r4, lsr #15
   241b4:	movt	r1, #3
   241b8:	and	r1, r4, r1
   241bc:	ldrb	r3, [r5]
   241c0:	orr	r2, r3, r2
   241c4:	uxtb	r3, r4
   241c8:	cmp	r3, #4
   241cc:	strb	r2, [r5]
   241d0:	beq	241e4 <ftello64@plt+0x12958>
   241d4:	cmp	r3, #2
   241d8:	bne	241f4 <ftello64@plt+0x12968>
   241dc:	mov	r3, #16
   241e0:	b	241e8 <ftello64@plt+0x1295c>
   241e4:	mov	r3, #64	; 0x40
   241e8:	orr	r2, r2, r3
   241ec:	ldr	r3, [sp, #24]
   241f0:	strb	r2, [r3]
   241f4:	cmp	r1, #0
   241f8:	beq	24224 <ftello64@plt+0x12998>
   241fc:	ldr	r1, [r8, #40]	; 0x28
   24200:	cmp	r1, lr
   24204:	beq	2408c <ftello64@plt+0x12800>
   24208:	tst	r4, #4608	; 0x1200
   2420c:	bne	24120 <ftello64@plt+0x12894>
   24210:	ldr	r1, [sp, #4]
   24214:	cmp	r1, #0
   24218:	bne	24224 <ftello64@plt+0x12998>
   2421c:	ands	r1, r4, #16384	; 0x4000
   24220:	bne	24120 <ftello64@plt+0x12894>
   24224:	add	r6, r6, #1
   24228:	cmp	r6, sl
   2422c:	blt	24180 <ftello64@plt+0x128f4>
   24230:	b	245c4 <ftello64@plt+0x12d38>
   24234:	movw	r1, #65280	; 0xff00
   24238:	mov	r6, #0
   2423c:	mov	r9, #0
   24240:	movt	r1, #3
   24244:	add	r1, r1, #255	; 0xff
   24248:	str	r1, [sp, #16]
   2424c:	b	24344 <ftello64@plt+0x12ab8>
   24250:	mov	r0, #12
   24254:	bl	2e98c <ftello64@plt+0x1d100>
   24258:	cmp	r0, #0
   2425c:	beq	245e4 <ftello64@plt+0x12d58>
   24260:	ldr	ip, [sp, #20]
   24264:	str	r0, [r8, #40]	; 0x28
   24268:	mov	r5, r0
   2426c:	ldr	sl, [ip, #4]
   24270:	cmp	sl, #0
   24274:	str	sl, [r0, #4]
   24278:	ble	242b0 <ftello64@plt+0x12a24>
   2427c:	lsl	r0, sl, #2
   24280:	str	sl, [r5]
   24284:	bl	2e98c <ftello64@plt+0x1d100>
   24288:	cmp	r0, #0
   2428c:	str	r0, [r5, #8]
   24290:	beq	245f4 <ftello64@plt+0x12d68>
   24294:	ldr	r5, [sp, #20]
   24298:	ldr	sl, [r5, #4]
   2429c:	ldr	r1, [r5, #8]
   242a0:	lsl	r2, sl, #2
   242a4:	bl	11580 <memcpy@plt>
   242a8:	mov	ip, r5
   242ac:	b	242c0 <ftello64@plt+0x12a34>
   242b0:	mov	r0, #0
   242b4:	str	r0, [r5]
   242b8:	str	r0, [r5, #4]
   242bc:	str	r0, [r5, #8]
   242c0:	ldr	r1, [sp, #24]
   242c4:	ldr	lr, [sp, #8]
   242c8:	mov	r9, #0
   242cc:	ldrb	r0, [r1]
   242d0:	orr	r0, r0, #128	; 0x80
   242d4:	strb	r0, [r1]
   242d8:	ldr	r0, [sp, #12]
   242dc:	tst	r4, #256	; 0x100
   242e0:	beq	243d4 <ftello64@plt+0x12b48>
   242e4:	sub	r1, r6, r9
   242e8:	cmp	r1, #0
   242ec:	ldrge	r2, [r8, #8]
   242f0:	cmpge	r2, r1
   242f4:	bgt	2430c <ftello64@plt+0x12a80>
   242f8:	add	r9, r9, #1
   242fc:	add	r6, r6, #1
   24300:	cmp	r6, sl
   24304:	blt	24344 <ftello64@plt+0x12ab8>
   24308:	b	245c4 <ftello64@plt+0x12d38>
   2430c:	sub	r2, r2, #1
   24310:	cmp	r2, r1
   24314:	str	r2, [r8, #8]
   24318:	ble	242f8 <ftello64@plt+0x12a6c>
   2431c:	ldr	r2, [r8, #12]
   24320:	add	r3, r2, r1, lsl #2
   24324:	ldr	r3, [r3, #4]
   24328:	str	r3, [r2, r1, lsl #2]
   2432c:	add	r1, r1, #1
   24330:	ldr	r3, [r8, #8]
   24334:	cmp	r1, r3
   24338:	blt	24320 <ftello64@plt+0x12a94>
   2433c:	ldr	sl, [ip, #4]
   24340:	b	242f8 <ftello64@plt+0x12a6c>
   24344:	ldr	r1, [ip, #8]
   24348:	ldr	r2, [r0]
   2434c:	ldr	r1, [r1, r6, lsl #2]
   24350:	add	r1, r2, r1, lsl #3
   24354:	ldr	r4, [r1, #4]
   24358:	ldr	r1, [sp, #16]
   2435c:	and	r1, r4, r1
   24360:	cmp	r1, #1
   24364:	beq	243e8 <ftello64@plt+0x12b5c>
   24368:	ldr	r5, [sp, #24]
   2436c:	mov	r2, #32
   24370:	movw	r1, #65280	; 0xff00
   24374:	and	r2, r2, r4, lsr #15
   24378:	movt	r1, #3
   2437c:	and	r1, r4, r1
   24380:	ldrb	r3, [r5]
   24384:	orr	r2, r3, r2
   24388:	uxtb	r3, r4
   2438c:	cmp	r3, #4
   24390:	strb	r2, [r5]
   24394:	beq	243a8 <ftello64@plt+0x12b1c>
   24398:	cmp	r3, #2
   2439c:	bne	243b8 <ftello64@plt+0x12b2c>
   243a0:	mov	r3, #16
   243a4:	b	243ac <ftello64@plt+0x12b20>
   243a8:	mov	r3, #64	; 0x40
   243ac:	orr	r2, r2, r3
   243b0:	ldr	r3, [sp, #24]
   243b4:	strb	r2, [r3]
   243b8:	cmp	r1, #0
   243bc:	beq	243e8 <ftello64@plt+0x12b5c>
   243c0:	ldr	r1, [r8, #40]	; 0x28
   243c4:	cmp	r1, lr
   243c8:	beq	24250 <ftello64@plt+0x129c4>
   243cc:	tst	r4, #256	; 0x100
   243d0:	bne	242e4 <ftello64@plt+0x12a58>
   243d4:	ldr	r1, [sp, #4]
   243d8:	cmp	r1, #0
   243dc:	bne	243e8 <ftello64@plt+0x12b5c>
   243e0:	ands	r1, r4, #16384	; 0x4000
   243e4:	bne	242e4 <ftello64@plt+0x12a58>
   243e8:	add	r6, r6, #1
   243ec:	cmp	r6, sl
   243f0:	blt	24344 <ftello64@plt+0x12ab8>
   243f4:	b	245c4 <ftello64@plt+0x12d38>
   243f8:	movw	r1, #65280	; 0xff00
   243fc:	mov	r9, #0
   24400:	mov	r5, #0
   24404:	movt	r1, #3
   24408:	add	r1, r1, #255	; 0xff
   2440c:	str	r1, [sp, #16]
   24410:	ldr	r1, [ip, #8]
   24414:	ldr	r2, [r0]
   24418:	ldr	r1, [r1, r9, lsl #2]
   2441c:	add	r1, r2, r1, lsl #3
   24420:	ldr	r6, [r1, #4]
   24424:	ldr	r1, [sp, #16]
   24428:	and	r1, r6, r1
   2442c:	cmp	r1, #1
   24430:	beq	244b4 <ftello64@plt+0x12c28>
   24434:	ldr	r4, [sp, #24]
   24438:	mov	r2, #32
   2443c:	movw	r1, #65280	; 0xff00
   24440:	and	r2, r2, r6, lsr #15
   24444:	movt	r1, #3
   24448:	and	r1, r6, r1
   2444c:	ldrb	r3, [r4]
   24450:	orr	r2, r3, r2
   24454:	uxtb	r3, r6
   24458:	cmp	r3, #2
   2445c:	strb	r2, [r4]
   24460:	beq	24474 <ftello64@plt+0x12be8>
   24464:	cmp	r3, #4
   24468:	bne	24484 <ftello64@plt+0x12bf8>
   2446c:	mov	r3, #64	; 0x40
   24470:	b	24478 <ftello64@plt+0x12bec>
   24474:	mov	r3, #16
   24478:	orr	r2, r2, r3
   2447c:	ldr	r3, [sp, #24]
   24480:	strb	r2, [r3]
   24484:	cmp	r1, #0
   24488:	beq	244b4 <ftello64@plt+0x12c28>
   2448c:	ldr	r1, [r8, #40]	; 0x28
   24490:	cmp	r1, lr
   24494:	beq	244c4 <ftello64@plt+0x12c38>
   24498:	tst	r6, #512	; 0x200
   2449c:	bne	24558 <ftello64@plt+0x12ccc>
   244a0:	ldr	r1, [sp, #4]
   244a4:	cmp	r1, #0
   244a8:	bne	244b4 <ftello64@plt+0x12c28>
   244ac:	ands	r1, r6, #16384	; 0x4000
   244b0:	bne	24558 <ftello64@plt+0x12ccc>
   244b4:	add	r9, r9, #1
   244b8:	cmp	r9, sl
   244bc:	blt	24410 <ftello64@plt+0x12b84>
   244c0:	b	245c4 <ftello64@plt+0x12d38>
   244c4:	mov	r0, #12
   244c8:	bl	2e98c <ftello64@plt+0x1d100>
   244cc:	cmp	r0, #0
   244d0:	beq	245e4 <ftello64@plt+0x12d58>
   244d4:	ldr	ip, [sp, #20]
   244d8:	str	r0, [r8, #40]	; 0x28
   244dc:	mov	r5, r0
   244e0:	ldr	sl, [ip, #4]
   244e4:	cmp	sl, #1
   244e8:	str	sl, [r0, #4]
   244ec:	blt	24524 <ftello64@plt+0x12c98>
   244f0:	lsl	r0, sl, #2
   244f4:	str	sl, [r5]
   244f8:	bl	2e98c <ftello64@plt+0x1d100>
   244fc:	cmp	r0, #0
   24500:	str	r0, [r5, #8]
   24504:	beq	245f4 <ftello64@plt+0x12d68>
   24508:	ldr	r4, [sp, #20]
   2450c:	ldr	sl, [r4, #4]
   24510:	ldr	r1, [r4, #8]
   24514:	lsl	r2, sl, #2
   24518:	bl	11580 <memcpy@plt>
   2451c:	mov	ip, r4
   24520:	b	24534 <ftello64@plt+0x12ca8>
   24524:	mov	r0, #0
   24528:	str	r0, [r5]
   2452c:	str	r0, [r5, #4]
   24530:	str	r0, [r5, #8]
   24534:	ldr	r1, [sp, #24]
   24538:	ldr	lr, [sp, #8]
   2453c:	mov	r5, #0
   24540:	ldrb	r0, [r1]
   24544:	orr	r0, r0, #128	; 0x80
   24548:	strb	r0, [r1]
   2454c:	ldr	r0, [sp, #12]
   24550:	tst	r6, #512	; 0x200
   24554:	beq	244a0 <ftello64@plt+0x12c14>
   24558:	sub	r1, r9, r5
   2455c:	cmp	r1, #0
   24560:	ldrge	r2, [r8, #8]
   24564:	cmpge	r2, r1
   24568:	bgt	24580 <ftello64@plt+0x12cf4>
   2456c:	add	r5, r5, #1
   24570:	add	r9, r9, #1
   24574:	cmp	r9, sl
   24578:	blt	24410 <ftello64@plt+0x12b84>
   2457c:	b	245c4 <ftello64@plt+0x12d38>
   24580:	sub	r2, r2, #1
   24584:	cmp	r2, r1
   24588:	str	r2, [r8, #8]
   2458c:	ble	2456c <ftello64@plt+0x12ce0>
   24590:	ldr	r2, [r8, #12]
   24594:	add	r3, r2, r1, lsl #2
   24598:	ldr	r3, [r3, #4]
   2459c:	str	r3, [r2, r1, lsl #2]
   245a0:	add	r1, r1, #1
   245a4:	ldr	r3, [r8, #8]
   245a8:	cmp	r1, r3
   245ac:	blt	24594 <ftello64@plt+0x12d08>
   245b0:	ldr	sl, [ip, #4]
   245b4:	add	r5, r5, #1
   245b8:	add	r9, r9, #1
   245bc:	cmp	r9, sl
   245c0:	blt	24410 <ftello64@plt+0x12b84>
   245c4:	mov	r1, r8
   245c8:	mov	r2, r7
   245cc:	bl	24640 <ftello64@plt+0x12db4>
   245d0:	cmp	r0, #0
   245d4:	bne	245e4 <ftello64@plt+0x12d58>
   245d8:	mov	r0, r8
   245dc:	sub	sp, fp, #28
   245e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   245e4:	mov	r0, r8
   245e8:	bl	1dbd0 <ftello64@plt+0xc344>
   245ec:	ldr	sl, [sp]
   245f0:	b	24610 <ftello64@plt+0x12d84>
   245f4:	ldr	sl, [sp]
   245f8:	add	r0, r5, #4
   245fc:	mov	r1, #0
   24600:	str	r1, [r0]
   24604:	mov	r0, r8
   24608:	str	r1, [r5]
   2460c:	bl	1dbd0 <ftello64@plt+0xc344>
   24610:	mov	r0, #12
   24614:	mov	r8, #0
   24618:	str	r0, [sl]
   2461c:	mov	r0, r8
   24620:	sub	sp, fp, #28
   24624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24628:	mov	r0, #0
   2462c:	str	r0, [r8, #4]
   24630:	str	r0, [r8, #8]
   24634:	mov	r0, r8
   24638:	bl	15bb8 <ftello64@plt+0x432c>
   2463c:	b	245ec <ftello64@plt+0x12d60>
   24640:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24644:	add	fp, sp, #28
   24648:	sub	sp, sp, #4
   2464c:	str	r2, [r1]
   24650:	mov	r4, r1
   24654:	mov	r7, r0
   24658:	mov	r0, #0
   2465c:	mov	r9, r2
   24660:	ldr	r1, [r1, #8]
   24664:	str	r1, [r4, #16]
   24668:	str	r0, [r4, #20]
   2466c:	lsl	r0, r1, #2
   24670:	bl	2e98c <ftello64@plt+0x1d100>
   24674:	mov	r8, #12
   24678:	cmp	r0, #0
   2467c:	str	r0, [r4, #24]
   24680:	beq	24740 <ftello64@plt+0x12eb4>
   24684:	ldr	r1, [r4, #8]
   24688:	cmp	r1, #1
   2468c:	blt	24700 <ftello64@plt+0x12e74>
   24690:	mov	r5, #0
   24694:	mov	sl, #2
   24698:	ldr	r2, [r4, #12]
   2469c:	ldr	r6, [r2, r5, lsl #2]
   246a0:	ldr	r2, [r7]
   246a4:	add	r2, r2, r6, lsl #3
   246a8:	ldrb	r2, [r2, #4]
   246ac:	tst	r2, #8
   246b0:	bne	246f4 <ftello64@plt+0x12e68>
   246b4:	ldr	r2, [r4, #16]
   246b8:	ldr	r1, [r4, #20]
   246bc:	cmp	r2, r1
   246c0:	bne	246e4 <ftello64@plt+0x12e58>
   246c4:	add	r1, sl, r2, lsl #1
   246c8:	str	r1, [r4, #16]
   246cc:	lsl	r1, r1, #2
   246d0:	bl	2e9bc <ftello64@plt+0x1d130>
   246d4:	cmp	r0, #0
   246d8:	beq	24740 <ftello64@plt+0x12eb4>
   246dc:	str	r0, [r4, #24]
   246e0:	ldr	r1, [r4, #20]
   246e4:	add	r2, r1, #1
   246e8:	str	r2, [r4, #20]
   246ec:	str	r6, [r0, r1, lsl #2]
   246f0:	ldr	r1, [r4, #8]
   246f4:	add	r5, r5, #1
   246f8:	cmp	r5, r1
   246fc:	blt	24698 <ftello64@plt+0x12e0c>
   24700:	ldr	r1, [r7, #68]	; 0x44
   24704:	ldr	r0, [r7, #32]
   24708:	and	r1, r1, r9
   2470c:	mov	r5, r0
   24710:	add	r2, r1, r1, lsl #1
   24714:	ldr	r1, [r5, r2, lsl #2]!
   24718:	mov	r6, r5
   2471c:	ldr	r3, [r6, #4]!
   24720:	cmp	r3, r1
   24724:	ble	2474c <ftello64@plt+0x12ec0>
   24728:	add	r0, r0, r2, lsl #2
   2472c:	ldr	r0, [r0, #8]
   24730:	add	r2, r1, #1
   24734:	mov	r8, #0
   24738:	str	r2, [r5]
   2473c:	str	r4, [r0, r1, lsl #2]
   24740:	mov	r0, r8
   24744:	sub	sp, fp, #28
   24748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2474c:	add	r7, r0, r2, lsl #2
   24750:	mov	r2, #2
   24754:	ldr	r0, [r7, #8]!
   24758:	add	r9, r2, r1, lsl #1
   2475c:	lsl	r1, r9, #2
   24760:	bl	2e9bc <ftello64@plt+0x1d130>
   24764:	cmp	r0, #0
   24768:	beq	24740 <ftello64@plt+0x12eb4>
   2476c:	str	r0, [r7]
   24770:	str	r9, [r6]
   24774:	ldr	r1, [r5]
   24778:	b	24730 <ftello64@plt+0x12ea4>
   2477c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24780:	add	fp, sp, #28
   24784:	sub	sp, sp, #36	; 0x24
   24788:	mov	r4, r0
   2478c:	ldr	r0, [r0, #24]
   24790:	mov	r6, r2
   24794:	mov	r9, r1
   24798:	cmp	r0, r1
   2479c:	ble	249b8 <ftello64@plt+0x1312c>
   247a0:	ldr	r0, [r4, #80]	; 0x50
   247a4:	mov	r1, #4
   247a8:	mov	r5, r9
   247ac:	cmp	r0, #2
   247b0:	movge	r0, #0
   247b4:	strge	r0, [r4, #16]
   247b8:	strge	r0, [r4, #20]
   247bc:	mov	r0, #0
   247c0:	tst	r6, #1
   247c4:	str	r0, [r4, #24]
   247c8:	str	r0, [r4, #28]
   247cc:	str	r0, [r4, #32]
   247d0:	strb	r0, [r4, #76]	; 0x4c
   247d4:	movweq	r1, #6
   247d8:	ldr	r2, [r4, #44]	; 0x2c
   247dc:	ldr	r3, [r4, #52]	; 0x34
   247e0:	str	r2, [r4, #48]	; 0x30
   247e4:	str	r3, [r4, #56]	; 0x38
   247e8:	str	r1, [r4, #60]	; 0x3c
   247ec:	ldrb	r1, [r4, #75]	; 0x4b
   247f0:	cmp	r1, #0
   247f4:	ldreq	r1, [r4]
   247f8:	streq	r1, [r4, #4]
   247fc:	cmp	r5, #0
   24800:	beq	24934 <ftello64@plt+0x130a8>
   24804:	ldr	r1, [r4, #32]
   24808:	cmp	r5, r1
   2480c:	bge	249c8 <ftello64@plt+0x1313c>
   24810:	ldrb	r0, [r4, #76]	; 0x4c
   24814:	cmp	r0, #0
   24818:	bne	24b78 <ftello64@plt+0x132ec>
   2481c:	cmp	r5, #0
   24820:	ble	24864 <ftello64@plt+0x12fd8>
   24824:	ldr	r1, [r4, #48]	; 0x30
   24828:	sub	r0, r5, #1
   2482c:	cmp	r1, r0
   24830:	beq	24c40 <ftello64@plt+0x133b4>
   24834:	ldr	r1, [r4, #80]	; 0x50
   24838:	cmp	r1, #2
   2483c:	blt	2487c <ftello64@plt+0x12ff0>
   24840:	ldr	r0, [r4, #8]
   24844:	mov	r1, r5
   24848:	sub	r0, r0, #4
   2484c:	ldr	r6, [r0, r1, lsl #2]
   24850:	cmn	r6, #1
   24854:	bne	248b0 <ftello64@plt+0x13024>
   24858:	sub	r1, r1, #1
   2485c:	cmp	r1, #0
   24860:	bgt	2484c <ftello64@plt+0x12fc0>
   24864:	ldr	r1, [r4, #60]	; 0x3c
   24868:	str	r1, [r4, #60]	; 0x3c
   2486c:	ldr	r0, [r4, #80]	; 0x50
   24870:	cmp	r0, #2
   24874:	bge	248e4 <ftello64@plt+0x13058>
   24878:	b	248fc <ftello64@plt+0x13070>
   2487c:	ldr	r1, [r4, #4]
   24880:	ldr	r2, [r4, #68]	; 0x44
   24884:	ldrb	r0, [r1, r0]
   24888:	ubfx	r1, r0, #5, #3
   2488c:	and	r3, r0, #31
   24890:	ldr	r2, [r2, r1, lsl #2]
   24894:	mov	r1, #1
   24898:	tst	r2, r1, lsl r3
   2489c:	bne	248d4 <ftello64@plt+0x13048>
   248a0:	mov	r1, #0
   248a4:	cmp	r0, #10
   248a8:	beq	248c8 <ftello64@plt+0x1303c>
   248ac:	b	248d4 <ftello64@plt+0x13048>
   248b0:	ldrb	r0, [r4, #78]	; 0x4e
   248b4:	cmp	r0, #0
   248b8:	bne	24e3c <ftello64@plt+0x135b0>
   248bc:	mov	r1, #0
   248c0:	cmp	r6, #10
   248c4:	bne	248d4 <ftello64@plt+0x13048>
   248c8:	ldrb	r1, [r4, #77]	; 0x4d
   248cc:	cmp	r1, #0
   248d0:	movwne	r1, #2
   248d4:	str	r1, [r4, #60]	; 0x3c
   248d8:	ldr	r0, [r4, #80]	; 0x50
   248dc:	cmp	r0, #2
   248e0:	blt	248fc <ftello64@plt+0x13070>
   248e4:	ldr	r2, [r4, #28]
   248e8:	ldr	r0, [r4, #8]
   248ec:	sub	r2, r2, r5
   248f0:	add	r1, r0, r5, lsl #2
   248f4:	lsl	r2, r2, #2
   248f8:	bl	11544 <memmove@plt>
   248fc:	ldrb	r0, [r4, #75]	; 0x4b
   24900:	cmp	r0, #0
   24904:	bne	24c28 <ftello64@plt+0x1339c>
   24908:	ldr	r0, [r4, #28]
   2490c:	ldr	r1, [r4, #32]
   24910:	sub	r0, r0, r5
   24914:	sub	r1, r1, r5
   24918:	str	r0, [r4, #28]
   2491c:	str	r1, [r4, #32]
   24920:	ldrb	r0, [r4, #75]	; 0x4b
   24924:	cmp	r0, #0
   24928:	ldreq	r0, [r4, #4]
   2492c:	addeq	r0, r0, r5
   24930:	streq	r0, [r4, #4]
   24934:	str	r9, [r4, #24]
   24938:	ldr	r0, [r4, #48]	; 0x30
   2493c:	ldr	r3, [r4, #80]	; 0x50
   24940:	ldr	r2, [r4, #56]	; 0x38
   24944:	sub	r1, r0, r5
   24948:	cmp	r3, #2
   2494c:	sub	r0, r2, r5
   24950:	str	r1, [r4, #48]	; 0x30
   24954:	str	r0, [r4, #56]	; 0x38
   24958:	blt	24980 <ftello64@plt+0x130f4>
   2495c:	ldrb	r0, [r4, #72]	; 0x48
   24960:	cmp	r0, #0
   24964:	beq	249a0 <ftello64@plt+0x13114>
   24968:	mov	r0, r4
   2496c:	bl	1dc30 <ftello64@plt+0xc3a4>
   24970:	cmp	r0, #0
   24974:	beq	249a8 <ftello64@plt+0x1311c>
   24978:	sub	sp, fp, #28
   2497c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24980:	ldrb	r0, [r4, #75]	; 0x4b
   24984:	cmp	r0, #0
   24988:	bne	24c5c <ftello64@plt+0x133d0>
   2498c:	str	r1, [r4, #28]
   24990:	mov	r0, #0
   24994:	str	r0, [r4, #40]	; 0x28
   24998:	sub	sp, fp, #28
   2499c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249a0:	mov	r0, r4
   249a4:	bl	1e2f0 <ftello64@plt+0xca64>
   249a8:	mov	r0, #0
   249ac:	str	r0, [r4, #40]	; 0x28
   249b0:	sub	sp, fp, #28
   249b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249b8:	sub	r5, r9, r0
   249bc:	cmp	r5, #0
   249c0:	bne	24804 <ftello64@plt+0x12f78>
   249c4:	b	24934 <ftello64@plt+0x130a8>
   249c8:	ldrb	r2, [r4, #76]	; 0x4c
   249cc:	ldr	lr, [r4, #28]
   249d0:	cmp	r2, #0
   249d4:	bne	24fb0 <ftello64@plt+0x13724>
   249d8:	mov	r2, #0
   249dc:	str	r2, [r4, #28]
   249e0:	ldr	r3, [r4, #80]	; 0x50
   249e4:	cmp	r3, #2
   249e8:	blt	24cec <ftello64@plt+0x13460>
   249ec:	ldrb	r2, [r4, #73]	; 0x49
   249f0:	cmp	r2, #0
   249f4:	beq	24ab0 <ftello64@plt+0x13224>
   249f8:	ldr	r7, [r4]
   249fc:	sub	r3, r5, r3
   24a00:	add	ip, r7, r0
   24a04:	add	r3, ip, r3
   24a08:	add	r8, ip, r5
   24a0c:	cmp	r3, r7
   24a10:	movcc	r3, r7
   24a14:	mov	r7, r8
   24a18:	sub	r7, r7, #1
   24a1c:	cmp	r7, r3
   24a20:	bcc	24ab0 <ftello64@plt+0x13224>
   24a24:	ldrb	r2, [r7]
   24a28:	and	r2, r2, #192	; 0xc0
   24a2c:	cmp	r2, #128	; 0x80
   24a30:	beq	24a18 <ftello64@plt+0x1318c>
   24a34:	ldr	r0, [r4, #48]	; 0x30
   24a38:	mov	sl, lr
   24a3c:	mov	r1, r7
   24a40:	add	r3, ip, r0
   24a44:	ldr	r0, [r4, #64]	; 0x40
   24a48:	sub	r2, r3, r7
   24a4c:	cmp	r0, #0
   24a50:	bne	2517c <ftello64@plt+0x138f0>
   24a54:	mov	r0, #0
   24a58:	add	r3, sp, #24
   24a5c:	str	r0, [sp, #28]
   24a60:	str	r0, [sp, #24]
   24a64:	add	r0, sp, #20
   24a68:	bl	2effc <ftello64@plt+0x1d770>
   24a6c:	sub	r1, r8, r7
   24a70:	mvn	r7, #0
   24a74:	cmp	r0, r1
   24a78:	bcc	24a9c <ftello64@plt+0x13210>
   24a7c:	cmn	r0, #3
   24a80:	bhi	24a9c <ftello64@plt+0x13210>
   24a84:	mov	r2, #0
   24a88:	sub	r0, r0, r1
   24a8c:	str	r2, [r4, #16]
   24a90:	str	r2, [r4, #20]
   24a94:	str	r0, [r4, #28]
   24a98:	ldr	r7, [sp, #20]
   24a9c:	cmn	r7, #1
   24aa0:	bne	24b5c <ftello64@plt+0x132d0>
   24aa4:	ldr	r0, [r4, #24]
   24aa8:	ldr	r1, [r4, #32]
   24aac:	mov	lr, sl
   24ab0:	add	r8, r1, r0
   24ab4:	cmp	r8, r9
   24ab8:	bge	24e5c <ftello64@plt+0x135d0>
   24abc:	add	sl, r4, #16
   24ac0:	str	lr, [sp]
   24ac4:	ldr	r0, [r4]
   24ac8:	ldr	r2, [r4, #44]	; 0x2c
   24acc:	mov	r3, sl
   24ad0:	add	r1, r0, r8
   24ad4:	ldr	r0, [sl]
   24ad8:	sub	r7, r2, r8
   24adc:	mov	r2, r7
   24ae0:	str	r0, [sp, #8]
   24ae4:	ldr	r0, [sl, #4]
   24ae8:	str	r0, [sp, #4]
   24aec:	add	r0, sp, #24
   24af0:	bl	2effc <ftello64@plt+0x1d770>
   24af4:	sub	r1, r0, #1
   24af8:	cmn	r1, #3
   24afc:	bcs	24b14 <ftello64@plt+0x13288>
   24b00:	ldr	r7, [sp, #24]
   24b04:	add	r8, r0, r8
   24b08:	cmp	r8, r9
   24b0c:	blt	24ac4 <ftello64@plt+0x13238>
   24b10:	b	24b48 <ftello64@plt+0x132bc>
   24b14:	cmp	r7, #0
   24b18:	mov	r1, #0
   24b1c:	ldr	r3, [sp, #4]
   24b20:	ldr	r2, [sp, #8]
   24b24:	cmpne	r0, #0
   24b28:	ldrne	r0, [r4]
   24b2c:	ldrbne	r1, [r0, r8]
   24b30:	stm	sl, {r2, r3}
   24b34:	mov	r0, #1
   24b38:	mov	r7, r1
   24b3c:	add	r8, r0, r8
   24b40:	cmp	r8, r9
   24b44:	blt	24ac4 <ftello64@plt+0x13238>
   24b48:	ldr	lr, [sp]
   24b4c:	sub	r0, r8, r9
   24b50:	cmn	r7, #1
   24b54:	str	r0, [r4, #28]
   24b58:	beq	24e64 <ftello64@plt+0x135d8>
   24b5c:	ldrb	r0, [r4, #78]	; 0x4e
   24b60:	cmp	r0, #0
   24b64:	bne	2514c <ftello64@plt+0x138c0>
   24b68:	mov	r1, #0
   24b6c:	cmp	r7, #10
   24b70:	beq	24f88 <ftello64@plt+0x136fc>
   24b74:	b	24f94 <ftello64@plt+0x13708>
   24b78:	ldr	ip, [r4, #12]
   24b7c:	ldr	r0, [r4, #28]
   24b80:	mov	r1, #0
   24b84:	add	r2, r1, r0
   24b88:	add	r2, r2, r2, lsr #31
   24b8c:	asr	r7, r2, #1
   24b90:	ldr	r3, [ip, r7, lsl #2]
   24b94:	mov	r2, r7
   24b98:	cmp	r3, r5
   24b9c:	bgt	24bac <ftello64@plt+0x13320>
   24ba0:	bge	24bb8 <ftello64@plt+0x1332c>
   24ba4:	add	r1, r7, #1
   24ba8:	mov	r2, r0
   24bac:	cmp	r1, r2
   24bb0:	mov	r0, r2
   24bb4:	blt	24b84 <ftello64@plt+0x132f8>
   24bb8:	mov	r8, #0
   24bbc:	cmp	r3, r5
   24bc0:	movwlt	r8, #1
   24bc4:	add	sl, r7, r8
   24bc8:	cmp	sl, #0
   24bcc:	ble	24c10 <ftello64@plt+0x13384>
   24bd0:	ldr	r1, [r4, #48]	; 0x30
   24bd4:	sub	r0, sl, #1
   24bd8:	cmp	r1, r0
   24bdc:	beq	24fd8 <ftello64@plt+0x1374c>
   24be0:	ldr	r1, [r4, #80]	; 0x50
   24be4:	cmp	r1, #2
   24be8:	blt	24d48 <ftello64@plt+0x134bc>
   24bec:	ldr	r0, [r4, #8]
   24bf0:	mov	r1, sl
   24bf4:	sub	r0, r0, #4
   24bf8:	ldr	r6, [r0, r1, lsl #2]
   24bfc:	cmn	r6, #1
   24c00:	bne	24d7c <ftello64@plt+0x134f0>
   24c04:	sub	r1, r1, #1
   24c08:	cmp	r1, #0
   24c0c:	bgt	24bf8 <ftello64@plt+0x1336c>
   24c10:	ldr	r1, [r4, #60]	; 0x3c
   24c14:	str	r1, [r4, #60]	; 0x3c
   24c18:	cmp	sl, r5
   24c1c:	ldr	r2, [r4, #28]
   24c20:	beq	24db0 <ftello64@plt+0x13524>
   24c24:	b	24ff0 <ftello64@plt+0x13764>
   24c28:	ldr	r2, [r4, #28]
   24c2c:	ldr	r0, [r4, #4]
   24c30:	add	r1, r0, r5
   24c34:	sub	r2, r2, r5
   24c38:	bl	11544 <memmove@plt>
   24c3c:	b	24908 <ftello64@plt+0x1307c>
   24c40:	and	r0, r6, #2
   24c44:	eor	r1, r0, #10
   24c48:	str	r1, [r4, #60]	; 0x3c
   24c4c:	ldr	r0, [r4, #80]	; 0x50
   24c50:	cmp	r0, #2
   24c54:	bge	248e4 <ftello64@plt+0x13058>
   24c58:	b	248fc <ftello64@plt+0x13070>
   24c5c:	ldrb	r0, [r4, #72]	; 0x48
   24c60:	cmp	r0, #0
   24c64:	beq	24eb0 <ftello64@plt+0x13624>
   24c68:	ldr	r6, [r4, #36]	; 0x24
   24c6c:	ldr	r5, [r4, #28]
   24c70:	cmp	r6, r1
   24c74:	movgt	r6, r1
   24c78:	cmp	r5, r6
   24c7c:	blt	24c88 <ftello64@plt+0x133fc>
   24c80:	b	24cd4 <ftello64@plt+0x13448>
   24c84:	ldr	r9, [r4, #24]
   24c88:	ldr	r1, [r4]
   24c8c:	ldr	r0, [r4, #64]	; 0x40
   24c90:	add	r1, r1, r9
   24c94:	cmp	r0, #0
   24c98:	ldrb	r7, [r1, r5]
   24c9c:	ldrbne	r7, [r0, r7]
   24ca0:	add	r0, r7, #128	; 0x80
   24ca4:	lsr	r0, r0, #7
   24ca8:	cmp	r0, #2
   24cac:	bhi	24cbc <ftello64@plt+0x13430>
   24cb0:	bl	116c4 <__ctype_toupper_loc@plt>
   24cb4:	ldr	r0, [r0]
   24cb8:	ldr	r7, [r0, r7, lsl #2]
   24cbc:	ldr	r0, [r4, #4]
   24cc0:	strb	r7, [r0, r5]
   24cc4:	add	r5, r5, #1
   24cc8:	cmp	r5, r6
   24ccc:	blt	24c84 <ftello64@plt+0x133f8>
   24cd0:	mov	r5, r6
   24cd4:	str	r5, [r4, #28]
   24cd8:	str	r5, [r4, #32]
   24cdc:	mov	r0, #0
   24ce0:	str	r0, [r4, #40]	; 0x28
   24ce4:	sub	sp, fp, #28
   24ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24cec:	ldr	r3, [r4]
   24cf0:	add	r0, r5, r0
   24cf4:	ldr	r1, [r4, #64]	; 0x40
   24cf8:	add	r0, r3, r0
   24cfc:	cmp	r1, #0
   24d00:	ldrb	r0, [r0, #-1]
   24d04:	str	r2, [r4, #32]
   24d08:	ldrbne	r0, [r1, r0]
   24d0c:	ldr	r1, [r4, #68]	; 0x44
   24d10:	ubfx	r2, r0, #5, #3
   24d14:	and	r3, r0, #31
   24d18:	ldr	r2, [r1, r2, lsl #2]
   24d1c:	mov	r1, #1
   24d20:	tst	r2, r1, lsl r3
   24d24:	bne	24d40 <ftello64@plt+0x134b4>
   24d28:	mov	r1, #0
   24d2c:	cmp	r0, #10
   24d30:	bne	24d40 <ftello64@plt+0x134b4>
   24d34:	ldrb	r1, [r4, #77]	; 0x4d
   24d38:	cmp	r1, #0
   24d3c:	movwne	r1, #2
   24d40:	str	r1, [r4, #60]	; 0x3c
   24d44:	b	24920 <ftello64@plt+0x13094>
   24d48:	ldr	r1, [r4, #4]
   24d4c:	ldr	r2, [r4, #68]	; 0x44
   24d50:	ldrb	r0, [r1, r0]
   24d54:	ubfx	r1, r0, #5, #3
   24d58:	and	r3, r0, #31
   24d5c:	ldr	r2, [r2, r1, lsl #2]
   24d60:	mov	r1, #1
   24d64:	tst	r2, r1, lsl r3
   24d68:	bne	24da0 <ftello64@plt+0x13514>
   24d6c:	mov	r1, #0
   24d70:	cmp	r0, #10
   24d74:	beq	24d94 <ftello64@plt+0x13508>
   24d78:	b	24da0 <ftello64@plt+0x13514>
   24d7c:	ldrb	r0, [r4, #78]	; 0x4e
   24d80:	cmp	r0, #0
   24d84:	bne	2512c <ftello64@plt+0x138a0>
   24d88:	mov	r1, #0
   24d8c:	cmp	r6, #10
   24d90:	bne	24da0 <ftello64@plt+0x13514>
   24d94:	ldrb	r1, [r4, #77]	; 0x4d
   24d98:	cmp	r1, #0
   24d9c:	movwne	r1, #2
   24da0:	str	r1, [r4, #60]	; 0x3c
   24da4:	cmp	sl, r5
   24da8:	ldr	r2, [r4, #28]
   24dac:	bne	24ff0 <ftello64@plt+0x13764>
   24db0:	cmp	r2, r5
   24db4:	ble	24ff0 <ftello64@plt+0x13764>
   24db8:	ldr	r0, [r4, #12]
   24dbc:	ldr	r0, [r0, r5, lsl #2]
   24dc0:	cmp	r0, r5
   24dc4:	bne	24ff0 <ftello64@plt+0x13764>
   24dc8:	ldr	r0, [r4, #8]
   24dcc:	sub	r2, r2, r5
   24dd0:	lsl	r2, r2, #2
   24dd4:	add	r1, r0, r5, lsl #2
   24dd8:	bl	11544 <memmove@plt>
   24ddc:	ldr	r2, [r4, #28]
   24de0:	ldr	r0, [r4, #4]
   24de4:	add	r1, r0, r5
   24de8:	sub	r2, r2, r5
   24dec:	bl	11544 <memmove@plt>
   24df0:	ldr	r0, [r4, #28]
   24df4:	ldr	r1, [r4, #32]
   24df8:	sub	r0, r0, r5
   24dfc:	sub	r1, r1, r5
   24e00:	cmp	r0, #1
   24e04:	str	r0, [r4, #28]
   24e08:	str	r1, [r4, #32]
   24e0c:	blt	24920 <ftello64@plt+0x13094>
   24e10:	ldr	r0, [r4, #12]
   24e14:	mov	r2, #0
   24e18:	add	r1, r0, r5, lsl #2
   24e1c:	ldr	r3, [r1, r2, lsl #2]
   24e20:	sub	r3, r3, r5
   24e24:	str	r3, [r0, r2, lsl #2]
   24e28:	add	r2, r2, #1
   24e2c:	ldr	r3, [r4, #28]
   24e30:	cmp	r2, r3
   24e34:	blt	24e1c <ftello64@plt+0x13590>
   24e38:	b	24920 <ftello64@plt+0x13094>
   24e3c:	mov	r0, r6
   24e40:	bl	1173c <iswalnum@plt>
   24e44:	mov	r1, #1
   24e48:	cmp	r6, #95	; 0x5f
   24e4c:	beq	248d4 <ftello64@plt+0x13048>
   24e50:	cmp	r0, #0
   24e54:	beq	248bc <ftello64@plt+0x13030>
   24e58:	b	248d4 <ftello64@plt+0x13048>
   24e5c:	sub	r0, r8, r9
   24e60:	str	r0, [r4, #28]
   24e64:	cmp	lr, #0
   24e68:	ble	24ea8 <ftello64@plt+0x1361c>
   24e6c:	ldr	r1, [r4, #48]	; 0x30
   24e70:	sub	r0, lr, #1
   24e74:	cmp	r1, r0
   24e78:	beq	25120 <ftello64@plt+0x13894>
   24e7c:	ldr	r1, [r4, #80]	; 0x50
   24e80:	cmp	r1, #2
   24e84:	blt	24f3c <ftello64@plt+0x136b0>
   24e88:	ldr	r0, [r4, #8]
   24e8c:	sub	r0, r0, #4
   24e90:	ldr	r6, [r0, lr, lsl #2]
   24e94:	cmn	r6, #1
   24e98:	bne	24f70 <ftello64@plt+0x136e4>
   24e9c:	sub	lr, lr, #1
   24ea0:	cmp	lr, #0
   24ea4:	bgt	24e90 <ftello64@plt+0x13604>
   24ea8:	ldr	r1, [r4, #60]	; 0x3c
   24eac:	b	24f94 <ftello64@plt+0x13708>
   24eb0:	ldr	r3, [r4, #64]	; 0x40
   24eb4:	cmp	r3, #0
   24eb8:	beq	249a8 <ftello64@plt+0x1311c>
   24ebc:	ldr	r0, [r4, #36]	; 0x24
   24ec0:	ldr	r2, [r4, #28]
   24ec4:	cmp	r0, r1
   24ec8:	movgt	r0, r1
   24ecc:	cmp	r2, r0
   24ed0:	bge	24f24 <ftello64@plt+0x13698>
   24ed4:	ldr	r7, [r4]
   24ed8:	add	r1, r2, r9
   24edc:	ldr	r6, [r4, #4]
   24ee0:	ldrb	r1, [r7, r1]
   24ee4:	ldrb	r1, [r3, r1]
   24ee8:	strb	r1, [r6, r2]
   24eec:	add	r1, r2, #1
   24ef0:	cmp	r1, r0
   24ef4:	bge	24f20 <ftello64@plt+0x13694>
   24ef8:	ldm	r4, {r2, r3}
   24efc:	ldr	r7, [r4, #24]
   24f00:	ldr	r6, [r4, #64]	; 0x40
   24f04:	add	r2, r2, r7
   24f08:	ldrb	r2, [r2, r1]
   24f0c:	ldrb	r2, [r6, r2]
   24f10:	strb	r2, [r3, r1]
   24f14:	add	r1, r1, #1
   24f18:	cmp	r1, r0
   24f1c:	blt	24ef8 <ftello64@plt+0x1366c>
   24f20:	mov	r2, r0
   24f24:	str	r2, [r4, #28]
   24f28:	str	r2, [r4, #32]
   24f2c:	mov	r0, #0
   24f30:	str	r0, [r4, #40]	; 0x28
   24f34:	sub	sp, fp, #28
   24f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f3c:	ldr	r1, [r4, #4]
   24f40:	ldr	r2, [r4, #68]	; 0x44
   24f44:	ldrb	r0, [r1, r0]
   24f48:	ubfx	r1, r0, #5, #3
   24f4c:	and	r3, r0, #31
   24f50:	ldr	r2, [r2, r1, lsl #2]
   24f54:	mov	r1, #1
   24f58:	tst	r2, r1, lsl r3
   24f5c:	bne	24f94 <ftello64@plt+0x13708>
   24f60:	mov	r1, #0
   24f64:	cmp	r0, #10
   24f68:	beq	24f88 <ftello64@plt+0x136fc>
   24f6c:	b	24f94 <ftello64@plt+0x13708>
   24f70:	ldrb	r0, [r4, #78]	; 0x4e
   24f74:	cmp	r0, #0
   24f78:	bne	251c4 <ftello64@plt+0x13938>
   24f7c:	mov	r1, #0
   24f80:	cmp	r6, #10
   24f84:	bne	24f94 <ftello64@plt+0x13708>
   24f88:	ldrb	r1, [r4, #77]	; 0x4d
   24f8c:	cmp	r1, #0
   24f90:	movwne	r1, #2
   24f94:	str	r1, [r4, #60]	; 0x3c
   24f98:	mov	r0, #0
   24f9c:	ldr	r2, [r4, #28]
   24fa0:	cmp	r2, #0
   24fa4:	bne	250d8 <ftello64@plt+0x1384c>
   24fa8:	str	r0, [r4, #32]
   24fac:	b	24920 <ftello64@plt+0x13094>
   24fb0:	mov	r2, #0
   24fb4:	strb	r2, [r4, #76]	; 0x4c
   24fb8:	sub	r2, r5, r9
   24fbc:	ldr	r3, [r4, #44]	; 0x2c
   24fc0:	ldr	r7, [r4, #52]	; 0x34
   24fc4:	add	r3, r2, r3
   24fc8:	add	r2, r2, r7
   24fcc:	str	r3, [r4, #48]	; 0x30
   24fd0:	str	r2, [r4, #56]	; 0x38
   24fd4:	b	249d8 <ftello64@plt+0x1314c>
   24fd8:	and	r0, r6, #2
   24fdc:	eor	r1, r0, #10
   24fe0:	str	r1, [r4, #60]	; 0x3c
   24fe4:	cmp	sl, r5
   24fe8:	ldr	r2, [r4, #28]
   24fec:	beq	24db0 <ftello64@plt+0x13524>
   24ff0:	mov	r0, #0
   24ff4:	strb	r0, [r4, #76]	; 0x4c
   24ff8:	sub	r0, r5, r9
   24ffc:	ldr	r1, [r4, #44]	; 0x2c
   25000:	ldr	r3, [r4, #52]	; 0x34
   25004:	add	r1, r0, r1
   25008:	add	r0, r0, r3
   2500c:	str	r1, [r4, #48]	; 0x30
   25010:	str	r0, [r4, #56]	; 0x38
   25014:	add	r0, r7, r8
   25018:	sub	r1, r0, #1
   2501c:	add	r0, r1, #1
   25020:	cmp	r0, #1
   25024:	blt	2503c <ftello64@plt+0x137b0>
   25028:	ldr	r3, [r4, #12]
   2502c:	ldr	r3, [r3, r1, lsl #2]
   25030:	sub	r1, r1, #1
   25034:	cmp	r3, r5
   25038:	beq	2501c <ftello64@plt+0x13790>
   2503c:	cmp	r0, r2
   25040:	bge	25060 <ftello64@plt+0x137d4>
   25044:	ldr	r1, [r4, #8]
   25048:	ldr	r3, [r1, r0, lsl #2]
   2504c:	cmn	r3, #1
   25050:	bne	25060 <ftello64@plt+0x137d4>
   25054:	add	r0, r0, #1
   25058:	cmp	r0, r2
   2505c:	blt	25048 <ftello64@plt+0x137bc>
   25060:	cmp	r0, r2
   25064:	bne	25078 <ftello64@plt+0x137ec>
   25068:	mov	r0, #0
   2506c:	str	r0, [r4, #28]
   25070:	str	r0, [r4, #32]
   25074:	b	24920 <ftello64@plt+0x13094>
   25078:	ldr	r1, [r4, #12]
   2507c:	ldr	r0, [r1, r0, lsl #2]
   25080:	subs	r2, r0, r5
   25084:	str	r2, [r4, #28]
   25088:	beq	250cc <ftello64@plt+0x13840>
   2508c:	cmp	r2, #1
   25090:	blt	250b4 <ftello64@plt+0x13828>
   25094:	ldr	r0, [r4, #8]
   25098:	mov	r1, #0
   2509c:	mvn	r3, #0
   250a0:	str	r3, [r0, r1, lsl #2]
   250a4:	add	r1, r1, #1
   250a8:	ldr	r2, [r4, #28]
   250ac:	cmp	r1, r2
   250b0:	blt	250a0 <ftello64@plt+0x13814>
   250b4:	ldr	r0, [r4, #4]
   250b8:	mov	r1, #255	; 0xff
   250bc:	bl	1176c <memset@plt>
   250c0:	ldr	r0, [r4, #28]
   250c4:	str	r0, [r4, #32]
   250c8:	b	24920 <ftello64@plt+0x13094>
   250cc:	mov	r0, #0
   250d0:	str	r0, [r4, #32]
   250d4:	b	24920 <ftello64@plt+0x13094>
   250d8:	cmp	r2, #1
   250dc:	blt	25100 <ftello64@plt+0x13874>
   250e0:	ldr	r0, [r4, #8]
   250e4:	mov	r1, #0
   250e8:	mvn	r3, #0
   250ec:	str	r3, [r0, r1, lsl #2]
   250f0:	add	r1, r1, #1
   250f4:	ldr	r2, [r4, #28]
   250f8:	cmp	r1, r2
   250fc:	blt	250ec <ftello64@plt+0x13860>
   25100:	ldrb	r0, [r4, #75]	; 0x4b
   25104:	cmp	r0, #0
   25108:	beq	25170 <ftello64@plt+0x138e4>
   2510c:	ldr	r0, [r4, #4]
   25110:	mov	r1, #255	; 0xff
   25114:	bl	1176c <memset@plt>
   25118:	ldr	r0, [r4, #28]
   2511c:	b	24fa8 <ftello64@plt+0x1371c>
   25120:	and	r0, r6, #2
   25124:	eor	r1, r0, #10
   25128:	b	24f94 <ftello64@plt+0x13708>
   2512c:	mov	r0, r6
   25130:	bl	1173c <iswalnum@plt>
   25134:	mov	r1, #1
   25138:	cmp	r6, #95	; 0x5f
   2513c:	beq	24da0 <ftello64@plt+0x13514>
   25140:	cmp	r0, #0
   25144:	beq	24d88 <ftello64@plt+0x134fc>
   25148:	b	24da0 <ftello64@plt+0x13514>
   2514c:	mov	r0, r7
   25150:	bl	1173c <iswalnum@plt>
   25154:	mov	r1, #1
   25158:	cmp	r7, #95	; 0x5f
   2515c:	beq	24f94 <ftello64@plt+0x13708>
   25160:	cmp	r0, #0
   25164:	mov	r2, r7
   25168:	beq	24b68 <ftello64@plt+0x132dc>
   2516c:	b	24f94 <ftello64@plt+0x13708>
   25170:	mov	r0, r2
   25174:	str	r2, [r4, #32]
   25178:	b	24920 <ftello64@plt+0x13094>
   2517c:	cmp	r2, #1
   25180:	blt	251e4 <ftello64@plt+0x13958>
   25184:	sub	r1, r7, #1
   25188:	sub	r1, r1, r3
   2518c:	mvn	r3, #1
   25190:	cmn	r1, #7
   25194:	mvnle	r1, #6
   25198:	sub	ip, r3, r1
   2519c:	add	r1, sp, #14
   251a0:	ldrb	r3, [r7, ip]
   251a4:	sub	lr, ip, #1
   251a8:	ldrb	r3, [r0, r3]
   251ac:	strb	r3, [r1, ip]
   251b0:	add	r3, ip, #1
   251b4:	mov	ip, lr
   251b8:	cmp	r3, #1
   251bc:	bgt	251a0 <ftello64@plt+0x13914>
   251c0:	b	24a54 <ftello64@plt+0x131c8>
   251c4:	mov	r0, r6
   251c8:	bl	1173c <iswalnum@plt>
   251cc:	mov	r1, #1
   251d0:	cmp	r6, #95	; 0x5f
   251d4:	beq	24f94 <ftello64@plt+0x13708>
   251d8:	cmp	r0, #0
   251dc:	beq	24f7c <ftello64@plt+0x136f0>
   251e0:	b	24f94 <ftello64@plt+0x13708>
   251e4:	add	r1, sp, #14
   251e8:	b	24a54 <ftello64@plt+0x131c8>
   251ec:	push	{r4, r5, r6, sl, fp, lr}
   251f0:	add	fp, sp, #16
   251f4:	mov	r3, r2
   251f8:	ldr	r2, [r0, #88]	; 0x58
   251fc:	mov	r5, r1
   25200:	mov	r4, r0
   25204:	mov	r1, r3
   25208:	bl	25438 <ftello64@plt+0x13bac>
   2520c:	ldr	r1, [r5, #8]
   25210:	cmp	r1, #1
   25214:	blt	25388 <ftello64@plt+0x13afc>
   25218:	ldr	r3, [r5, #12]
   2521c:	ldr	r5, [r4, #84]	; 0x54
   25220:	movw	lr, #65280	; 0xff00
   25224:	and	ip, r0, #8
   25228:	and	r2, r0, #2
   2522c:	tst	r0, #1
   25230:	movt	lr, #3
   25234:	ldr	r5, [r5]
   25238:	bne	25290 <ftello64@plt+0x13a04>
   2523c:	cmp	r2, #0
   25240:	bne	252f4 <ftello64@plt+0x13a68>
   25244:	mov	r2, #0
   25248:	ldr	r0, [r3, r2, lsl #2]
   2524c:	add	r4, r5, r0, lsl #3
   25250:	ldr	r4, [r4, #4]
   25254:	uxtb	r6, r4
   25258:	cmp	r6, #2
   2525c:	bne	25280 <ftello64@plt+0x139f4>
   25260:	tst	r4, lr
   25264:	beq	2538c <ftello64@plt+0x13b00>
   25268:	tst	r4, #9216	; 0x2400
   2526c:	bne	25280 <ftello64@plt+0x139f4>
   25270:	cmp	ip, #0
   25274:	bne	2538c <ftello64@plt+0x13b00>
   25278:	ands	r4, r4, #32768	; 0x8000
   2527c:	beq	2538c <ftello64@plt+0x13b00>
   25280:	add	r2, r2, #1
   25284:	cmp	r2, r1
   25288:	blt	25248 <ftello64@plt+0x139bc>
   2528c:	b	25388 <ftello64@plt+0x13afc>
   25290:	cmp	r2, #0
   25294:	bne	25340 <ftello64@plt+0x13ab4>
   25298:	mov	r2, #0
   2529c:	ldr	r0, [r3, r2, lsl #2]
   252a0:	add	r4, r5, r0, lsl #3
   252a4:	ldr	r4, [r4, #4]
   252a8:	uxtb	r6, r4
   252ac:	cmp	r6, #2
   252b0:	bne	252c4 <ftello64@plt+0x13a38>
   252b4:	tst	r4, lr
   252b8:	beq	2538c <ftello64@plt+0x13b00>
   252bc:	tst	r4, #10240	; 0x2800
   252c0:	beq	252d4 <ftello64@plt+0x13a48>
   252c4:	add	r2, r2, #1
   252c8:	cmp	r2, r1
   252cc:	blt	2529c <ftello64@plt+0x13a10>
   252d0:	b	25388 <ftello64@plt+0x13afc>
   252d4:	cmp	ip, #0
   252d8:	bne	2538c <ftello64@plt+0x13b00>
   252dc:	ands	r4, r4, #32768	; 0x8000
   252e0:	popeq	{r4, r5, r6, sl, fp, pc}
   252e4:	add	r2, r2, #1
   252e8:	cmp	r2, r1
   252ec:	blt	2529c <ftello64@plt+0x13a10>
   252f0:	b	25388 <ftello64@plt+0x13afc>
   252f4:	mov	r2, #0
   252f8:	ldr	r0, [r3, r2, lsl #2]
   252fc:	add	r4, r5, r0, lsl #3
   25300:	ldr	r4, [r4, #4]
   25304:	uxtb	r6, r4
   25308:	cmp	r6, #2
   2530c:	bne	25330 <ftello64@plt+0x13aa4>
   25310:	tst	r4, lr
   25314:	beq	2538c <ftello64@plt+0x13b00>
   25318:	tst	r4, #1024	; 0x400
   2531c:	bne	25330 <ftello64@plt+0x13aa4>
   25320:	cmp	ip, #0
   25324:	bne	2538c <ftello64@plt+0x13b00>
   25328:	ands	r4, r4, #32768	; 0x8000
   2532c:	beq	2538c <ftello64@plt+0x13b00>
   25330:	add	r2, r2, #1
   25334:	cmp	r2, r1
   25338:	blt	252f8 <ftello64@plt+0x13a6c>
   2533c:	b	25388 <ftello64@plt+0x13afc>
   25340:	mov	r2, #0
   25344:	ldr	r0, [r3, r2, lsl #2]
   25348:	add	r4, r5, r0, lsl #3
   2534c:	ldr	r4, [r4, #4]
   25350:	uxtb	r6, r4
   25354:	cmp	r6, #2
   25358:	bne	2537c <ftello64@plt+0x13af0>
   2535c:	tst	r4, lr
   25360:	beq	2538c <ftello64@plt+0x13b00>
   25364:	tst	r4, #2048	; 0x800
   25368:	bne	2537c <ftello64@plt+0x13af0>
   2536c:	cmp	ip, #0
   25370:	bne	2538c <ftello64@plt+0x13b00>
   25374:	ands	r4, r4, #32768	; 0x8000
   25378:	beq	2538c <ftello64@plt+0x13b00>
   2537c:	add	r2, r2, #1
   25380:	cmp	r2, r1
   25384:	blt	25344 <ftello64@plt+0x13ab8>
   25388:	mov	r0, #0
   2538c:	pop	{r4, r5, r6, sl, fp, pc}
   25390:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25394:	add	fp, sp, #24
   25398:	mov	r8, r0
   2539c:	ldr	r0, [r0, #124]	; 0x7c
   253a0:	cmp	r0, #1
   253a4:	blt	25428 <ftello64@plt+0x13b9c>
   253a8:	mov	r7, #0
   253ac:	ldr	r0, [r8, #132]	; 0x84
   253b0:	ldr	r5, [r0, r7, lsl #2]
   253b4:	ldr	r0, [r5, #16]
   253b8:	cmp	r0, #1
   253bc:	blt	253ec <ftello64@plt+0x13b60>
   253c0:	mov	r4, #0
   253c4:	ldr	r0, [r5, #20]
   253c8:	ldr	r6, [r0, r4, lsl #2]
   253cc:	ldr	r0, [r6, #16]
   253d0:	bl	15bb8 <ftello64@plt+0x432c>
   253d4:	mov	r0, r6
   253d8:	bl	15bb8 <ftello64@plt+0x432c>
   253dc:	ldr	r0, [r5, #16]
   253e0:	add	r4, r4, #1
   253e4:	cmp	r4, r0
   253e8:	blt	253c4 <ftello64@plt+0x13b38>
   253ec:	ldr	r0, [r5, #20]
   253f0:	bl	15bb8 <ftello64@plt+0x432c>
   253f4:	ldr	r0, [r5, #8]
   253f8:	cmp	r0, #0
   253fc:	beq	25410 <ftello64@plt+0x13b84>
   25400:	ldr	r0, [r0, #8]
   25404:	bl	15bb8 <ftello64@plt+0x432c>
   25408:	ldr	r0, [r5, #8]
   2540c:	bl	15bb8 <ftello64@plt+0x432c>
   25410:	mov	r0, r5
   25414:	bl	15bb8 <ftello64@plt+0x432c>
   25418:	ldr	r0, [r8, #124]	; 0x7c
   2541c:	add	r7, r7, #1
   25420:	cmp	r7, r0
   25424:	blt	253ac <ftello64@plt+0x13b20>
   25428:	mov	r0, #0
   2542c:	str	r0, [r8, #108]	; 0x6c
   25430:	str	r0, [r8, #124]	; 0x7c
   25434:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25438:	push	{r4, r5, fp, lr}
   2543c:	add	fp, sp, #8
   25440:	mov	r4, r0
   25444:	cmn	r1, #1
   25448:	ldrle	r0, [r4, #60]	; 0x3c
   2544c:	pople	{r4, r5, fp, pc}
   25450:	ldr	r0, [r4, #48]	; 0x30
   25454:	cmp	r0, r1
   25458:	beq	254f4 <ftello64@plt+0x13c68>
   2545c:	ldr	r0, [r4, #80]	; 0x50
   25460:	cmp	r0, #2
   25464:	blt	254b4 <ftello64@plt+0x13c28>
   25468:	ldr	r0, [r4, #8]
   2546c:	ldr	r5, [r0, r1, lsl #2]
   25470:	cmn	r5, #1
   25474:	bne	25498 <ftello64@plt+0x13c0c>
   25478:	cmp	r1, #0
   2547c:	sub	r2, r1, #1
   25480:	ldrle	r0, [r4, #60]	; 0x3c
   25484:	mov	r1, r2
   25488:	pople	{r4, r5, fp, pc}
   2548c:	ldr	r5, [r0, r1, lsl #2]
   25490:	cmn	r5, #1
   25494:	beq	25478 <ftello64@plt+0x13bec>
   25498:	ldrb	r0, [r4, #78]	; 0x4e
   2549c:	cmp	r0, #0
   254a0:	bne	25500 <ftello64@plt+0x13c74>
   254a4:	mov	r0, #0
   254a8:	cmp	r5, #10
   254ac:	beq	254e4 <ftello64@plt+0x13c58>
   254b0:	b	254f0 <ftello64@plt+0x13c64>
   254b4:	ldr	r0, [r4, #4]
   254b8:	ldr	r2, [r4, #68]	; 0x44
   254bc:	ldrb	r1, [r0, r1]
   254c0:	ubfx	r0, r1, #5, #3
   254c4:	and	r3, r1, #31
   254c8:	ldr	r2, [r2, r0, lsl #2]
   254cc:	mov	r0, #1
   254d0:	tst	r2, r0, lsl r3
   254d4:	bne	254f0 <ftello64@plt+0x13c64>
   254d8:	mov	r0, #0
   254dc:	cmp	r1, #10
   254e0:	popne	{r4, r5, fp, pc}
   254e4:	ldrb	r0, [r4, #77]	; 0x4d
   254e8:	cmp	r0, #0
   254ec:	movwne	r0, #2
   254f0:	pop	{r4, r5, fp, pc}
   254f4:	and	r0, r2, #2
   254f8:	eor	r0, r0, #10
   254fc:	pop	{r4, r5, fp, pc}
   25500:	mov	r0, r5
   25504:	bl	1173c <iswalnum@plt>
   25508:	mov	r1, r0
   2550c:	mov	r0, #1
   25510:	cmp	r5, #95	; 0x5f
   25514:	beq	254f0 <ftello64@plt+0x13c64>
   25518:	cmp	r1, #0
   2551c:	beq	254a4 <ftello64@plt+0x13c18>
   25520:	b	254f0 <ftello64@plt+0x13c64>
   25524:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25528:	add	fp, sp, #28
   2552c:	sub	sp, sp, #4
   25530:	mov	sl, r0
   25534:	ldr	r0, [r1, #4]
   25538:	cmp	r0, #1
   2553c:	blt	25608 <ftello64@plt+0x13d7c>
   25540:	ldr	r7, [sl, #84]	; 0x54
   25544:	mov	r8, r2
   25548:	mov	r5, r1
   2554c:	mov	r4, #0
   25550:	b	25578 <ftello64@plt+0x13cec>
   25554:	ldr	r0, [sl, #132]	; 0x84
   25558:	lsl	r1, r9, #3
   2555c:	bl	2e9bc <ftello64@plt+0x1d130>
   25560:	cmp	r0, #0
   25564:	beq	25614 <ftello64@plt+0x13d88>
   25568:	lsl	r1, r9, #1
   2556c:	str	r1, [sl, #128]	; 0x80
   25570:	str	r0, [sl, #132]	; 0x84
   25574:	b	255c0 <ftello64@plt+0x13d34>
   25578:	ldr	r1, [r5, #8]
   2557c:	ldr	r6, [r1, r4, lsl #2]
   25580:	ldr	r1, [r7]
   25584:	add	r2, r1, r6, lsl #3
   25588:	ldrb	r2, [r2, #4]
   2558c:	cmp	r2, #8
   25590:	bne	255fc <ftello64@plt+0x13d70>
   25594:	ldr	r1, [r1, r6, lsl #3]
   25598:	cmp	r1, #31
   2559c:	bgt	255fc <ftello64@plt+0x13d70>
   255a0:	ldr	r2, [r7, #80]	; 0x50
   255a4:	mov	r3, #1
   255a8:	tst	r2, r3, lsl r1
   255ac:	beq	255fc <ftello64@plt+0x13d70>
   255b0:	ldr	r9, [sl, #124]	; 0x7c
   255b4:	ldr	r0, [sl, #128]	; 0x80
   255b8:	cmp	r9, r0
   255bc:	beq	25554 <ftello64@plt+0x13cc8>
   255c0:	mov	r0, #1
   255c4:	mov	r1, #24
   255c8:	bl	2e938 <ftello64@plt+0x1d0ac>
   255cc:	ldr	r1, [sl, #124]	; 0x7c
   255d0:	ldr	r2, [sl, #132]	; 0x84
   255d4:	str	r0, [r2, r1, lsl #2]
   255d8:	ldr	r0, [sl, #132]	; 0x84
   255dc:	ldr	r0, [r0, r1, lsl #2]
   255e0:	cmp	r0, #0
   255e4:	beq	25614 <ftello64@plt+0x13d88>
   255e8:	add	r1, r1, #1
   255ec:	str	r6, [r0, #4]
   255f0:	str	r1, [sl, #124]	; 0x7c
   255f4:	str	r8, [r0]
   255f8:	ldr	r0, [r5, #4]
   255fc:	add	r4, r4, #1
   25600:	cmp	r4, r0
   25604:	blt	25578 <ftello64@plt+0x13cec>
   25608:	mov	r0, #0
   2560c:	sub	sp, fp, #28
   25610:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25614:	mov	r0, #12
   25618:	sub	sp, fp, #28
   2561c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25624:	add	fp, sp, #28
   25628:	sub	sp, sp, #76	; 0x4c
   2562c:	mov	r9, r0
   25630:	ldr	r0, [r1, #4]
   25634:	cmp	r0, #1
   25638:	blt	25ffc <ftello64@plt+0x14770>
   2563c:	ldr	r2, [r9, #84]	; 0x54
   25640:	ldr	r5, [r9, #40]	; 0x28
   25644:	mov	r3, #0
   25648:	str	r9, [sp, #40]	; 0x28
   2564c:	str	r1, [sp, #16]
   25650:	str	r5, [sp, #52]	; 0x34
   25654:	str	r2, [sp, #20]
   25658:	b	256a0 <ftello64@plt+0x13e14>
   2565c:	ldr	r0, [r9, #88]	; 0x58
   25660:	and	r0, r0, #2
   25664:	eor	r1, r0, #10
   25668:	and	r0, r1, #1
   2566c:	tst	r6, #1024	; 0x400
   25670:	eor	r2, r0, #1
   25674:	bne	25734 <ftello64@plt+0x13ea8>
   25678:	b	257ac <ftello64@plt+0x13f20>
   2567c:	mov	r0, r4
   25680:	bl	1173c <iswalnum@plt>
   25684:	mov	r1, #1
   25688:	mov	r2, #0
   2568c:	cmp	r4, #95	; 0x5f
   25690:	beq	257ac <ftello64@plt+0x13f20>
   25694:	cmp	r0, #0
   25698:	beq	25784 <ftello64@plt+0x13ef8>
   2569c:	b	257ac <ftello64@plt+0x13f20>
   256a0:	ldr	r0, [r1, #8]
   256a4:	str	r3, [sp, #24]
   256a8:	ldr	r3, [r0, r3, lsl #2]
   256ac:	ldr	r0, [r2]
   256b0:	add	r7, r0, r3, lsl #3
   256b4:	mov	r1, r3
   256b8:	str	r3, [sp, #48]	; 0x30
   256bc:	ldr	r6, [r7, #4]!
   256c0:	uxtb	r0, r6
   256c4:	cmp	r0, #4
   256c8:	bne	25fe0 <ftello64@plt+0x14754>
   256cc:	movw	r0, #65280	; 0xff00
   256d0:	movt	r0, #3
   256d4:	tst	r6, r0
   256d8:	beq	257e0 <ftello64@plt+0x13f54>
   256dc:	cmn	r5, #1
   256e0:	ble	25720 <ftello64@plt+0x13e94>
   256e4:	ldr	r0, [r9, #48]	; 0x30
   256e8:	cmp	r0, r5
   256ec:	beq	2565c <ftello64@plt+0x13dd0>
   256f0:	ldr	r0, [r9, #80]	; 0x50
   256f4:	cmp	r0, #2
   256f8:	blt	25740 <ftello64@plt+0x13eb4>
   256fc:	ldr	r0, [r9, #8]
   25700:	mov	r1, r5
   25704:	ldr	r4, [r0, r1, lsl #2]
   25708:	cmn	r4, #1
   2570c:	bne	25778 <ftello64@plt+0x13eec>
   25710:	sub	r2, r1, #1
   25714:	cmp	r1, #0
   25718:	mov	r1, r2
   2571c:	bgt	25704 <ftello64@plt+0x13e78>
   25720:	ldr	r1, [r9, #60]	; 0x3c
   25724:	and	r0, r1, #1
   25728:	tst	r6, #1024	; 0x400
   2572c:	eor	r2, r0, #1
   25730:	beq	257ac <ftello64@plt+0x13f20>
   25734:	cmp	r0, #0
   25738:	beq	25fe0 <ftello64@plt+0x14754>
   2573c:	b	257ac <ftello64@plt+0x13f20>
   25740:	ldr	r0, [r9, #4]
   25744:	ldr	r1, [r9, #68]	; 0x44
   25748:	ldrb	r0, [r0, r5]
   2574c:	ubfx	r2, r0, #5, #3
   25750:	and	r4, r0, #31
   25754:	ldr	r3, [r1, r2, lsl #2]
   25758:	mov	r1, #1
   2575c:	mov	r2, #0
   25760:	tst	r3, r1, lsl r4
   25764:	bne	257ac <ftello64@plt+0x13f20>
   25768:	mov	r1, #0
   2576c:	cmp	r0, #10
   25770:	beq	25790 <ftello64@plt+0x13f04>
   25774:	b	2579c <ftello64@plt+0x13f10>
   25778:	ldrb	r0, [r9, #78]	; 0x4e
   2577c:	cmp	r0, #0
   25780:	bne	2567c <ftello64@plt+0x13df0>
   25784:	mov	r1, #0
   25788:	cmp	r4, #10
   2578c:	bne	2579c <ftello64@plt+0x13f10>
   25790:	ldrb	r1, [r9, #77]	; 0x4d
   25794:	cmp	r1, #0
   25798:	movwne	r1, #2
   2579c:	and	r0, r1, #1
   257a0:	tst	r6, #1024	; 0x400
   257a4:	eor	r2, r0, #1
   257a8:	bne	25734 <ftello64@plt+0x13ea8>
   257ac:	ldr	r0, [r7]
   257b0:	cmp	r2, #0
   257b4:	bne	257c0 <ftello64@plt+0x13f34>
   257b8:	ands	r2, r0, #2048	; 0x800
   257bc:	bne	25fe0 <ftello64@plt+0x14754>
   257c0:	tst	r1, #2
   257c4:	bne	257d0 <ftello64@plt+0x13f44>
   257c8:	ands	r2, r0, #8192	; 0x2000
   257cc:	bne	25fe0 <ftello64@plt+0x14754>
   257d0:	tst	r1, #8
   257d4:	bne	257e0 <ftello64@plt+0x13f54>
   257d8:	ands	r0, r0, #32768	; 0x8000
   257dc:	bne	25fe0 <ftello64@plt+0x14754>
   257e0:	ldr	r2, [r9, #108]	; 0x6c
   257e4:	ldr	r0, [r9, #84]	; 0x54
   257e8:	ldr	ip, [r9, #4]
   257ec:	cmp	r2, #1
   257f0:	str	r0, [sp, #28]
   257f4:	str	r2, [sp, #12]
   257f8:	blt	25888 <ftello64@plt+0x13ffc>
   257fc:	ldr	r1, [r9, #116]	; 0x74
   25800:	mov	r0, #0
   25804:	mov	r4, #1
   25808:	add	r3, r2, r0
   2580c:	add	r3, r3, r3, lsr #31
   25810:	asr	r7, r3, #1
   25814:	add	r6, r7, r7, lsl #1
   25818:	add	r6, r1, r6, lsl #3
   2581c:	ldr	r6, [r6, #4]
   25820:	cmp	r6, r5
   25824:	addlt	r0, r4, r3, asr #1
   25828:	movge	r2, r7
   2582c:	cmp	r0, r2
   25830:	blt	25808 <ftello64@plt+0x13f7c>
   25834:	ldr	r1, [sp, #12]
   25838:	ldr	r7, [sp, #28]
   2583c:	cmp	r0, r1
   25840:	bge	2589c <ftello64@plt+0x14010>
   25844:	cmn	r0, #1
   25848:	beq	2589c <ftello64@plt+0x14010>
   2584c:	ldr	r1, [r9, #116]	; 0x74
   25850:	add	r0, r0, r0, lsl #1
   25854:	add	r0, r1, r0, lsl #3
   25858:	ldr	r1, [r0, #4]
   2585c:	cmp	r1, r5
   25860:	bne	2589c <ftello64@plt+0x14010>
   25864:	ldr	r1, [r0]
   25868:	ldr	r2, [sp, #48]	; 0x30
   2586c:	cmp	r1, r2
   25870:	beq	25d08 <ftello64@plt+0x1447c>
   25874:	ldrb	r1, [r0, #20]
   25878:	add	r0, r0, #24
   2587c:	cmp	r1, #0
   25880:	bne	25864 <ftello64@plt+0x13fd8>
   25884:	b	2589c <ftello64@plt+0x14010>
   25888:	mov	r0, #0
   2588c:	ldr	r1, [sp, #12]
   25890:	ldr	r7, [sp, #28]
   25894:	cmp	r0, r1
   25898:	blt	25844 <ftello64@plt+0x13fb8>
   2589c:	ldr	r0, [r9, #124]	; 0x7c
   258a0:	cmp	r0, #1
   258a4:	blt	25d08 <ftello64@plt+0x1447c>
   258a8:	ldr	r0, [r7]
   258ac:	ldr	r1, [sp, #48]	; 0x30
   258b0:	mov	r2, #0
   258b4:	ldr	r1, [r0, r1, lsl #3]
   258b8:	str	r1, [sp, #36]	; 0x24
   258bc:	b	258c4 <ftello64@plt+0x14038>
   258c0:	ldr	r0, [r7]
   258c4:	ldr	r1, [r9, #132]	; 0x84
   258c8:	str	r2, [sp, #32]
   258cc:	ldr	lr, [r1, r2, lsl #2]
   258d0:	ldr	r1, [lr, #4]
   258d4:	ldr	r0, [r0, r1, lsl #3]
   258d8:	ldr	r1, [sp, #36]	; 0x24
   258dc:	cmp	r0, r1
   258e0:	bne	25ca4 <ftello64@plt+0x14418>
   258e4:	ldr	r0, [lr, #16]
   258e8:	ldr	r2, [lr]
   258ec:	mov	r8, #0
   258f0:	str	lr, [sp, #44]	; 0x2c
   258f4:	cmp	r0, #1
   258f8:	blt	25908 <ftello64@plt+0x1407c>
   258fc:	ldr	r6, [sp, #52]	; 0x34
   25900:	mov	r7, r2
   25904:	b	25bf8 <ftello64@plt+0x1436c>
   25908:	ldr	r6, [sp, #52]	; 0x34
   2590c:	ldr	r7, [sp, #28]
   25910:	cmp	r8, r0
   25914:	blt	25ca0 <ftello64@plt+0x14414>
   25918:	ldr	r5, [sp, #52]	; 0x34
   2591c:	cmp	r8, #0
   25920:	addne	r2, r2, #1
   25924:	cmp	r2, r5
   25928:	bgt	25ca4 <ftello64@plt+0x14418>
   2592c:	b	25ac8 <ftello64@plt+0x1423c>
   25930:	ldr	r0, [sp, #40]	; 0x28
   25934:	cmn	r4, #1
   25938:	beq	25b60 <ftello64@plt+0x142d4>
   2593c:	ldr	r1, [lr, #8]
   25940:	str	r6, [fp, #-48]	; 0xffffffd0
   25944:	mov	r6, ip
   25948:	cmp	r1, #0
   2594c:	beq	25968 <ftello64@plt+0x140dc>
   25950:	ldr	r3, [lr]
   25954:	ldr	r2, [lr, #4]
   25958:	mov	r7, #9
   2595c:	stm	sp, {r4, sl}
   25960:	str	r7, [sp, #8]
   25964:	b	259ac <ftello64@plt+0x14120>
   25968:	ldr	r0, [lr]
   2596c:	add	r1, sl, #1
   25970:	mov	r9, #12
   25974:	sub	r1, r1, r0
   25978:	mov	r0, #12
   2597c:	bl	2e938 <ftello64@plt+0x1d0ac>
   25980:	ldr	r2, [sp, #44]	; 0x2c
   25984:	cmp	r0, #0
   25988:	str	r0, [r2, #8]
   2598c:	beq	26000 <ftello64@plt+0x14774>
   25990:	mov	r1, r0
   25994:	ldr	r3, [r2]
   25998:	ldr	r2, [r2, #4]
   2599c:	stm	sp, {r4, sl}
   259a0:	mov	r0, #9
   259a4:	str	r0, [sp, #8]
   259a8:	ldr	r0, [sp, #40]	; 0x28
   259ac:	bl	2691c <ftello64@plt+0x15090>
   259b0:	mov	ip, r6
   259b4:	ldr	lr, [sp, #44]	; 0x2c
   259b8:	ldr	r6, [fp, #-48]	; 0xffffffd0
   259bc:	ldr	r5, [sp, #52]	; 0x34
   259c0:	mov	r9, r0
   259c4:	cmp	r0, #1
   259c8:	mov	r7, r8
   259cc:	beq	25b68 <ftello64@plt+0x142dc>
   259d0:	cmp	r9, #0
   259d4:	bne	26000 <ftello64@plt+0x14774>
   259d8:	ldr	r1, [lr, #12]
   259dc:	ldr	r0, [lr, #16]
   259e0:	ldr	r5, [sp, #52]	; 0x34
   259e4:	cmp	r0, r1
   259e8:	beq	25a9c <ftello64@plt+0x14210>
   259ec:	mov	r0, #1
   259f0:	mov	r1, #20
   259f4:	bl	2e938 <ftello64@plt+0x1d0ac>
   259f8:	ldr	r6, [sp, #40]	; 0x28
   259fc:	cmp	r0, #0
   25a00:	beq	26018 <ftello64@plt+0x1478c>
   25a04:	ldr	r1, [sp, #44]	; 0x2c
   25a08:	mov	r2, r0
   25a0c:	ldr	r0, [r1, #16]
   25a10:	ldr	r3, [r1, #20]
   25a14:	str	r2, [r3, r0, lsl #2]
   25a18:	stm	r2, {r4, sl}
   25a1c:	add	r0, r0, #1
   25a20:	ldr	r3, [sp, #48]	; 0x30
   25a24:	str	r0, [r1, #16]
   25a28:	mov	r0, r6
   25a2c:	str	r5, [sp]
   25a30:	bl	26748 <ftello64@plt+0x14ebc>
   25a34:	cmp	r0, #1
   25a38:	bhi	26010 <ftello64@plt+0x14784>
   25a3c:	ldr	ip, [r6, #4]
   25a40:	ldr	r7, [sp, #28]
   25a44:	ldr	lr, [sp, #44]	; 0x2c
   25a48:	ldr	r6, [fp, #-48]	; 0xffffffd0
   25a4c:	ldr	r9, [sp, #40]	; 0x28
   25a50:	add	r2, sl, #1
   25a54:	cmp	sl, r5
   25a58:	blt	25ac8 <ftello64@plt+0x1423c>
   25a5c:	b	25ca4 <ftello64@plt+0x14418>
   25a60:	ldr	r0, [r9, #48]	; 0x30
   25a64:	cmp	r6, r0
   25a68:	bge	25ca4 <ftello64@plt+0x14418>
   25a6c:	add	r4, r6, #1
   25a70:	mov	r0, r9
   25a74:	mov	r8, r6
   25a78:	mov	r1, r4
   25a7c:	bl	26058 <ftello64@plt+0x147cc>
   25a80:	cmp	r0, #0
   25a84:	bne	26010 <ftello64@plt+0x14784>
   25a88:	ldr	ip, [r9, #4]
   25a8c:	ldr	lr, [sp, #44]	; 0x2c
   25a90:	mov	r6, r8
   25a94:	mov	r1, r9
   25a98:	b	25ae8 <ftello64@plt+0x1425c>
   25a9c:	mov	r1, #1
   25aa0:	mov	r7, lr
   25aa4:	orr	r6, r1, r0, lsl #1
   25aa8:	ldr	r0, [lr, #20]
   25aac:	lsl	r1, r6, #2
   25ab0:	bl	2e9bc <ftello64@plt+0x1d130>
   25ab4:	cmp	r0, #0
   25ab8:	beq	26018 <ftello64@plt+0x1478c>
   25abc:	str	r6, [r7, #12]
   25ac0:	str	r0, [r7, #20]
   25ac4:	b	259ec <ftello64@plt+0x14160>
   25ac8:	ldr	r0, [lr]
   25acc:	mov	sl, r2
   25ad0:	cmp	r2, r0
   25ad4:	ble	25b00 <ftello64@plt+0x14274>
   25ad8:	ldr	r0, [r9, #28]
   25adc:	cmp	r6, r0
   25ae0:	bge	25a60 <ftello64@plt+0x141d4>
   25ae4:	add	r4, r6, #1
   25ae8:	add	r1, ip, sl
   25aec:	ldrb	r0, [ip, r6]
   25af0:	ldrb	r1, [r1, #-1]
   25af4:	cmp	r0, r1
   25af8:	beq	25b04 <ftello64@plt+0x14278>
   25afc:	b	25ca4 <ftello64@plt+0x14418>
   25b00:	mov	r4, r6
   25b04:	ldr	r0, [r9, #100]	; 0x64
   25b08:	mov	r6, r4
   25b0c:	ldr	r2, [r0, sl, lsl #2]
   25b10:	cmp	r2, #0
   25b14:	beq	25b68 <ftello64@plt+0x142dc>
   25b18:	ldr	r0, [r2, #8]
   25b1c:	cmp	r0, #1
   25b20:	blt	25b68 <ftello64@plt+0x142dc>
   25b24:	ldr	r1, [r7]
   25b28:	ldr	r2, [r2, #12]
   25b2c:	ldr	r5, [sp, #36]	; 0x24
   25b30:	mov	r8, r7
   25b34:	mov	r3, #0
   25b38:	ldr	r4, [r2, r3, lsl #2]
   25b3c:	add	r7, r1, r4, lsl #3
   25b40:	ldrb	r7, [r7, #4]
   25b44:	cmp	r7, #9
   25b48:	ldreq	r7, [r1, r4, lsl #3]
   25b4c:	cmpeq	r7, r5
   25b50:	beq	25930 <ftello64@plt+0x140a4>
   25b54:	add	r3, r3, #1
   25b58:	cmp	r3, r0
   25b5c:	blt	25b38 <ftello64@plt+0x142ac>
   25b60:	ldr	r5, [sp, #52]	; 0x34
   25b64:	mov	r7, r8
   25b68:	ldr	r9, [sp, #40]	; 0x28
   25b6c:	add	r2, sl, #1
   25b70:	cmp	sl, r5
   25b74:	blt	25ac8 <ftello64@plt+0x1423c>
   25b78:	b	25ca4 <ftello64@plt+0x14418>
   25b7c:	ldr	r2, [r9, #48]	; 0x30
   25b80:	cmp	r5, r2
   25b84:	bgt	25cd8 <ftello64@plt+0x1444c>
   25b88:	ldr	r0, [r9, #36]	; 0x24
   25b8c:	ldr	r3, [r9, #104]	; 0x68
   25b90:	cmp	r0, r5
   25b94:	cmple	r0, r2
   25b98:	blt	25ba8 <ftello64@plt+0x1431c>
   25b9c:	cmp	r1, r5
   25ba0:	cmple	r1, r2
   25ba4:	bge	25bc4 <ftello64@plt+0x14338>
   25ba8:	ldr	r0, [sp, #40]	; 0x28
   25bac:	add	r1, r5, #1
   25bb0:	mov	r9, r3
   25bb4:	bl	26058 <ftello64@plt+0x147cc>
   25bb8:	mov	r3, r9
   25bbc:	cmp	r0, #0
   25bc0:	bne	26010 <ftello64@plt+0x14784>
   25bc4:	ldr	r9, [sp, #40]	; 0x28
   25bc8:	cmp	r5, r3
   25bcc:	ble	25bf0 <ftello64@plt+0x14364>
   25bd0:	sub	r0, r5, r3
   25bd4:	mov	r1, #0
   25bd8:	lsl	r2, r0, #2
   25bdc:	ldr	r0, [r9, #100]	; 0x64
   25be0:	add	r0, r0, r3, lsl #2
   25be4:	add	r0, r0, #4
   25be8:	bl	1176c <memset@plt>
   25bec:	str	r5, [r9, #104]	; 0x68
   25bf0:	ldr	ip, [r9, #4]
   25bf4:	b	25c24 <ftello64@plt+0x14398>
   25bf8:	ldr	r1, [lr, #20]
   25bfc:	ldr	sl, [r1, r8, lsl #2]
   25c00:	ldr	r1, [sl, #4]
   25c04:	sub	r4, r1, r7
   25c08:	str	r1, [fp, #-48]	; 0xffffffd0
   25c0c:	cmp	r4, #1
   25c10:	blt	25c44 <ftello64@plt+0x143b8>
   25c14:	ldr	r1, [r9, #28]
   25c18:	add	r5, r4, r6
   25c1c:	cmp	r5, r1
   25c20:	bgt	25b7c <ftello64@plt+0x142f0>
   25c24:	add	r0, ip, r6
   25c28:	add	r1, ip, r7
   25c2c:	mov	r2, r4
   25c30:	mov	r5, ip
   25c34:	bl	115b0 <memcmp@plt>
   25c38:	ldr	lr, [sp, #44]	; 0x2c
   25c3c:	cmp	r0, #0
   25c40:	bne	25cbc <ftello64@plt+0x14430>
   25c44:	ldr	r0, [sp, #52]	; 0x34
   25c48:	ldr	r3, [sp, #48]	; 0x30
   25c4c:	mov	r1, lr
   25c50:	mov	r2, sl
   25c54:	mov	r5, lr
   25c58:	str	r0, [sp]
   25c5c:	mov	r0, r9
   25c60:	bl	26748 <ftello64@plt+0x14ebc>
   25c64:	cmp	r0, #1
   25c68:	bhi	26010 <ftello64@plt+0x14784>
   25c6c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   25c70:	ldr	r0, [r5, #16]
   25c74:	ldr	ip, [r9, #4]
   25c78:	add	r8, r8, #1
   25c7c:	add	r6, r4, r6
   25c80:	mov	lr, r5
   25c84:	mov	r1, r9
   25c88:	cmp	r8, r0
   25c8c:	mov	r7, r2
   25c90:	blt	25bf8 <ftello64@plt+0x1436c>
   25c94:	ldr	r7, [sp, #28]
   25c98:	cmp	r8, r0
   25c9c:	bge	25918 <ftello64@plt+0x1408c>
   25ca0:	ldr	r5, [sp, #52]	; 0x34
   25ca4:	ldr	r2, [sp, #32]
   25ca8:	ldr	r0, [r9, #124]	; 0x7c
   25cac:	add	r2, r2, #1
   25cb0:	cmp	r2, r0
   25cb4:	blt	258c0 <ftello64@plt+0x14034>
   25cb8:	b	25cec <ftello64@plt+0x14460>
   25cbc:	ldr	r0, [lr, #16]
   25cc0:	mov	ip, r5
   25cc4:	mov	r2, r7
   25cc8:	ldr	r7, [sp, #28]
   25ccc:	cmp	r8, r0
   25cd0:	blt	25ca0 <ftello64@plt+0x14414>
   25cd4:	b	25918 <ftello64@plt+0x1408c>
   25cd8:	mov	r2, r7
   25cdc:	ldr	r7, [sp, #28]
   25ce0:	cmp	r8, r0
   25ce4:	blt	25ca0 <ftello64@plt+0x14414>
   25ce8:	b	25918 <ftello64@plt+0x1408c>
   25cec:	mov	r1, #0
   25cf0:	ldr	r0, [r9, #108]	; 0x6c
   25cf4:	str	r1, [fp, #-32]	; 0xffffffe0
   25cf8:	ldr	r1, [sp, #12]
   25cfc:	cmp	r1, r0
   25d00:	bge	25fe0 <ftello64@plt+0x14754>
   25d04:	b	25d50 <ftello64@plt+0x144c4>
   25d08:	mov	r0, #0
   25d0c:	str	r0, [fp, #-32]	; 0xffffffe0
   25d10:	b	25fe0 <ftello64@plt+0x14754>
   25d14:	ldr	r0, [r3, #88]	; 0x58
   25d18:	and	r0, r0, #2
   25d1c:	eor	sl, r0, #10
   25d20:	b	25e84 <ftello64@plt+0x145f8>
   25d24:	mov	r0, r4
   25d28:	bl	1173c <iswalnum@plt>
   25d2c:	mov	sl, #1
   25d30:	cmp	r4, #95	; 0x5f
   25d34:	beq	25d48 <ftello64@plt+0x144bc>
   25d38:	ldr	r3, [sp, #40]	; 0x28
   25d3c:	cmp	r0, #0
   25d40:	beq	25e6c <ftello64@plt+0x145e0>
   25d44:	b	25e84 <ftello64@plt+0x145f8>
   25d48:	ldr	r3, [sp, #40]	; 0x28
   25d4c:	b	25e84 <ftello64@plt+0x145f8>
   25d50:	ldr	r0, [r9, #116]	; 0x74
   25d54:	mov	r5, r1
   25d58:	add	r1, r1, r1, lsl #1
   25d5c:	ldr	r3, [sp, #48]	; 0x30
   25d60:	ldr	r2, [r0, r1, lsl #3]
   25d64:	cmp	r2, r3
   25d68:	bne	25fc4 <ftello64@plt+0x14738>
   25d6c:	add	r0, r0, r1, lsl #3
   25d70:	ldr	r2, [sp, #52]	; 0x34
   25d74:	ldr	r1, [r0, #4]
   25d78:	cmp	r1, r2
   25d7c:	bne	25fc4 <ftello64@plt+0x14738>
   25d80:	ldr	r2, [r0, #8]
   25d84:	ldr	r6, [r0, #12]
   25d88:	ldr	r0, [sp, #20]
   25d8c:	ldr	r8, [r0, #24]
   25d90:	cmp	r6, r2
   25d94:	bne	25db0 <ftello64@plt+0x14524>
   25d98:	ldr	r1, [sp, #48]	; 0x30
   25d9c:	ldr	r0, [r0, #20]
   25da0:	add	r1, r1, r1, lsl #1
   25da4:	add	r0, r0, r1, lsl #2
   25da8:	ldr	r0, [r0, #8]
   25dac:	b	25dbc <ftello64@plt+0x14530>
   25db0:	ldr	r0, [r0, #12]
   25db4:	ldr	r1, [sp, #48]	; 0x30
   25db8:	add	r0, r0, r1, lsl #2
   25dbc:	ldr	r9, [r0]
   25dc0:	ldr	r0, [sp, #52]	; 0x34
   25dc4:	str	r2, [fp, #-48]	; 0xffffffd0
   25dc8:	add	r0, r6, r0
   25dcc:	sub	r7, r0, r2
   25dd0:	cmp	r7, #0
   25dd4:	ble	25e1c <ftello64@plt+0x14590>
   25dd8:	ldr	r3, [sp, #40]	; 0x28
   25ddc:	sub	r0, r7, #1
   25de0:	ldr	r1, [r3, #48]	; 0x30
   25de4:	cmp	r1, r0
   25de8:	beq	25d14 <ftello64@plt+0x14488>
   25dec:	ldr	r1, [r3, #80]	; 0x50
   25df0:	cmp	r1, #2
   25df4:	blt	25e28 <ftello64@plt+0x1459c>
   25df8:	ldr	r0, [r3, #8]
   25dfc:	mov	r1, r7
   25e00:	sub	r0, r0, #4
   25e04:	ldr	r4, [r0, r1, lsl #2]
   25e08:	cmn	r4, #1
   25e0c:	bne	25e5c <ftello64@plt+0x145d0>
   25e10:	sub	r1, r1, #1
   25e14:	cmp	r1, #0
   25e18:	bgt	25e04 <ftello64@plt+0x14578>
   25e1c:	ldr	r3, [sp, #40]	; 0x28
   25e20:	ldr	sl, [r3, #60]	; 0x3c
   25e24:	b	25e84 <ftello64@plt+0x145f8>
   25e28:	ldr	r1, [r3, #4]
   25e2c:	ldr	r2, [r3, #68]	; 0x44
   25e30:	mov	sl, #1
   25e34:	ldrb	r0, [r1, r0]
   25e38:	ubfx	r1, r0, #5, #3
   25e3c:	ldr	r1, [r2, r1, lsl #2]
   25e40:	and	r2, r0, #31
   25e44:	tst	r1, sl, lsl r2
   25e48:	bne	25e84 <ftello64@plt+0x145f8>
   25e4c:	mov	sl, #0
   25e50:	cmp	r0, #10
   25e54:	beq	25e78 <ftello64@plt+0x145ec>
   25e58:	b	25e84 <ftello64@plt+0x145f8>
   25e5c:	ldr	r3, [sp, #40]	; 0x28
   25e60:	ldrb	r0, [r3, #78]	; 0x4e
   25e64:	cmp	r0, #0
   25e68:	bne	25d24 <ftello64@plt+0x14498>
   25e6c:	mov	sl, #0
   25e70:	cmp	r4, #10
   25e74:	bne	25e84 <ftello64@plt+0x145f8>
   25e78:	ldrb	sl, [r3, #77]	; 0x4d
   25e7c:	cmp	sl, #0
   25e80:	movwne	sl, #2
   25e84:	ldr	r0, [r3, #100]	; 0x64
   25e88:	ldr	r2, [sp, #52]	; 0x34
   25e8c:	add	r1, r9, r9, lsl #1
   25e90:	mov	r4, r3
   25e94:	add	r8, r8, r1, lsl #2
   25e98:	ldr	r2, [r0, r2, lsl #2]
   25e9c:	ldr	r0, [r0, r7, lsl #2]
   25ea0:	cmp	r2, #0
   25ea4:	ldrne	r2, [r2, #8]
   25ea8:	moveq	r2, #0
   25eac:	cmp	r0, #0
   25eb0:	str	r2, [sp, #44]	; 0x2c
   25eb4:	beq	25f20 <ftello64@plt+0x14694>
   25eb8:	ldr	r1, [r0, #40]	; 0x28
   25ebc:	sub	r4, fp, #44	; 0x2c
   25ec0:	mov	r2, r8
   25ec4:	mov	r0, r4
   25ec8:	bl	264bc <ftello64@plt+0x14c30>
   25ecc:	cmp	r0, #0
   25ed0:	str	r0, [fp, #-32]	; 0xffffffe0
   25ed4:	bne	26020 <ftello64@plt+0x14794>
   25ed8:	ldr	r1, [sp, #20]
   25edc:	sub	r0, fp, #32
   25ee0:	mov	r2, r4
   25ee4:	mov	r3, sl
   25ee8:	bl	23c7c <ftello64@plt+0x123f0>
   25eec:	ldr	r4, [sp, #40]	; 0x28
   25ef0:	ldr	r1, [r4, #100]	; 0x64
   25ef4:	str	r0, [r1, r7, lsl #2]
   25ef8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   25efc:	bl	15bb8 <ftello64@plt+0x432c>
   25f00:	ldr	r0, [r4, #100]	; 0x64
   25f04:	ldr	r1, [r0, r7, lsl #2]
   25f08:	cmp	r1, #0
   25f0c:	bne	25f68 <ftello64@plt+0x146dc>
   25f10:	ldr	r9, [fp, #-32]	; 0xffffffe0
   25f14:	cmp	r9, #0
   25f18:	beq	25f68 <ftello64@plt+0x146dc>
   25f1c:	b	26004 <ftello64@plt+0x14778>
   25f20:	ldr	r1, [sp, #20]
   25f24:	sub	r0, fp, #32
   25f28:	mov	r2, r8
   25f2c:	mov	r3, sl
   25f30:	bl	23c7c <ftello64@plt+0x123f0>
   25f34:	ldr	r1, [r4, #100]	; 0x64
   25f38:	str	r0, [r1, r7, lsl #2]
   25f3c:	ldr	r0, [r4, #100]	; 0x64
   25f40:	ldr	r1, [r0, r7, lsl #2]
   25f44:	cmp	r1, #0
   25f48:	bne	25f68 <ftello64@plt+0x146dc>
   25f4c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   25f50:	ldr	r1, [fp, #-48]	; 0xffffffd0
   25f54:	cmp	r9, #0
   25f58:	bne	26004 <ftello64@plt+0x14778>
   25f5c:	cmp	r6, r1
   25f60:	bne	25fc4 <ftello64@plt+0x14738>
   25f64:	b	25f74 <ftello64@plt+0x146e8>
   25f68:	ldr	r1, [fp, #-48]	; 0xffffffd0
   25f6c:	cmp	r6, r1
   25f70:	bne	25fc4 <ftello64@plt+0x14738>
   25f74:	ldr	r1, [sp, #52]	; 0x34
   25f78:	ldr	r0, [r0, r1, lsl #2]
   25f7c:	ldr	r1, [sp, #44]	; 0x2c
   25f80:	ldr	r0, [r0, #8]
   25f84:	cmp	r0, r1
   25f88:	ble	25fc4 <ftello64@plt+0x14738>
   25f8c:	ldr	r4, [sp, #40]	; 0x28
   25f90:	ldr	r2, [sp, #52]	; 0x34
   25f94:	mov	r1, r8
   25f98:	mov	r0, r4
   25f9c:	bl	25524 <ftello64@plt+0x13c98>
   25fa0:	cmp	r0, #0
   25fa4:	str	r0, [fp, #-32]	; 0xffffffe0
   25fa8:	bne	26038 <ftello64@plt+0x147ac>
   25fac:	mov	r0, r4
   25fb0:	mov	r1, r8
   25fb4:	bl	25620 <ftello64@plt+0x13d94>
   25fb8:	cmp	r0, #0
   25fbc:	str	r0, [fp, #-32]	; 0xffffffe0
   25fc0:	bne	26048 <ftello64@plt+0x147bc>
   25fc4:	ldr	r9, [sp, #40]	; 0x28
   25fc8:	mov	r1, r5
   25fcc:	add	r1, r5, #1
   25fd0:	ldr	r5, [sp, #52]	; 0x34
   25fd4:	ldr	r0, [r9, #108]	; 0x6c
   25fd8:	cmp	r1, r0
   25fdc:	blt	25d50 <ftello64@plt+0x144c4>
   25fe0:	ldr	r1, [sp, #16]
   25fe4:	ldr	r3, [sp, #24]
   25fe8:	ldr	r2, [sp, #20]
   25fec:	ldr	r0, [r1, #4]
   25ff0:	add	r3, r3, #1
   25ff4:	cmp	r3, r0
   25ff8:	blt	256a0 <ftello64@plt+0x13e14>
   25ffc:	mov	r9, #0
   26000:	str	r9, [fp, #-32]	; 0xffffffe0
   26004:	mov	r0, r9
   26008:	sub	sp, fp, #28
   2600c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26010:	mov	r9, r0
   26014:	b	26000 <ftello64@plt+0x14774>
   26018:	mov	r9, #12
   2601c:	b	26000 <ftello64@plt+0x14774>
   26020:	mov	r9, r0
   26024:	ldr	r0, [fp, #-36]	; 0xffffffdc
   26028:	bl	15bb8 <ftello64@plt+0x432c>
   2602c:	mov	r0, r9
   26030:	sub	sp, fp, #28
   26034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26038:	mov	r9, r0
   2603c:	mov	r0, r9
   26040:	sub	sp, fp, #28
   26044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26048:	mov	r9, r0
   2604c:	mov	r0, r9
   26050:	sub	sp, fp, #28
   26054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26058:	push	{r4, r5, r6, r7, fp, lr}
   2605c:	add	fp, sp, #16
   26060:	mov	r4, r0
   26064:	ldr	r0, [r0, #36]	; 0x24
   26068:	mov	r5, #12
   2606c:	cmn	r0, #-536870910	; 0xe0000002
   26070:	bhi	26260 <ftello64@plt+0x149d4>
   26074:	ldr	r6, [r4, #48]	; 0x30
   26078:	ldr	r2, [r4, #80]	; 0x50
   2607c:	cmp	r6, r0, lsl #1
   26080:	lslge	r6, r0, #1
   26084:	cmp	r6, r1
   26088:	movle	r6, r1
   2608c:	cmp	r2, #2
   26090:	blt	260d8 <ftello64@plt+0x1484c>
   26094:	cmn	r6, #-1073741823	; 0xc0000001
   26098:	bhi	26260 <ftello64@plt+0x149d4>
   2609c:	ldr	r0, [r4, #8]
   260a0:	lsl	r7, r6, #2
   260a4:	mov	r1, r7
   260a8:	bl	2e9bc <ftello64@plt+0x1d130>
   260ac:	cmp	r0, #0
   260b0:	beq	26260 <ftello64@plt+0x149d4>
   260b4:	str	r0, [r4, #8]
   260b8:	ldr	r0, [r4, #12]
   260bc:	cmp	r0, #0
   260c0:	beq	260d8 <ftello64@plt+0x1484c>
   260c4:	mov	r1, r7
   260c8:	bl	2e9bc <ftello64@plt+0x1d130>
   260cc:	cmp	r0, #0
   260d0:	beq	26260 <ftello64@plt+0x149d4>
   260d4:	str	r0, [r4, #12]
   260d8:	ldrb	r0, [r4, #75]	; 0x4b
   260dc:	cmp	r0, #0
   260e0:	beq	260fc <ftello64@plt+0x14870>
   260e4:	ldr	r0, [r4, #4]
   260e8:	mov	r1, r6
   260ec:	bl	2e9bc <ftello64@plt+0x1d130>
   260f0:	cmp	r0, #0
   260f4:	beq	26260 <ftello64@plt+0x149d4>
   260f8:	str	r0, [r4, #4]
   260fc:	str	r6, [r4, #36]	; 0x24
   26100:	ldr	r0, [r4, #100]	; 0x64
   26104:	cmp	r0, #0
   26108:	beq	26124 <ftello64@plt+0x14898>
   2610c:	mov	r1, #4
   26110:	add	r1, r1, r6, lsl #2
   26114:	bl	2e9bc <ftello64@plt+0x1d130>
   26118:	cmp	r0, #0
   2611c:	beq	26260 <ftello64@plt+0x149d4>
   26120:	str	r0, [r4, #100]	; 0x64
   26124:	ldrb	r1, [r4, #72]	; 0x48
   26128:	ldr	r0, [r4, #80]	; 0x50
   2612c:	cmp	r1, #0
   26130:	beq	26150 <ftello64@plt+0x148c4>
   26134:	cmp	r0, #2
   26138:	blt	26164 <ftello64@plt+0x148d8>
   2613c:	mov	r0, r4
   26140:	bl	1dc30 <ftello64@plt+0xc3a4>
   26144:	cmp	r0, #0
   26148:	popne	{r4, r5, r6, r7, fp, pc}
   2614c:	b	2625c <ftello64@plt+0x149d0>
   26150:	cmp	r0, #2
   26154:	blt	261dc <ftello64@plt+0x14950>
   26158:	mov	r0, r4
   2615c:	bl	1e2f0 <ftello64@plt+0xca64>
   26160:	b	2625c <ftello64@plt+0x149d0>
   26164:	ldr	r6, [r4, #36]	; 0x24
   26168:	ldr	r0, [r4, #48]	; 0x30
   2616c:	ldr	r5, [r4, #28]
   26170:	cmp	r6, r0
   26174:	movgt	r6, r0
   26178:	cmp	r5, r6
   2617c:	bge	261d0 <ftello64@plt+0x14944>
   26180:	ldr	r1, [r4]
   26184:	ldr	r2, [r4, #24]
   26188:	ldr	r0, [r4, #64]	; 0x40
   2618c:	add	r1, r1, r2
   26190:	cmp	r0, #0
   26194:	ldrb	r7, [r1, r5]
   26198:	ldrbne	r7, [r0, r7]
   2619c:	add	r0, r7, #128	; 0x80
   261a0:	lsr	r0, r0, #7
   261a4:	cmp	r0, #2
   261a8:	bhi	261b8 <ftello64@plt+0x1492c>
   261ac:	bl	116c4 <__ctype_toupper_loc@plt>
   261b0:	ldr	r0, [r0]
   261b4:	ldr	r7, [r0, r7, lsl #2]
   261b8:	ldr	r0, [r4, #4]
   261bc:	strb	r7, [r0, r5]
   261c0:	add	r5, r5, #1
   261c4:	cmp	r5, r6
   261c8:	blt	26180 <ftello64@plt+0x148f4>
   261cc:	mov	r5, r6
   261d0:	str	r5, [r4, #28]
   261d4:	str	r5, [r4, #32]
   261d8:	b	2625c <ftello64@plt+0x149d0>
   261dc:	ldr	r2, [r4, #64]	; 0x40
   261e0:	cmp	r2, #0
   261e4:	beq	2625c <ftello64@plt+0x149d0>
   261e8:	ldr	r0, [r4, #36]	; 0x24
   261ec:	ldr	r3, [r4, #48]	; 0x30
   261f0:	ldr	r1, [r4, #28]
   261f4:	cmp	r0, r3
   261f8:	movgt	r0, r3
   261fc:	cmp	r1, r0
   26200:	bge	26254 <ftello64@plt+0x149c8>
   26204:	ldm	r4, {r3, r7}
   26208:	ldr	r6, [r4, #24]
   2620c:	add	r6, r6, r1
   26210:	ldrb	r3, [r3, r6]
   26214:	ldrb	r2, [r2, r3]
   26218:	strb	r2, [r7, r1]
   2621c:	add	r1, r1, #1
   26220:	cmp	r1, r0
   26224:	bge	26250 <ftello64@plt+0x149c4>
   26228:	ldm	r4, {r2, r3}
   2622c:	ldr	r7, [r4, #24]
   26230:	ldr	r6, [r4, #64]	; 0x40
   26234:	add	r2, r2, r7
   26238:	ldrb	r2, [r2, r1]
   2623c:	ldrb	r2, [r6, r2]
   26240:	strb	r2, [r3, r1]
   26244:	add	r1, r1, #1
   26248:	cmp	r1, r0
   2624c:	blt	26228 <ftello64@plt+0x1499c>
   26250:	mov	r1, r0
   26254:	str	r1, [r4, #28]
   26258:	str	r1, [r4, #32]
   2625c:	mov	r5, #0
   26260:	mov	r0, r5
   26264:	pop	{r4, r5, r6, r7, fp, pc}
   26268:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2626c:	add	fp, sp, #24
   26270:	sub	sp, sp, #16
   26274:	mov	r9, r0
   26278:	mov	r4, r1
   2627c:	ldr	r5, [r1, #40]	; 0x28
   26280:	ldr	r7, [r1, #84]	; 0x54
   26284:	ldr	r0, [r1, #100]	; 0x64
   26288:	ldr	r1, [r1, #104]	; 0x68
   2628c:	mov	r6, r2
   26290:	cmp	r5, r1
   26294:	ble	262b4 <ftello64@plt+0x14a28>
   26298:	str	r6, [r0, r5, lsl #2]
   2629c:	str	r5, [r4, #104]	; 0x68
   262a0:	cmp	r6, #0
   262a4:	ldrne	r0, [r7, #76]	; 0x4c
   262a8:	cmpne	r0, #0
   262ac:	beq	26408 <ftello64@plt+0x14b7c>
   262b0:	b	26414 <ftello64@plt+0x14b88>
   262b4:	ldr	r1, [r0, r5, lsl #2]
   262b8:	cmp	r1, #0
   262bc:	beq	26338 <ftello64@plt+0x14aac>
   262c0:	ldr	r2, [r1, #40]	; 0x28
   262c4:	cmp	r6, #0
   262c8:	beq	26384 <ftello64@plt+0x14af8>
   262cc:	ldr	r8, [r6, #40]	; 0x28
   262d0:	mov	r0, sp
   262d4:	mov	r1, r8
   262d8:	bl	264bc <ftello64@plt+0x14c30>
   262dc:	cmp	r0, #0
   262e0:	str	r0, [r9]
   262e4:	bne	2648c <ftello64@plt+0x14c00>
   262e8:	ldr	r0, [r4, #40]	; 0x28
   262ec:	cmp	r0, #0
   262f0:	ble	26330 <ftello64@plt+0x14aa4>
   262f4:	ldr	r2, [r4, #48]	; 0x30
   262f8:	sub	r1, r0, #1
   262fc:	cmp	r2, r1
   26300:	beq	2647c <ftello64@plt+0x14bf0>
   26304:	ldr	r2, [r4, #80]	; 0x50
   26308:	cmp	r2, #2
   2630c:	blt	26350 <ftello64@plt+0x14ac4>
   26310:	ldr	r1, [r4, #8]
   26314:	sub	r1, r1, #4
   26318:	ldr	r6, [r1, r0, lsl #2]
   2631c:	cmn	r6, #1
   26320:	bne	263a8 <ftello64@plt+0x14b1c>
   26324:	sub	r0, r0, #1
   26328:	cmp	r0, #0
   2632c:	bgt	26318 <ftello64@plt+0x14a8c>
   26330:	ldr	r3, [r4, #60]	; 0x3c
   26334:	b	263cc <ftello64@plt+0x14b40>
   26338:	str	r6, [r0, r5, lsl #2]
   2633c:	cmp	r6, #0
   26340:	ldrne	r0, [r7, #76]	; 0x4c
   26344:	cmpne	r0, #0
   26348:	beq	26408 <ftello64@plt+0x14b7c>
   2634c:	b	26414 <ftello64@plt+0x14b88>
   26350:	ldr	r0, [r4, #4]
   26354:	ldr	r2, [r4, #68]	; 0x44
   26358:	mov	r3, #1
   2635c:	ldrb	r0, [r0, r1]
   26360:	ubfx	r1, r0, #5, #3
   26364:	ldr	r1, [r2, r1, lsl #2]
   26368:	and	r2, r0, #31
   2636c:	tst	r1, r3, lsl r2
   26370:	bne	263cc <ftello64@plt+0x14b40>
   26374:	mov	r3, #0
   26378:	cmp	r0, #10
   2637c:	beq	263c0 <ftello64@plt+0x14b34>
   26380:	b	263cc <ftello64@plt+0x14b40>
   26384:	ldr	r0, [r2, #8]
   26388:	vldr	d16, [r2]
   2638c:	mov	r8, #0
   26390:	str	r0, [sp, #8]
   26394:	mov	r0, r5
   26398:	vstr	d16, [sp]
   2639c:	cmp	r0, #0
   263a0:	bgt	262f4 <ftello64@plt+0x14a68>
   263a4:	b	26330 <ftello64@plt+0x14aa4>
   263a8:	ldrb	r0, [r4, #78]	; 0x4e
   263ac:	cmp	r0, #0
   263b0:	bne	2649c <ftello64@plt+0x14c10>
   263b4:	mov	r3, #0
   263b8:	cmp	r6, #10
   263bc:	bne	263cc <ftello64@plt+0x14b40>
   263c0:	ldrb	r3, [r4, #77]	; 0x4d
   263c4:	cmp	r3, #0
   263c8:	movwne	r3, #2
   263cc:	mov	r2, sp
   263d0:	mov	r0, r9
   263d4:	mov	r1, r7
   263d8:	bl	23c7c <ftello64@plt+0x123f0>
   263dc:	mov	r6, r0
   263e0:	ldr	r0, [r4, #100]	; 0x64
   263e4:	cmp	r8, #0
   263e8:	str	r6, [r0, r5, lsl #2]
   263ec:	beq	263f8 <ftello64@plt+0x14b6c>
   263f0:	ldr	r0, [sp, #8]
   263f4:	bl	15bb8 <ftello64@plt+0x432c>
   263f8:	cmp	r6, #0
   263fc:	ldrne	r0, [r7, #76]	; 0x4c
   26400:	cmpne	r0, #0
   26404:	bne	26414 <ftello64@plt+0x14b88>
   26408:	mov	r0, r6
   2640c:	sub	sp, fp, #24
   26410:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26414:	add	r7, r6, #4
   26418:	mov	r0, r4
   2641c:	mov	r2, r5
   26420:	mov	r1, r7
   26424:	bl	25524 <ftello64@plt+0x13c98>
   26428:	cmp	r0, #0
   2642c:	str	r0, [r9]
   26430:	bne	2646c <ftello64@plt+0x14be0>
   26434:	ldrb	r0, [r6, #52]	; 0x34
   26438:	tst	r0, #64	; 0x40
   2643c:	beq	26408 <ftello64@plt+0x14b7c>
   26440:	mov	r0, r4
   26444:	mov	r1, r7
   26448:	bl	25620 <ftello64@plt+0x13d94>
   2644c:	str	r0, [r9]
   26450:	cmp	r0, #0
   26454:	mov	r6, #0
   26458:	ldreq	r0, [r4, #100]	; 0x64
   2645c:	ldreq	r6, [r0, r5, lsl #2]
   26460:	mov	r0, r6
   26464:	sub	sp, fp, #24
   26468:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2646c:	mov	r6, #0
   26470:	mov	r0, r6
   26474:	sub	sp, fp, #24
   26478:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2647c:	ldr	r0, [r4, #88]	; 0x58
   26480:	and	r0, r0, #2
   26484:	eor	r3, r0, #10
   26488:	b	263cc <ftello64@plt+0x14b40>
   2648c:	mov	r6, #0
   26490:	mov	r0, r6
   26494:	sub	sp, fp, #24
   26498:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2649c:	mov	r0, r6
   264a0:	bl	1173c <iswalnum@plt>
   264a4:	mov	r3, #1
   264a8:	cmp	r6, #95	; 0x5f
   264ac:	beq	263cc <ftello64@plt+0x14b40>
   264b0:	cmp	r0, #0
   264b4:	beq	263b4 <ftello64@plt+0x14b28>
   264b8:	b	263cc <ftello64@plt+0x14b40>
   264bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   264c0:	add	fp, sp, #28
   264c4:	sub	sp, sp, #20
   264c8:	mov	sl, r2
   264cc:	cmp	r1, #0
   264d0:	str	r0, [sp, #16]
   264d4:	beq	2653c <ftello64@plt+0x14cb0>
   264d8:	ldr	r0, [r1, #4]
   264dc:	mov	r8, r1
   264e0:	cmp	sl, #0
   264e4:	beq	264f8 <ftello64@plt+0x14c6c>
   264e8:	cmp	r0, #1
   264ec:	ldrge	r1, [sl, #4]
   264f0:	cmpge	r1, #1
   264f4:	bge	265b8 <ftello64@plt+0x14d2c>
   264f8:	cmp	r0, #1
   264fc:	blt	2653c <ftello64@plt+0x14cb0>
   26500:	ldr	r1, [sp, #16]
   26504:	str	r0, [r1, #4]
   26508:	ldr	r1, [r8, #4]
   2650c:	cmp	r1, #1
   26510:	blt	2659c <ftello64@plt+0x14d10>
   26514:	ldr	r4, [sp, #16]
   26518:	str	r0, [r4]
   2651c:	lsl	r0, r0, #2
   26520:	bl	2e98c <ftello64@plt+0x1d100>
   26524:	cmp	r0, #0
   26528:	str	r0, [r4, #8]
   2652c:	beq	2672c <ftello64@plt+0x14ea0>
   26530:	ldr	r2, [r8, #4]
   26534:	ldr	r1, [r8, #8]
   26538:	b	26588 <ftello64@plt+0x14cfc>
   2653c:	cmp	sl, #0
   26540:	beq	2659c <ftello64@plt+0x14d10>
   26544:	ldr	r0, [sl, #4]
   26548:	cmp	r0, #1
   2654c:	blt	2659c <ftello64@plt+0x14d10>
   26550:	ldr	r1, [sp, #16]
   26554:	str	r0, [r1, #4]
   26558:	ldr	r1, [sl, #4]
   2655c:	cmp	r1, #1
   26560:	blt	2659c <ftello64@plt+0x14d10>
   26564:	ldr	r4, [sp, #16]
   26568:	str	r0, [r4]
   2656c:	lsl	r0, r0, #2
   26570:	bl	2e98c <ftello64@plt+0x1d100>
   26574:	cmp	r0, #0
   26578:	str	r0, [r4, #8]
   2657c:	beq	2672c <ftello64@plt+0x14ea0>
   26580:	ldr	r2, [sl, #4]
   26584:	ldr	r1, [sl, #8]
   26588:	lsl	r2, r2, #2
   2658c:	bl	11580 <memcpy@plt>
   26590:	mov	r0, #0
   26594:	sub	sp, fp, #28
   26598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2659c:	ldr	r1, [sp, #16]
   265a0:	mov	r0, #0
   265a4:	str	r0, [r1]
   265a8:	str	r0, [r1, #4]
   265ac:	str	r0, [r1, #8]
   265b0:	sub	sp, fp, #28
   265b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   265b8:	ldr	r4, [sp, #16]
   265bc:	add	r0, r1, r0
   265c0:	str	r0, [r4]
   265c4:	lsl	r0, r0, #2
   265c8:	bl	2e98c <ftello64@plt+0x1d100>
   265cc:	cmp	r0, #0
   265d0:	str	r0, [r4, #8]
   265d4:	beq	2673c <ftello64@plt+0x14eb0>
   265d8:	ldr	r9, [sl, #4]
   265dc:	ldr	lr, [r8, #4]
   265e0:	mov	r1, #0
   265e4:	mov	r7, #0
   265e8:	cmp	r9, #0
   265ec:	movwgt	r1, #1
   265f0:	cmp	lr, #1
   265f4:	blt	266c0 <ftello64@plt+0x14e34>
   265f8:	mov	r2, #0
   265fc:	mov	ip, #0
   26600:	str	r2, [sp, #8]
   26604:	mov	r2, #0
   26608:	str	r2, [sp, #12]
   2660c:	mov	r2, #0
   26610:	ldr	r4, [sp, #12]
   26614:	mov	r7, ip
   26618:	tst	r1, #1
   2661c:	beq	266f0 <ftello64@plt+0x14e64>
   26620:	ldr	r1, [sl, #8]
   26624:	ldr	r5, [r1, r7, lsl #2]
   26628:	ldr	r1, [r8, #8]
   2662c:	ldr	r3, [r1, r2, lsl #2]
   26630:	cmp	r3, r5
   26634:	ble	2665c <ftello64@plt+0x14dd0>
   26638:	add	r7, r7, #1
   2663c:	mov	r1, #0
   26640:	str	r5, [r0, r4, lsl #2]
   26644:	add	r4, r4, #1
   26648:	cmp	r9, r7
   2664c:	movwgt	r1, #1
   26650:	cmp	lr, r2
   26654:	bgt	26618 <ftello64@plt+0x14d8c>
   26658:	b	266c4 <ftello64@plt+0x14e38>
   2665c:	str	r3, [r0, r4, lsl #2]
   26660:	ldr	r6, [sp, #8]
   26664:	add	r1, r7, #1
   26668:	mov	ip, r7
   2666c:	add	r2, r2, #1
   26670:	ldr	r9, [sl, #4]
   26674:	ldr	lr, [r8, #4]
   26678:	moveq	ip, r1
   2667c:	str	r1, [sp, #4]
   26680:	mov	r1, #0
   26684:	sub	r6, r6, #1
   26688:	cmp	r9, ip
   2668c:	str	r6, [sp, #8]
   26690:	add	r6, r4, #1
   26694:	movwgt	r1, #1
   26698:	cmp	lr, r2
   2669c:	str	r6, [sp, #12]
   266a0:	bgt	26610 <ftello64@plt+0x14d84>
   266a4:	ldr	r2, [sp, #4]
   266a8:	cmp	r3, r5
   266ac:	add	r4, r4, #1
   266b0:	moveq	r7, r2
   266b4:	cmp	r1, #0
   266b8:	bne	266cc <ftello64@plt+0x14e40>
   266bc:	b	26718 <ftello64@plt+0x14e8c>
   266c0:	mov	r4, #0
   266c4:	cmp	r1, #0
   266c8:	beq	26718 <ftello64@plt+0x14e8c>
   266cc:	ldr	r1, [sl, #8]
   266d0:	sub	r2, r9, r7
   266d4:	add	r0, r0, r4, lsl #2
   266d8:	lsl	r2, r2, #2
   266dc:	add	r1, r1, r7, lsl #2
   266e0:	bl	11580 <memcpy@plt>
   266e4:	sub	r0, r4, r7
   266e8:	add	r4, r0, r9
   266ec:	b	26718 <ftello64@plt+0x14e8c>
   266f0:	ldr	r1, [r8, #8]
   266f4:	add	r0, r0, r4, lsl #2
   266f8:	add	r1, r1, r2, lsl #2
   266fc:	sub	r2, lr, r2
   26700:	lsl	r2, r2, #2
   26704:	bl	11580 <memcpy@plt>
   26708:	ldr	r0, [r8, #4]
   2670c:	ldr	r1, [sp, #8]
   26710:	add	r0, r0, r1
   26714:	add	r4, r0, r4
   26718:	ldr	r0, [sp, #16]
   2671c:	str	r4, [r0, #4]
   26720:	mov	r0, #0
   26724:	sub	sp, fp, #28
   26728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2672c:	ldr	r1, [sp, #16]
   26730:	mov	r0, #0
   26734:	str	r0, [r1]
   26738:	str	r0, [r1, #4]
   2673c:	mov	r0, #12
   26740:	sub	sp, fp, #28
   26744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26748:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2674c:	add	fp, sp, #28
   26750:	sub	sp, sp, #12
   26754:	mov	r6, r2
   26758:	mov	r7, r3
   2675c:	ldr	r2, [r2]
   26760:	ldr	r9, [fp, #8]
   26764:	mov	r4, r0
   26768:	mov	r0, #8
   2676c:	mov	r8, r1
   26770:	ldr	r3, [r6, #4]
   26774:	str	r0, [sp, #8]
   26778:	add	r1, r6, #8
   2677c:	mov	r0, r4
   26780:	stm	sp, {r7, r9}
   26784:	bl	2691c <ftello64@plt+0x15090>
   26788:	mov	r5, r0
   2678c:	cmp	r0, #0
   26790:	beq	267a0 <ftello64@plt+0x14f14>
   26794:	mov	r0, r5
   26798:	sub	sp, fp, #28
   2679c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   267a0:	ldr	r0, [r4, #108]	; 0x6c
   267a4:	ldr	r1, [r4, #112]	; 0x70
   267a8:	ldr	sl, [r6, #4]
   267ac:	ldr	r5, [r8]
   267b0:	cmp	r0, r1
   267b4:	blt	26804 <ftello64@plt+0x14f78>
   267b8:	ldr	r0, [r4, #116]	; 0x74
   267bc:	add	r1, r1, r1, lsl #1
   267c0:	lsl	r1, r1, #4
   267c4:	bl	2e9bc <ftello64@plt+0x1d130>
   267c8:	cmp	r0, #0
   267cc:	beq	26904 <ftello64@plt+0x15078>
   267d0:	str	r0, [r4, #116]	; 0x74
   267d4:	ldr	r1, [r4, #108]	; 0x6c
   267d8:	ldr	r2, [r4, #112]	; 0x70
   267dc:	add	r1, r1, r1, lsl #1
   267e0:	add	r0, r0, r1, lsl #3
   267e4:	add	r1, r2, r2, lsl #1
   267e8:	lsl	r2, r1, #3
   267ec:	mov	r1, #0
   267f0:	bl	1176c <memset@plt>
   267f4:	ldr	r1, [r4, #112]	; 0x70
   267f8:	ldr	r0, [r4, #108]	; 0x6c
   267fc:	lsl	r1, r1, #1
   26800:	str	r1, [r4, #112]	; 0x70
   26804:	ldr	r1, [r4, #116]	; 0x74
   26808:	cmp	r0, #1
   2680c:	blt	2682c <ftello64@plt+0x14fa0>
   26810:	sub	r2, r0, #1
   26814:	add	r2, r2, r2, lsl #1
   26818:	add	r2, r1, r2, lsl #3
   2681c:	ldr	r3, [r2, #4]
   26820:	cmp	r3, r9
   26824:	moveq	r3, #1
   26828:	strbeq	r3, [r2, #20]
   2682c:	add	r2, r0, r0, lsl #1
   26830:	cmp	sl, r5
   26834:	mov	r3, #0
   26838:	add	r0, r0, #1
   2683c:	str	r7, [r1, r2, lsl #3]!
   26840:	mov	r2, #0
   26844:	mvneq	r3, #0
   26848:	str	r9, [r1, #4]
   2684c:	str	r5, [r1, #8]
   26850:	str	sl, [r1, #12]
   26854:	str	r3, [r1, #16]
   26858:	str	r0, [r4, #108]	; 0x6c
   2685c:	strb	r2, [r1, #20]
   26860:	sub	r0, sl, r5
   26864:	ldr	r1, [r4, #120]	; 0x78
   26868:	cmp	r1, r0
   2686c:	strlt	r0, [r4, #120]	; 0x78
   26870:	ldr	r0, [r6, #4]
   26874:	ldr	r1, [r8]
   26878:	ldr	r7, [r4, #104]	; 0x68
   2687c:	add	r0, r0, r9
   26880:	sub	r6, r0, r1
   26884:	ldr	r0, [r4, #36]	; 0x24
   26888:	cmp	r0, r6
   2688c:	ldrle	r1, [r4, #48]	; 0x30
   26890:	cmple	r0, r1
   26894:	blt	268e8 <ftello64@plt+0x1505c>
   26898:	ldr	r0, [r4, #28]
   2689c:	cmp	r0, r6
   268a0:	ldrle	r1, [r4, #48]	; 0x30
   268a4:	cmple	r0, r1
   268a8:	blt	268e8 <ftello64@plt+0x1505c>
   268ac:	mov	r5, #0
   268b0:	cmp	r6, r7
   268b4:	ble	26794 <ftello64@plt+0x14f08>
   268b8:	sub	r0, r6, r7
   268bc:	mov	r1, #0
   268c0:	mov	r5, #0
   268c4:	lsl	r2, r0, #2
   268c8:	ldr	r0, [r4, #100]	; 0x64
   268cc:	add	r0, r0, r7, lsl #2
   268d0:	add	r0, r0, #4
   268d4:	bl	1176c <memset@plt>
   268d8:	str	r6, [r4, #104]	; 0x68
   268dc:	mov	r0, r5
   268e0:	sub	sp, fp, #28
   268e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   268e8:	add	r1, r6, #1
   268ec:	mov	r0, r4
   268f0:	bl	26058 <ftello64@plt+0x147cc>
   268f4:	mov	r5, r0
   268f8:	cmp	r0, #0
   268fc:	bne	26794 <ftello64@plt+0x14f08>
   26900:	b	268ac <ftello64@plt+0x15020>
   26904:	ldr	r0, [r4, #116]	; 0x74
   26908:	bl	15bb8 <ftello64@plt+0x432c>
   2690c:	mov	r5, #12
   26910:	mov	r0, r5
   26914:	sub	sp, fp, #28
   26918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2691c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26920:	add	fp, sp, #28
   26924:	sub	sp, sp, #84	; 0x54
   26928:	ldr	sl, [r0, #84]	; 0x54
   2692c:	mov	r8, r2
   26930:	mov	r2, #0
   26934:	mov	r9, r3
   26938:	ldr	r3, [fp, #12]
   2693c:	str	r0, [sp, #40]	; 0x28
   26940:	str	r2, [fp, #-52]	; 0xffffffcc
   26944:	ldr	r5, [r1, #4]
   26948:	ldr	r2, [sl]
   2694c:	str	sl, [sp, #20]
   26950:	ldr	r2, [r2, r8, lsl #3]
   26954:	str	r2, [sp, #24]
   26958:	ldr	r2, [r0, #120]	; 0x78
   2695c:	add	r2, r2, r3
   26960:	cmp	r5, r2
   26964:	ble	27268 <ftello64@plt+0x159dc>
   26968:	add	r4, r1, #8
   2696c:	ldr	r2, [r0, #40]	; 0x28
   26970:	ldr	r5, [r1]
   26974:	ldr	r3, [r0, #88]	; 0x58
   26978:	str	r1, [sp, #16]
   2697c:	str	r2, [sp, #12]
   26980:	ldr	r2, [r0, #100]	; 0x64
   26984:	cmp	r5, #0
   26988:	moveq	r5, r9
   2698c:	cmp	r5, #0
   26990:	str	r2, [sp, #8]
   26994:	ldr	r2, [r4]
   26998:	str	r2, [r0, #100]	; 0x64
   2699c:	str	r5, [r0, #40]	; 0x28
   269a0:	ble	269e4 <ftello64@plt+0x15158>
   269a4:	ldr	r2, [r0, #48]	; 0x30
   269a8:	sub	r7, r5, #1
   269ac:	cmp	r2, r7
   269b0:	beq	272d8 <ftello64@plt+0x15a4c>
   269b4:	ldr	r2, [r0, #80]	; 0x50
   269b8:	cmp	r2, #2
   269bc:	blt	26a28 <ftello64@plt+0x1519c>
   269c0:	ldr	r2, [r0, #8]
   269c4:	mov	r3, r5
   269c8:	sub	r2, r2, #4
   269cc:	ldr	r6, [r2, r3, lsl #2]
   269d0:	cmn	r6, #1
   269d4:	bne	26a5c <ftello64@plt+0x151d0>
   269d8:	sub	r3, r3, #1
   269dc:	cmp	r3, #0
   269e0:	bgt	269cc <ftello64@plt+0x15140>
   269e4:	ldr	r7, [r0, #60]	; 0x3c
   269e8:	cmp	r5, r9
   269ec:	beq	26a8c <ftello64@plt+0x15200>
   269f0:	ldr	r0, [sp, #40]	; 0x28
   269f4:	ldr	r0, [r0, #100]	; 0x64
   269f8:	ldr	r4, [r0, r5, lsl #2]
   269fc:	cmp	r4, #0
   26a00:	beq	26b48 <ftello64@plt+0x152bc>
   26a04:	ldrb	r0, [r4, #52]	; 0x34
   26a08:	ldr	r8, [fp, #16]
   26a0c:	tst	r0, #64	; 0x40
   26a10:	bne	26b60 <ftello64@plt+0x152d4>
   26a14:	mov	r0, #0
   26a18:	str	r0, [sp, #52]	; 0x34
   26a1c:	str	r0, [sp, #48]	; 0x30
   26a20:	str	r0, [sp, #56]	; 0x38
   26a24:	b	26bac <ftello64@plt+0x15320>
   26a28:	ldr	r3, [r0, #4]
   26a2c:	ldr	r2, [r0, #68]	; 0x44
   26a30:	ldrb	r0, [r3, r7]
   26a34:	mov	r7, #1
   26a38:	ubfx	r1, r0, #5, #3
   26a3c:	ldr	r1, [r2, r1, lsl #2]
   26a40:	and	r2, r0, #31
   26a44:	tst	r1, r7, lsl r2
   26a48:	bne	26a84 <ftello64@plt+0x151f8>
   26a4c:	mov	r7, #0
   26a50:	cmp	r0, #10
   26a54:	beq	26a74 <ftello64@plt+0x151e8>
   26a58:	b	26a84 <ftello64@plt+0x151f8>
   26a5c:	ldrb	r0, [r0, #78]	; 0x4e
   26a60:	cmp	r0, #0
   26a64:	bne	27324 <ftello64@plt+0x15a98>
   26a68:	mov	r7, #0
   26a6c:	cmp	r6, #10
   26a70:	bne	26a84 <ftello64@plt+0x151f8>
   26a74:	ldr	r0, [sp, #40]	; 0x28
   26a78:	ldrb	r7, [r0, #77]	; 0x4d
   26a7c:	cmp	r7, #0
   26a80:	movwne	r7, #2
   26a84:	cmp	r5, r9
   26a88:	bne	269f0 <ftello64@plt+0x15164>
   26a8c:	mov	r0, #1
   26a90:	str	r0, [sp, #52]	; 0x34
   26a94:	str	r0, [sp, #48]	; 0x30
   26a98:	mov	r0, #4
   26a9c:	bl	2e98c <ftello64@plt+0x1d100>
   26aa0:	cmp	r0, #0
   26aa4:	str	r0, [sp, #56]	; 0x38
   26aa8:	beq	27304 <ftello64@plt+0x15a78>
   26aac:	str	r8, [r0]
   26ab0:	ldr	r8, [fp, #16]
   26ab4:	ldr	r2, [sp, #24]
   26ab8:	mov	r0, #0
   26abc:	add	r1, sp, #48	; 0x30
   26ac0:	str	r0, [fp, #-52]	; 0xffffffcc
   26ac4:	mov	r0, sl
   26ac8:	mov	r3, r8
   26acc:	bl	27344 <ftello64@plt+0x15ab8>
   26ad0:	cmp	r0, #0
   26ad4:	str	r0, [fp, #-52]	; 0xffffffcc
   26ad8:	bne	272ec <ftello64@plt+0x15a60>
   26adc:	ldr	r0, [sp, #52]	; 0x34
   26ae0:	cmp	r0, #0
   26ae4:	beq	26b0c <ftello64@plt+0x15280>
   26ae8:	ldr	r0, [sp, #40]	; 0x28
   26aec:	ldr	r3, [sp, #24]
   26af0:	add	r1, sp, #48	; 0x30
   26af4:	mov	r2, r5
   26af8:	str	r8, [sp]
   26afc:	bl	27490 <ftello64@plt+0x15c04>
   26b00:	cmp	r0, #0
   26b04:	str	r0, [fp, #-52]	; 0xffffffcc
   26b08:	bne	272ec <ftello64@plt+0x15a60>
   26b0c:	ldr	r1, [sp, #20]
   26b10:	sub	r0, fp, #52	; 0x34
   26b14:	add	r2, sp, #48	; 0x30
   26b18:	mov	r3, r7
   26b1c:	bl	23c7c <ftello64@plt+0x123f0>
   26b20:	mov	r4, r0
   26b24:	cmp	r0, #0
   26b28:	bne	26b38 <ftello64@plt+0x152ac>
   26b2c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   26b30:	cmp	r0, #0
   26b34:	bne	27250 <ftello64@plt+0x159c4>
   26b38:	ldr	r0, [sp, #40]	; 0x28
   26b3c:	ldr	r0, [r0, #100]	; 0x64
   26b40:	str	r4, [r0, r5, lsl #2]
   26b44:	b	26bac <ftello64@plt+0x15320>
   26b48:	ldr	r8, [fp, #16]
   26b4c:	mov	r4, #0
   26b50:	str	r4, [sp, #52]	; 0x34
   26b54:	str	r4, [sp, #48]	; 0x30
   26b58:	str	r4, [sp, #56]	; 0x38
   26b5c:	b	26bac <ftello64@plt+0x15320>
   26b60:	ldr	r0, [r4, #8]
   26b64:	cmp	r0, #1
   26b68:	str	r0, [sp, #52]	; 0x34
   26b6c:	blt	271fc <ftello64@plt+0x15970>
   26b70:	str	r0, [sp, #48]	; 0x30
   26b74:	lsl	r0, r0, #2
   26b78:	bl	2e98c <ftello64@plt+0x1d100>
   26b7c:	cmp	r0, #0
   26b80:	str	r0, [sp, #56]	; 0x38
   26b84:	beq	27304 <ftello64@plt+0x15a78>
   26b88:	ldr	r2, [r4, #8]
   26b8c:	ldr	r1, [r4, #12]
   26b90:	lsl	r2, r2, #2
   26b94:	bl	11580 <memcpy@plt>
   26b98:	ldrb	r0, [r4, #52]	; 0x34
   26b9c:	mov	r1, #0
   26ba0:	str	r1, [fp, #-52]	; 0xffffffcc
   26ba4:	tst	r0, #64	; 0x40
   26ba8:	bne	26ae8 <ftello64@plt+0x1525c>
   26bac:	str	r4, [sp, #36]	; 0x24
   26bb0:	ldr	r4, [fp, #12]
   26bb4:	mov	r9, r4
   26bb8:	cmp	r5, r4
   26bbc:	bge	27144 <ftello64@plt+0x158b8>
   26bc0:	ldr	r7, [sp, #40]	; 0x28
   26bc4:	ldr	r4, [sp, #20]
   26bc8:	ldr	sl, [sp, #24]
   26bcc:	mov	r0, #0
   26bd0:	str	r0, [sp, #32]
   26bd4:	ldr	r0, [r7, #120]	; 0x78
   26bd8:	ldr	r1, [sp, #32]
   26bdc:	cmp	r1, r0
   26be0:	bgt	27148 <ftello64@plt+0x158bc>
   26be4:	mov	r0, #0
   26be8:	add	r1, r5, #1
   26bec:	str	r0, [sp, #52]	; 0x34
   26bf0:	str	r1, [sp, #28]
   26bf4:	ldr	r0, [r7, #100]	; 0x64
   26bf8:	ldr	r0, [r0, r1, lsl #2]
   26bfc:	cmp	r0, #0
   26c00:	beq	26c1c <ftello64@plt+0x15390>
   26c04:	add	r1, r0, #4
   26c08:	add	r0, sp, #48	; 0x30
   26c0c:	bl	2398c <ftello64@plt+0x12100>
   26c10:	cmp	r0, #0
   26c14:	str	r0, [fp, #-52]	; 0xffffffcc
   26c18:	bne	27250 <ftello64@plt+0x159c4>
   26c1c:	ldr	r1, [sp, #36]	; 0x24
   26c20:	cmp	r1, #0
   26c24:	beq	26fb8 <ftello64@plt+0x1572c>
   26c28:	mov	r0, #0
   26c2c:	ldr	r8, [r7, #84]	; 0x54
   26c30:	str	r0, [fp, #-32]	; 0xffffffe0
   26c34:	str	r0, [fp, #-44]	; 0xffffffd4
   26c38:	str	r0, [fp, #-48]	; 0xffffffd0
   26c3c:	str	r0, [fp, #-40]	; 0xffffffd8
   26c40:	ldr	r1, [r1, #20]
   26c44:	cmp	r1, #1
   26c48:	blt	26fa8 <ftello64@plt+0x1571c>
   26c4c:	str	r5, [sp, #44]	; 0x2c
   26c50:	ldr	r5, [sp, #36]	; 0x24
   26c54:	mov	r4, #0
   26c58:	b	26e14 <ftello64@plt+0x15588>
   26c5c:	mov	r0, #1
   26c60:	str	r0, [sp, #52]	; 0x34
   26c64:	str	r0, [sp, #48]	; 0x30
   26c68:	mov	r0, #4
   26c6c:	bl	2e98c <ftello64@plt+0x1d100>
   26c70:	cmp	r0, #0
   26c74:	str	r0, [sp, #56]	; 0x38
   26c78:	beq	27214 <ftello64@plt+0x15988>
   26c7c:	str	r6, [r0]
   26c80:	ldr	r0, [r5, #20]
   26c84:	add	r4, r4, #1
   26c88:	cmp	r4, r0
   26c8c:	blt	26e14 <ftello64@plt+0x15588>
   26c90:	b	26f90 <ftello64@plt+0x15704>
   26c94:	cmp	r2, r1
   26c98:	bne	26d04 <ftello64@plt+0x15478>
   26c9c:	lsl	r0, r2, #1
   26ca0:	lsl	r1, r2, #3
   26ca4:	str	r0, [sp, #48]	; 0x30
   26ca8:	ldr	r0, [sp, #56]	; 0x38
   26cac:	bl	2e9bc <ftello64@plt+0x1d130>
   26cb0:	cmp	r0, #0
   26cb4:	beq	27220 <ftello64@plt+0x15994>
   26cb8:	str	r0, [sp, #56]	; 0x38
   26cbc:	ldr	r1, [sp, #52]	; 0x34
   26cc0:	ldr	r2, [r0]
   26cc4:	cmp	r2, r6
   26cc8:	ble	26d14 <ftello64@plt+0x15488>
   26ccc:	cmp	r1, #1
   26cd0:	blt	26d44 <ftello64@plt+0x154b8>
   26cd4:	add	r2, r0, r1, lsl #2
   26cd8:	add	r1, r1, #1
   26cdc:	mov	r3, r2
   26ce0:	ldr	r7, [r3, #-4]!
   26ce4:	sub	r1, r1, #1
   26ce8:	cmp	r1, #1
   26cec:	str	r7, [r2]
   26cf0:	mov	r2, r3
   26cf4:	bgt	26ce0 <ftello64@plt+0x15454>
   26cf8:	ldr	r7, [sp, #40]	; 0x28
   26cfc:	sub	r1, r1, #1
   26d00:	b	26d44 <ftello64@plt+0x154b8>
   26d04:	ldr	r0, [sp, #56]	; 0x38
   26d08:	ldr	r2, [r0]
   26d0c:	cmp	r2, r6
   26d10:	bgt	26ccc <ftello64@plt+0x15440>
   26d14:	add	r2, r0, r1, lsl #2
   26d18:	ldr	r3, [r2, #-4]
   26d1c:	cmp	r3, r6
   26d20:	ble	26d44 <ftello64@plt+0x154b8>
   26d24:	sub	r1, r1, #2
   26d28:	str	r3, [r2]
   26d2c:	sub	r1, r1, #1
   26d30:	ldr	r3, [r2, #-8]
   26d34:	sub	r2, r2, #4
   26d38:	cmp	r3, r6
   26d3c:	bgt	26d28 <ftello64@plt+0x1549c>
   26d40:	add	r1, r1, #2
   26d44:	str	r6, [r0, r1, lsl #2]
   26d48:	b	26f74 <ftello64@plt+0x156e8>
   26d4c:	cmp	r2, r1
   26d50:	bne	26dbc <ftello64@plt+0x15530>
   26d54:	lsl	r0, r2, #1
   26d58:	lsl	r1, r2, #3
   26d5c:	str	r0, [fp, #-48]	; 0xffffffd0
   26d60:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26d64:	bl	2e9bc <ftello64@plt+0x1d130>
   26d68:	cmp	r0, #0
   26d6c:	beq	27220 <ftello64@plt+0x15994>
   26d70:	str	r0, [fp, #-40]	; 0xffffffd8
   26d74:	ldr	r1, [fp, #-44]	; 0xffffffd4
   26d78:	ldr	r2, [r0]
   26d7c:	cmp	r2, r5
   26d80:	bgt	26dcc <ftello64@plt+0x15540>
   26d84:	add	r2, r0, r1, lsl #2
   26d88:	ldr	r7, [sp, #40]	; 0x28
   26d8c:	ldr	r3, [r2, #-4]
   26d90:	cmp	r3, r5
   26d94:	ble	26e00 <ftello64@plt+0x15574>
   26d98:	sub	r1, r1, #2
   26d9c:	str	r3, [r2]
   26da0:	sub	r1, r1, #1
   26da4:	ldr	r3, [r2, #-8]
   26da8:	sub	r2, r2, #4
   26dac:	cmp	r3, r5
   26db0:	bgt	26d9c <ftello64@plt+0x15510>
   26db4:	add	r1, r1, #2
   26db8:	b	26e00 <ftello64@plt+0x15574>
   26dbc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26dc0:	ldr	r2, [r0]
   26dc4:	cmp	r2, r5
   26dc8:	ble	26d84 <ftello64@plt+0x154f8>
   26dcc:	cmp	r1, #1
   26dd0:	blt	26dfc <ftello64@plt+0x15570>
   26dd4:	add	r2, r0, r1, lsl #2
   26dd8:	add	r1, r1, #1
   26ddc:	mov	r3, r2
   26de0:	ldr	r7, [r3, #-4]!
   26de4:	sub	r1, r1, #1
   26de8:	cmp	r1, #1
   26dec:	str	r7, [r2]
   26df0:	mov	r2, r3
   26df4:	bgt	26de0 <ftello64@plt+0x15554>
   26df8:	sub	r1, r1, #1
   26dfc:	ldr	r7, [sp, #40]	; 0x28
   26e00:	str	r5, [r0, r1, lsl #2]
   26e04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26e08:	add	r0, r0, #1
   26e0c:	str	r0, [fp, #-44]	; 0xffffffd4
   26e10:	b	26eec <ftello64@plt+0x15660>
   26e14:	ldr	r0, [r5, #24]
   26e18:	ldr	sl, [r0, r4, lsl #2]
   26e1c:	ldr	r0, [r8]
   26e20:	add	r1, r0, sl, lsl #3
   26e24:	ldrb	r1, [r1, #6]
   26e28:	tst	r1, #16
   26e2c:	beq	26f34 <ftello64@plt+0x156a8>
   26e30:	ldr	r5, [sp, #44]	; 0x2c
   26e34:	mov	r0, r8
   26e38:	mov	r1, sl
   26e3c:	mov	r2, r7
   26e40:	mov	r3, r5
   26e44:	bl	27dd0 <ftello64@plt+0x16544>
   26e48:	mov	r9, r0
   26e4c:	cmp	r0, #2
   26e50:	blt	26f20 <ftello64@plt+0x15694>
   26e54:	ldr	r0, [sp, #40]	; 0x28
   26e58:	ldr	r1, [r8, #12]
   26e5c:	add	r6, r9, r5
   26e60:	ldr	r0, [r0, #100]	; 0x64
   26e64:	ldr	r5, [r1, sl, lsl #2]
   26e68:	mov	r1, #0
   26e6c:	ldr	r0, [r0, r6, lsl #2]
   26e70:	str	r1, [fp, #-44]	; 0xffffffd4
   26e74:	cmp	r0, #0
   26e78:	beq	26e94 <ftello64@plt+0x15608>
   26e7c:	add	r1, r0, #4
   26e80:	sub	r0, fp, #48	; 0x30
   26e84:	bl	2398c <ftello64@plt+0x12100>
   26e88:	cmp	r0, #0
   26e8c:	str	r0, [fp, #-32]	; 0xffffffe0
   26e90:	bne	27228 <ftello64@plt+0x1599c>
   26e94:	ldr	r2, [fp, #-48]	; 0xffffffd0
   26e98:	cmp	r2, #0
   26e9c:	beq	26ec4 <ftello64@plt+0x15638>
   26ea0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   26ea4:	cmp	r1, #0
   26ea8:	bne	26d4c <ftello64@plt+0x154c0>
   26eac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26eb0:	str	r5, [r0]
   26eb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26eb8:	add	r0, r0, #1
   26ebc:	str	r0, [fp, #-44]	; 0xffffffd4
   26ec0:	b	26ee8 <ftello64@plt+0x1565c>
   26ec4:	mov	r0, #1
   26ec8:	str	r0, [fp, #-44]	; 0xffffffd4
   26ecc:	str	r0, [fp, #-48]	; 0xffffffd0
   26ed0:	mov	r0, #4
   26ed4:	bl	2e98c <ftello64@plt+0x1d100>
   26ed8:	cmp	r0, #0
   26edc:	str	r0, [fp, #-40]	; 0xffffffd8
   26ee0:	beq	27238 <ftello64@plt+0x159ac>
   26ee4:	str	r5, [r0]
   26ee8:	ldr	r7, [sp, #40]	; 0x28
   26eec:	sub	r0, fp, #32
   26ef0:	mov	r1, r8
   26ef4:	sub	r2, fp, #48	; 0x30
   26ef8:	bl	27b30 <ftello64@plt+0x162a4>
   26efc:	ldr	r1, [r7, #100]	; 0x64
   26f00:	str	r0, [r1, r6, lsl #2]
   26f04:	ldr	r0, [r7, #100]	; 0x64
   26f08:	ldr	r0, [r0, r6, lsl #2]
   26f0c:	cmp	r0, #0
   26f10:	bne	26f20 <ftello64@plt+0x15694>
   26f14:	ldr	r7, [fp, #-32]	; 0xffffffe0
   26f18:	cmp	r7, #0
   26f1c:	bne	2722c <ftello64@plt+0x159a0>
   26f20:	ldr	r7, [sp, #40]	; 0x28
   26f24:	ldr	r5, [sp, #36]	; 0x24
   26f28:	cmp	r9, #0
   26f2c:	bne	26f4c <ftello64@plt+0x156c0>
   26f30:	ldr	r0, [r8]
   26f34:	ldr	r2, [sp, #44]	; 0x2c
   26f38:	add	r1, r0, sl, lsl #3
   26f3c:	mov	r0, r7
   26f40:	bl	280e8 <ftello64@plt+0x1685c>
   26f44:	cmp	r0, #0
   26f48:	beq	26f80 <ftello64@plt+0x156f4>
   26f4c:	ldr	r0, [r8, #12]
   26f50:	ldr	r2, [sp, #48]	; 0x30
   26f54:	ldr	r6, [r0, sl, lsl #2]
   26f58:	cmp	r2, #0
   26f5c:	beq	26c5c <ftello64@plt+0x153d0>
   26f60:	ldr	r1, [sp, #52]	; 0x34
   26f64:	cmp	r1, #0
   26f68:	bne	26c94 <ftello64@plt+0x15408>
   26f6c:	ldr	r0, [sp, #56]	; 0x38
   26f70:	str	r6, [r0]
   26f74:	ldr	r0, [sp, #52]	; 0x34
   26f78:	add	r0, r0, #1
   26f7c:	str	r0, [sp, #52]	; 0x34
   26f80:	ldr	r0, [r5, #20]
   26f84:	add	r4, r4, #1
   26f88:	cmp	r4, r0
   26f8c:	blt	26e14 <ftello64@plt+0x15588>
   26f90:	ldr	r4, [fp, #12]
   26f94:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26f98:	ldr	sl, [sp, #24]
   26f9c:	ldr	r5, [sp, #44]	; 0x2c
   26fa0:	mov	r9, r4
   26fa4:	ldr	r4, [sp, #20]
   26fa8:	bl	15bb8 <ftello64@plt+0x432c>
   26fac:	ldr	r8, [fp, #16]
   26fb0:	mov	r0, #0
   26fb4:	str	r0, [fp, #-52]	; 0xffffffcc
   26fb8:	ldr	r0, [sp, #52]	; 0x34
   26fbc:	cmp	r0, #0
   26fc0:	beq	2700c <ftello64@plt+0x15780>
   26fc4:	add	r6, sp, #48	; 0x30
   26fc8:	mov	r0, r4
   26fcc:	mov	r2, sl
   26fd0:	mov	r3, r8
   26fd4:	mov	r1, r6
   26fd8:	bl	27344 <ftello64@plt+0x15ab8>
   26fdc:	cmp	r0, #0
   26fe0:	str	r0, [fp, #-52]	; 0xffffffcc
   26fe4:	bne	27250 <ftello64@plt+0x159c4>
   26fe8:	ldr	r2, [sp, #28]
   26fec:	mov	r0, r7
   26ff0:	mov	r1, r6
   26ff4:	mov	r3, sl
   26ff8:	str	r8, [sp]
   26ffc:	bl	27490 <ftello64@plt+0x15c04>
   27000:	cmp	r0, #0
   27004:	str	r0, [fp, #-52]	; 0xffffffcc
   27008:	bne	27250 <ftello64@plt+0x159c4>
   2700c:	cmn	r5, #1
   27010:	ble	2704c <ftello64@plt+0x157c0>
   27014:	ldr	r0, [r7, #48]	; 0x30
   27018:	cmp	r0, r5
   2701c:	beq	27110 <ftello64@plt+0x15884>
   27020:	ldr	r0, [r7, #80]	; 0x50
   27024:	cmp	r0, #2
   27028:	blt	27058 <ftello64@plt+0x157cc>
   2702c:	ldr	r0, [r7, #8]
   27030:	ldr	r6, [r0, r5, lsl #2]
   27034:	cmn	r6, #1
   27038:	bne	27090 <ftello64@plt+0x15804>
   2703c:	sub	r1, r5, #1
   27040:	cmp	r5, #0
   27044:	mov	r5, r1
   27048:	bgt	27030 <ftello64@plt+0x157a4>
   2704c:	ldr	r3, [r7, #60]	; 0x3c
   27050:	add	r5, sp, #48	; 0x30
   27054:	b	270b8 <ftello64@plt+0x1582c>
   27058:	ldr	r0, [r7, #4]
   2705c:	ldr	r1, [r7, #68]	; 0x44
   27060:	mov	r3, #1
   27064:	ldrb	r0, [r0, r5]
   27068:	add	r5, sp, #48	; 0x30
   2706c:	ubfx	r2, r0, #5, #3
   27070:	ldr	r1, [r1, r2, lsl #2]
   27074:	and	r2, r0, #31
   27078:	tst	r1, r3, lsl r2
   2707c:	bne	270b8 <ftello64@plt+0x1582c>
   27080:	mov	r3, #0
   27084:	cmp	r0, #10
   27088:	beq	270ac <ftello64@plt+0x15820>
   2708c:	b	270b8 <ftello64@plt+0x1582c>
   27090:	ldrb	r0, [r7, #78]	; 0x4e
   27094:	add	r5, sp, #48	; 0x30
   27098:	cmp	r0, #0
   2709c:	bne	27124 <ftello64@plt+0x15898>
   270a0:	mov	r3, #0
   270a4:	cmp	r6, #10
   270a8:	bne	270b8 <ftello64@plt+0x1582c>
   270ac:	ldrb	r3, [r7, #77]	; 0x4d
   270b0:	cmp	r3, #0
   270b4:	movwne	r3, #2
   270b8:	sub	r0, fp, #52	; 0x34
   270bc:	mov	r1, r4
   270c0:	mov	r2, r5
   270c4:	bl	23c7c <ftello64@plt+0x123f0>
   270c8:	cmp	r0, #0
   270cc:	str	r0, [sp, #36]	; 0x24
   270d0:	bne	270e0 <ftello64@plt+0x15854>
   270d4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   270d8:	cmp	r0, #0
   270dc:	bne	27250 <ftello64@plt+0x159c4>
   270e0:	ldr	r1, [sp, #28]
   270e4:	ldr	r2, [sp, #36]	; 0x24
   270e8:	ldr	r0, [r7, #100]	; 0x64
   270ec:	str	r2, [r0, r1, lsl #2]
   270f0:	cmp	r2, #0
   270f4:	ldr	r2, [sp, #32]
   270f8:	mov	r0, #0
   270fc:	mov	r5, r1
   27100:	addeq	r0, r2, #1
   27104:	cmp	r1, r9
   27108:	blt	26bd0 <ftello64@plt+0x15344>
   2710c:	b	2714c <ftello64@plt+0x158c0>
   27110:	ldr	r0, [r7, #88]	; 0x58
   27114:	add	r5, sp, #48	; 0x30
   27118:	and	r0, r0, #2
   2711c:	eor	r3, r0, #10
   27120:	b	270b8 <ftello64@plt+0x1582c>
   27124:	mov	r0, r6
   27128:	bl	1173c <iswalnum@plt>
   2712c:	mov	r3, #1
   27130:	cmp	r6, #95	; 0x5f
   27134:	beq	270b8 <ftello64@plt+0x1582c>
   27138:	cmp	r0, #0
   2713c:	beq	270a0 <ftello64@plt+0x15814>
   27140:	b	270b8 <ftello64@plt+0x1582c>
   27144:	ldr	r7, [sp, #40]	; 0x28
   27148:	mov	r1, r5
   2714c:	ldr	r0, [sp, #56]	; 0x38
   27150:	mov	r4, r1
   27154:	bl	15bb8 <ftello64@plt+0x432c>
   27158:	ldr	r0, [r7, #100]	; 0x64
   2715c:	mov	sl, #1
   27160:	ldr	r1, [r0, r9, lsl #2]
   27164:	ldr	r0, [sp, #16]
   27168:	str	r4, [r0]
   2716c:	ldr	r0, [sp, #12]
   27170:	cmp	r1, #0
   27174:	addne	r1, r1, #4
   27178:	str	r0, [r7, #40]	; 0x28
   2717c:	ldr	r0, [sp, #8]
   27180:	str	r0, [r7, #100]	; 0x64
   27184:	beq	271e0 <ftello64@plt+0x15954>
   27188:	ldr	r2, [r1, #4]
   2718c:	cmp	r2, #1
   27190:	blt	271ec <ftello64@plt+0x15960>
   27194:	ldr	r0, [fp, #8]
   27198:	ldr	r1, [r1, #8]
   2719c:	subs	r2, r2, #1
   271a0:	mov	sl, #0
   271a4:	mov	r3, #0
   271a8:	beq	271d4 <ftello64@plt+0x15948>
   271ac:	mov	r3, #0
   271b0:	mov	r7, #1
   271b4:	add	r5, r3, r2
   271b8:	lsr	r4, r5, #1
   271bc:	ldr	r6, [r1, r4, lsl #2]
   271c0:	cmp	r6, r0
   271c4:	movge	r2, r4
   271c8:	addlt	r3, r7, r5, lsr #1
   271cc:	cmp	r3, r2
   271d0:	bcc	271b4 <ftello64@plt+0x15928>
   271d4:	ldr	r1, [r1, r3, lsl #2]
   271d8:	cmp	r1, r0
   271dc:	movne	sl, #1
   271e0:	mov	r0, sl
   271e4:	sub	sp, fp, #28
   271e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   271ec:	mov	sl, #1
   271f0:	mov	r0, sl
   271f4:	sub	sp, fp, #28
   271f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   271fc:	mov	r0, #0
   27200:	str	r0, [sp, #52]	; 0x34
   27204:	str	r0, [sp, #48]	; 0x30
   27208:	str	r0, [sp, #56]	; 0x38
   2720c:	str	r0, [fp, #-52]	; 0xffffffcc
   27210:	b	26b0c <ftello64@plt+0x15280>
   27214:	mov	r0, #0
   27218:	str	r0, [sp, #48]	; 0x30
   2721c:	str	r0, [sp, #52]	; 0x34
   27220:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27224:	b	27244 <ftello64@plt+0x159b8>
   27228:	mov	r7, r0
   2722c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27230:	bl	15bb8 <ftello64@plt+0x432c>
   27234:	b	2724c <ftello64@plt+0x159c0>
   27238:	mov	r0, #0
   2723c:	str	r0, [fp, #-48]	; 0xffffffd0
   27240:	str	r0, [fp, #-44]	; 0xffffffd4
   27244:	bl	15bb8 <ftello64@plt+0x432c>
   27248:	mov	r7, #12
   2724c:	str	r7, [fp, #-52]	; 0xffffffcc
   27250:	ldr	r0, [sp, #56]	; 0x38
   27254:	bl	15bb8 <ftello64@plt+0x432c>
   27258:	ldr	sl, [fp, #-52]	; 0xffffffcc
   2725c:	mov	r0, sl
   27260:	sub	sp, fp, #28
   27264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27268:	mov	r6, r1
   2726c:	mvn	r1, #-2147483648	; 0x80000000
   27270:	mov	sl, #12
   27274:	sub	r1, r1, r5
   27278:	cmp	r1, r2
   2727c:	ble	271e0 <ftello64@plt+0x15954>
   27280:	add	r0, r2, #1
   27284:	add	r7, r0, r5
   27288:	str	r0, [sp, #44]	; 0x2c
   2728c:	cmn	r7, #-1073741823	; 0xc0000001
   27290:	bhi	271e0 <ftello64@plt+0x15954>
   27294:	mov	r4, r6
   27298:	lsl	r1, r7, #2
   2729c:	ldr	r0, [r4, #8]!
   272a0:	bl	2e9bc <ftello64@plt+0x1d130>
   272a4:	cmp	r0, #0
   272a8:	beq	271e0 <ftello64@plt+0x15954>
   272ac:	ldr	r1, [sp, #44]	; 0x2c
   272b0:	str	r7, [r6, #4]
   272b4:	str	r0, [r6, #8]
   272b8:	add	r0, r0, r5, lsl #2
   272bc:	lsl	r2, r1, #2
   272c0:	mov	r1, #0
   272c4:	bl	1176c <memset@plt>
   272c8:	ldr	r0, [sp, #40]	; 0x28
   272cc:	ldr	sl, [sp, #20]
   272d0:	mov	r1, r6
   272d4:	b	2696c <ftello64@plt+0x150e0>
   272d8:	and	r0, r3, #2
   272dc:	eor	r7, r0, #10
   272e0:	cmp	r5, r9
   272e4:	beq	26a8c <ftello64@plt+0x15200>
   272e8:	b	269f0 <ftello64@plt+0x15164>
   272ec:	mov	sl, r0
   272f0:	ldr	r0, [sp, #56]	; 0x38
   272f4:	bl	15bb8 <ftello64@plt+0x432c>
   272f8:	mov	r0, sl
   272fc:	sub	sp, fp, #28
   27300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27304:	mov	r0, #0
   27308:	mov	sl, #12
   2730c:	str	r0, [sp, #48]	; 0x30
   27310:	str	r0, [sp, #52]	; 0x34
   27314:	str	sl, [fp, #-52]	; 0xffffffcc
   27318:	mov	r0, sl
   2731c:	sub	sp, fp, #28
   27320:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27324:	mov	r0, r6
   27328:	bl	1173c <iswalnum@plt>
   2732c:	mov	r7, #1
   27330:	cmp	r6, #95	; 0x5f
   27334:	beq	26a84 <ftello64@plt+0x151f8>
   27338:	cmp	r0, #0
   2733c:	beq	26a68 <ftello64@plt+0x151dc>
   27340:	b	26a84 <ftello64@plt+0x151f8>
   27344:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27348:	add	fp, sp, #28
   2734c:	sub	sp, sp, #28
   27350:	str	r0, [sp, #12]
   27354:	ldr	r0, [r1, #4]
   27358:	mov	r4, r1
   2735c:	mov	r1, #0
   27360:	mov	sl, r3
   27364:	mov	r8, r2
   27368:	str	r1, [sp, #20]
   2736c:	str	r0, [sp, #16]
   27370:	lsl	r0, r0, #2
   27374:	bl	2e98c <ftello64@plt+0x1d100>
   27378:	cmp	r0, #0
   2737c:	str	r0, [sp, #24]
   27380:	beq	27480 <ftello64@plt+0x15bf4>
   27384:	ldr	r0, [r4, #4]
   27388:	cmp	r0, #1
   2738c:	blt	27458 <ftello64@plt+0x15bcc>
   27390:	mov	r9, #0
   27394:	str	r4, [sp, #8]
   27398:	ldr	r0, [r4, #8]
   2739c:	ldr	r1, [sp, #12]
   273a0:	ldr	r2, [r0, r9, lsl #2]
   273a4:	ldr	r1, [r1, #24]
   273a8:	add	r0, r2, r2, lsl #1
   273ac:	add	r1, r1, r0, lsl #2
   273b0:	ldr	r0, [r1, #4]
   273b4:	cmp	r0, #1
   273b8:	blt	273f4 <ftello64@plt+0x15b68>
   273bc:	ldr	r7, [sp, #12]
   273c0:	ldr	r3, [r1, #8]
   273c4:	mov	r6, #0
   273c8:	ldr	r7, [r7]
   273cc:	ldr	r4, [r3, r6, lsl #2]
   273d0:	add	r5, r7, r4, lsl #3
   273d4:	ldrb	r5, [r5, #4]
   273d8:	cmp	r5, sl
   273dc:	ldreq	r5, [r7, r4, lsl #3]
   273e0:	cmpeq	r5, r8
   273e4:	beq	2741c <ftello64@plt+0x15b90>
   273e8:	add	r6, r6, #1
   273ec:	cmp	r6, r0
   273f0:	blt	273cc <ftello64@plt+0x15b40>
   273f4:	add	r0, sp, #16
   273f8:	bl	2398c <ftello64@plt+0x12100>
   273fc:	cmp	r0, #0
   27400:	bne	27440 <ftello64@plt+0x15bb4>
   27404:	ldr	r4, [sp, #8]
   27408:	add	r9, r9, #1
   2740c:	ldr	r0, [r4, #4]
   27410:	cmp	r9, r0
   27414:	blt	27398 <ftello64@plt+0x15b0c>
   27418:	b	27458 <ftello64@plt+0x15bcc>
   2741c:	cmn	r4, #1
   27420:	beq	273f4 <ftello64@plt+0x15b68>
   27424:	ldr	r0, [sp, #12]
   27428:	add	r1, sp, #16
   2742c:	mov	r3, r8
   27430:	str	sl, [sp]
   27434:	bl	279ec <ftello64@plt+0x16160>
   27438:	cmp	r0, #0
   2743c:	beq	27404 <ftello64@plt+0x15b78>
   27440:	mov	r7, r0
   27444:	ldr	r0, [sp, #24]
   27448:	bl	15bb8 <ftello64@plt+0x432c>
   2744c:	mov	r0, r7
   27450:	sub	sp, fp, #28
   27454:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27458:	ldr	r0, [r4, #8]
   2745c:	bl	15bb8 <ftello64@plt+0x432c>
   27460:	vldr	d16, [sp, #16]
   27464:	ldr	r0, [sp, #24]
   27468:	mov	r7, #0
   2746c:	str	r0, [r4, #8]
   27470:	vstr	d16, [r4]
   27474:	mov	r0, r7
   27478:	sub	sp, fp, #28
   2747c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27480:	mov	r7, #12
   27484:	mov	r0, r7
   27488:	sub	sp, fp, #28
   2748c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27494:	add	fp, sp, #28
   27498:	sub	sp, sp, #52	; 0x34
   2749c:	ldr	ip, [r0, #108]	; 0x6c
   274a0:	mov	lr, r1
   274a4:	ldr	r1, [r0, #84]	; 0x54
   274a8:	str	r0, [sp, #24]
   274ac:	mov	sl, r2
   274b0:	mov	r8, #0
   274b4:	mov	r0, #0
   274b8:	cmp	ip, #1
   274bc:	str	r1, [sp, #28]
   274c0:	blt	27504 <ftello64@plt+0x15c78>
   274c4:	ldr	r0, [sp, #24]
   274c8:	mov	r7, #1
   274cc:	mov	r1, ip
   274d0:	ldr	r2, [r0, #116]	; 0x74
   274d4:	mov	r0, #0
   274d8:	add	r6, r1, r0
   274dc:	add	r6, r6, r6, lsr #31
   274e0:	asr	r4, r6, #1
   274e4:	add	r5, r4, r4, lsl #1
   274e8:	add	r5, r2, r5, lsl #3
   274ec:	ldr	r5, [r5, #4]
   274f0:	cmp	r5, sl
   274f4:	addlt	r0, r7, r6, asr #1
   274f8:	movge	r1, r4
   274fc:	cmp	r0, r1
   27500:	blt	274d8 <ftello64@plt+0x15c4c>
   27504:	cmp	r0, ip
   27508:	bge	279d0 <ftello64@plt+0x16144>
   2750c:	cmn	r0, #1
   27510:	beq	279d0 <ftello64@plt+0x16144>
   27514:	ldr	r1, [sp, #24]
   27518:	add	r0, r0, r0, lsl #1
   2751c:	str	r0, [sp, #8]
   27520:	ldr	r1, [r1, #116]	; 0x74
   27524:	add	r0, r1, r0, lsl #3
   27528:	ldr	r0, [r0, #4]
   2752c:	cmp	r0, sl
   27530:	bne	279d0 <ftello64@plt+0x16144>
   27534:	str	r3, [sp, #12]
   27538:	mov	r9, #1
   2753c:	str	lr, [sp, #16]
   27540:	b	2754c <ftello64@plt+0x15cc0>
   27544:	ldr	r0, [sp, #24]
   27548:	ldr	r1, [r0, #116]	; 0x74
   2754c:	ldr	r0, [sp, #8]
   27550:	add	r0, r1, r0, lsl #3
   27554:	mov	r8, r0
   27558:	ldr	r0, [lr, #4]
   2755c:	cmp	r0, #1
   27560:	blt	27868 <ftello64@plt+0x15fdc>
   27564:	subs	r6, r0, #1
   27568:	ldr	r2, [r8]
   2756c:	ldr	r0, [lr, #8]
   27570:	mov	r3, #0
   27574:	beq	2759c <ftello64@plt+0x15d10>
   27578:	mov	r1, r6
   2757c:	add	r7, r3, r1
   27580:	lsr	r5, r7, #1
   27584:	ldr	r4, [r0, r5, lsl #2]
   27588:	cmp	r4, r2
   2758c:	movge	r1, r5
   27590:	addlt	r3, r9, r7, lsr #1
   27594:	cmp	r3, r1
   27598:	bcc	2757c <ftello64@plt+0x15cf0>
   2759c:	ldr	r1, [r0, r3, lsl #2]
   275a0:	cmp	r1, r2
   275a4:	bne	27868 <ftello64@plt+0x15fdc>
   275a8:	ldr	r3, [r8, #12]
   275ac:	ldr	r1, [r8, #8]
   275b0:	add	r3, r3, sl
   275b4:	sub	r7, r3, r1
   275b8:	cmp	r7, sl
   275bc:	bne	276b4 <ftello64@plt+0x15e28>
   275c0:	ldr	r1, [sp, #28]
   275c4:	add	r2, r2, r2, lsl #1
   275c8:	cmp	r6, #0
   275cc:	ldr	r1, [r1, #20]
   275d0:	add	r1, r1, r2, lsl #2
   275d4:	mov	r2, #0
   275d8:	ldr	r1, [r1, #8]
   275dc:	ldr	r4, [r1]
   275e0:	beq	27604 <ftello64@plt+0x15d78>
   275e4:	add	r1, r2, r6
   275e8:	lsr	r3, r1, #1
   275ec:	ldr	r7, [r0, r3, lsl #2]
   275f0:	cmp	r7, r4
   275f4:	movge	r6, r3
   275f8:	addlt	r2, r9, r1, lsr #1
   275fc:	cmp	r2, r6
   27600:	bcc	275e4 <ftello64@plt+0x15d58>
   27604:	ldr	r1, [r0, r2, lsl #2]
   27608:	mov	r0, #4
   2760c:	cmp	r1, r4
   27610:	beq	2785c <ftello64@plt+0x15fd0>
   27614:	mov	r0, #4
   27618:	str	r9, [sp, #36]	; 0x24
   2761c:	str	r9, [sp, #32]
   27620:	bl	2e98c <ftello64@plt+0x1d100>
   27624:	cmp	r0, #0
   27628:	str	r0, [sp, #40]	; 0x28
   2762c:	beq	2787c <ftello64@plt+0x15ff0>
   27630:	mov	r6, #0
   27634:	str	r4, [r0]
   27638:	ldr	r0, [sp, #28]
   2763c:	ldr	r2, [sp, #12]
   27640:	ldr	r3, [fp, #8]
   27644:	add	r4, sp, #32
   27648:	str	r6, [fp, #-32]	; 0xffffffe0
   2764c:	mov	r1, r4
   27650:	bl	27344 <ftello64@plt+0x15ab8>
   27654:	ldr	r5, [sp, #16]
   27658:	mov	r7, r0
   2765c:	mov	r1, r4
   27660:	mov	r0, r5
   27664:	bl	2398c <ftello64@plt+0x12100>
   27668:	mov	r4, r0
   2766c:	ldr	r0, [sp, #40]	; 0x28
   27670:	bl	15bb8 <ftello64@plt+0x432c>
   27674:	orr	r0, r7, r6
   27678:	mov	lr, r5
   2767c:	orrs	r0, r0, r4
   27680:	mov	r0, #2
   27684:	beq	2785c <ftello64@plt+0x15fd0>
   27688:	cmp	r7, #0
   2768c:	mov	r0, #1
   27690:	movne	r4, r7
   27694:	cmp	r6, #0
   27698:	movne	r4, r6
   2769c:	str	r4, [fp, #-32]	; 0xffffffe0
   276a0:	str	r4, [sp, #20]
   276a4:	cmp	r0, #0
   276a8:	cmpne	r0, #4
   276ac:	beq	27868 <ftello64@plt+0x15fdc>
   276b0:	b	279c4 <ftello64@plt+0x16138>
   276b4:	ldr	r0, [sp, #24]
   276b8:	ldr	r0, [r0, #100]	; 0x64
   276bc:	ldr	r5, [r0, r7, lsl #2]
   276c0:	ldr	r0, [sp, #28]
   276c4:	ldr	r0, [r0, #12]
   276c8:	cmp	r5, #0
   276cc:	ldr	r4, [r0, r2, lsl #2]
   276d0:	beq	27798 <ftello64@plt+0x15f0c>
   276d4:	ldr	ip, [r5, #8]
   276d8:	cmp	ip, #0
   276dc:	ble	277c4 <ftello64@plt+0x15f38>
   276e0:	ldr	r0, [r5, #12]
   276e4:	subs	r3, ip, #1
   276e8:	mov	r2, #0
   276ec:	str	r7, [sp, #4]
   276f0:	beq	27714 <ftello64@plt+0x15e88>
   276f4:	add	r6, r2, r3
   276f8:	lsr	r7, r6, #1
   276fc:	ldr	r1, [r0, r7, lsl #2]
   27700:	cmp	r1, r4
   27704:	movge	r3, r7
   27708:	addlt	r2, r9, r6, lsr #1
   2770c:	cmp	r2, r3
   27710:	bcc	276f4 <ftello64@plt+0x15e68>
   27714:	ldr	r1, [r0, r2, lsl #2]
   27718:	mov	r0, #4
   2771c:	cmp	r1, r4
   27720:	beq	2785c <ftello64@plt+0x15fd0>
   27724:	ldr	r7, [sp, #4]
   27728:	cmp	ip, #1
   2772c:	str	ip, [sp, #36]	; 0x24
   27730:	blt	277c8 <ftello64@plt+0x15f3c>
   27734:	lsl	r0, ip, #2
   27738:	str	ip, [sp, #32]
   2773c:	bl	2e98c <ftello64@plt+0x1d100>
   27740:	cmp	r0, #0
   27744:	str	r0, [sp, #40]	; 0x28
   27748:	beq	278e4 <ftello64@plt+0x16058>
   2774c:	ldr	r2, [r5, #8]
   27750:	ldr	r1, [r5, #12]
   27754:	mov	r5, r0
   27758:	lsl	r2, r2, #2
   2775c:	bl	11580 <memcpy@plt>
   27760:	ldr	r1, [sp, #32]
   27764:	mov	r6, #0
   27768:	str	r6, [fp, #-32]	; 0xffffffe0
   2776c:	cmp	r1, #0
   27770:	beq	277dc <ftello64@plt+0x15f50>
   27774:	ldr	r0, [sp, #36]	; 0x24
   27778:	cmp	r0, #0
   2777c:	bne	278f8 <ftello64@plt+0x1606c>
   27780:	str	r4, [r5]
   27784:	str	r9, [sp, #36]	; 0x24
   27788:	mov	r6, #0
   2778c:	cmp	r6, #0
   27790:	beq	27804 <ftello64@plt+0x15f78>
   27794:	b	278bc <ftello64@plt+0x16030>
   27798:	mov	r0, #4
   2779c:	str	r9, [sp, #36]	; 0x24
   277a0:	str	r9, [sp, #32]
   277a4:	bl	2e98c <ftello64@plt+0x1d100>
   277a8:	cmp	r0, #0
   277ac:	str	r0, [sp, #40]	; 0x28
   277b0:	beq	27890 <ftello64@plt+0x16004>
   277b4:	str	r4, [r0]
   277b8:	mov	r0, #0
   277bc:	str	r0, [fp, #-32]	; 0xffffffe0
   277c0:	b	27804 <ftello64@plt+0x15f78>
   277c4:	str	ip, [sp, #36]	; 0x24
   277c8:	mov	r6, #0
   277cc:	str	r6, [sp, #36]	; 0x24
   277d0:	str	r6, [sp, #32]
   277d4:	str	r6, [sp, #40]	; 0x28
   277d8:	str	r6, [fp, #-32]	; 0xffffffe0
   277dc:	mov	r0, #4
   277e0:	str	r9, [sp, #36]	; 0x24
   277e4:	str	r9, [sp, #32]
   277e8:	bl	2e98c <ftello64@plt+0x1d100>
   277ec:	cmp	r0, #0
   277f0:	str	r0, [sp, #40]	; 0x28
   277f4:	beq	278b0 <ftello64@plt+0x16024>
   277f8:	str	r4, [r0]
   277fc:	cmp	r6, #0
   27800:	bne	278bc <ftello64@plt+0x16030>
   27804:	ldr	r1, [sp, #28]
   27808:	sub	r0, fp, #32
   2780c:	add	r2, sp, #32
   27810:	bl	27b30 <ftello64@plt+0x162a4>
   27814:	ldr	r4, [sp, #24]
   27818:	ldr	r1, [r4, #100]	; 0x64
   2781c:	str	r0, [r1, r7, lsl #2]
   27820:	ldr	r0, [sp, #40]	; 0x28
   27824:	bl	15bb8 <ftello64@plt+0x432c>
   27828:	ldr	r0, [r4, #100]	; 0x64
   2782c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   27830:	ldr	r0, [r0, r7, lsl #2]
   27834:	cmp	r1, #0
   27838:	mov	r2, r1
   2783c:	movwne	r2, #1
   27840:	clz	r0, r0
   27844:	lsr	r0, r0, #5
   27848:	ands	r0, r0, r2
   2784c:	ldr	r2, [sp, #20]
   27850:	movne	r2, r1
   27854:	str	r2, [sp, #20]
   27858:	ldr	lr, [sp, #16]
   2785c:	cmp	r0, #0
   27860:	cmpne	r0, #4
   27864:	bne	279c4 <ftello64@plt+0x16138>
   27868:	ldrb	r1, [r8, #20]
   2786c:	add	r0, r8, #24
   27870:	cmp	r1, #0
   27874:	bne	27554 <ftello64@plt+0x15cc8>
   27878:	b	279dc <ftello64@plt+0x16150>
   2787c:	mov	r0, #0
   27880:	mov	r6, #12
   27884:	str	r0, [sp, #32]
   27888:	str	r0, [sp, #36]	; 0x24
   2788c:	b	27638 <ftello64@plt+0x15dac>
   27890:	mov	r0, #0
   27894:	mov	r1, #12
   27898:	str	r0, [sp, #32]
   2789c:	str	r0, [sp, #36]	; 0x24
   278a0:	mov	r0, #12
   278a4:	str	r1, [fp, #-32]	; 0xffffffe0
   278a8:	str	r0, [sp, #20]
   278ac:	b	278dc <ftello64@plt+0x16050>
   278b0:	mov	r0, #0
   278b4:	str	r0, [sp, #32]
   278b8:	str	r0, [sp, #36]	; 0x24
   278bc:	clz	r0, r6
   278c0:	lsr	r4, r0, #5
   278c4:	ldr	r0, [sp, #40]	; 0x28
   278c8:	bl	15bb8 <ftello64@plt+0x432c>
   278cc:	cmp	r4, #0
   278d0:	movwne	r6, #12
   278d4:	str	r6, [sp, #20]
   278d8:	str	r6, [fp, #-32]	; 0xffffffe0
   278dc:	mov	r0, #1
   278e0:	b	27858 <ftello64@plt+0x15fcc>
   278e4:	mov	r0, #0
   278e8:	mov	r6, #12
   278ec:	str	r0, [sp, #32]
   278f0:	str	r0, [sp, #36]	; 0x24
   278f4:	b	277d8 <ftello64@plt+0x15f4c>
   278f8:	cmp	r1, r0
   278fc:	bne	27928 <ftello64@plt+0x1609c>
   27900:	lsl	r0, r1, #1
   27904:	lsl	r1, r1, #3
   27908:	str	r0, [sp, #32]
   2790c:	mov	r0, r5
   27910:	bl	2e9bc <ftello64@plt+0x1d130>
   27914:	cmp	r0, #0
   27918:	beq	279bc <ftello64@plt+0x16130>
   2791c:	str	r0, [sp, #40]	; 0x28
   27920:	mov	r5, r0
   27924:	ldr	r0, [sp, #36]	; 0x24
   27928:	ldr	r1, [r5]
   2792c:	cmp	r1, r4
   27930:	ble	27968 <ftello64@plt+0x160dc>
   27934:	cmp	r0, #1
   27938:	blt	27998 <ftello64@plt+0x1610c>
   2793c:	add	r1, r5, r0, lsl #2
   27940:	add	r0, r0, #1
   27944:	mov	r2, r1
   27948:	ldr	r3, [r2, #-4]!
   2794c:	sub	r0, r0, #1
   27950:	cmp	r0, #1
   27954:	str	r3, [r1]
   27958:	mov	r1, r2
   2795c:	bgt	27948 <ftello64@plt+0x160bc>
   27960:	sub	r0, r0, #1
   27964:	b	27998 <ftello64@plt+0x1610c>
   27968:	add	r1, r5, r0, lsl #2
   2796c:	ldr	r2, [r1, #-4]
   27970:	cmp	r2, r4
   27974:	ble	27998 <ftello64@plt+0x1610c>
   27978:	sub	r0, r0, #2
   2797c:	str	r2, [r1]
   27980:	sub	r0, r0, #1
   27984:	ldr	r2, [r1, #-8]
   27988:	sub	r1, r1, #4
   2798c:	cmp	r2, r4
   27990:	bgt	2797c <ftello64@plt+0x160f0>
   27994:	add	r0, r0, #2
   27998:	str	r4, [r5, r0, lsl #2]
   2799c:	ldr	r7, [sp, #4]
   279a0:	mov	r6, #0
   279a4:	ldr	r0, [sp, #36]	; 0x24
   279a8:	add	r0, r0, #1
   279ac:	str	r0, [sp, #36]	; 0x24
   279b0:	cmp	r6, #0
   279b4:	beq	27804 <ftello64@plt+0x15f78>
   279b8:	b	278bc <ftello64@plt+0x16030>
   279bc:	mov	r6, #0
   279c0:	b	278bc <ftello64@plt+0x16030>
   279c4:	cmp	r0, #2
   279c8:	beq	27544 <ftello64@plt+0x15cb8>
   279cc:	ldr	r8, [sp, #20]
   279d0:	mov	r0, r8
   279d4:	sub	sp, fp, #28
   279d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   279dc:	mov	r8, #0
   279e0:	mov	r0, r8
   279e4:	sub	sp, fp, #28
   279e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   279ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   279f0:	add	fp, sp, #28
   279f4:	sub	sp, sp, #4
   279f8:	ldr	r4, [fp, #8]
   279fc:	mov	r9, r3
   27a00:	mov	r7, r2
   27a04:	mov	r8, r1
   27a08:	mov	sl, r0
   27a0c:	mov	r5, #1
   27a10:	ldr	r0, [r8, #4]
   27a14:	cmp	r0, #1
   27a18:	bge	27a38 <ftello64@plt+0x161ac>
   27a1c:	b	27a7c <ftello64@plt+0x161f0>
   27a20:	add	r0, r0, r7, lsl #2
   27a24:	ldr	r0, [r0, #8]
   27a28:	ldr	r7, [r0]
   27a2c:	ldr	r0, [r8, #4]
   27a30:	cmp	r0, #1
   27a34:	blt	27a7c <ftello64@plt+0x161f0>
   27a38:	subs	r2, r0, #1
   27a3c:	ldr	r0, [r8, #8]
   27a40:	mov	ip, r4
   27a44:	mov	r1, #0
   27a48:	beq	27a6c <ftello64@plt+0x161e0>
   27a4c:	add	r3, r1, r2
   27a50:	lsr	r6, r3, #1
   27a54:	ldr	r4, [r0, r6, lsl #2]
   27a58:	cmp	r4, r7
   27a5c:	movge	r2, r6
   27a60:	addlt	r1, r5, r3, lsr #1
   27a64:	cmp	r1, r2
   27a68:	bcc	27a4c <ftello64@plt+0x161c0>
   27a6c:	ldr	r0, [r0, r1, lsl #2]
   27a70:	mov	r4, ip
   27a74:	cmp	r0, r7
   27a78:	beq	27b18 <ftello64@plt+0x1628c>
   27a7c:	ldr	r0, [sl]
   27a80:	add	r1, r0, r7, lsl #3
   27a84:	ldrb	r1, [r1, #4]
   27a88:	cmp	r1, r4
   27a8c:	ldreq	r0, [r0, r7, lsl #3]
   27a90:	cmpeq	r0, r9
   27a94:	beq	27afc <ftello64@plt+0x16270>
   27a98:	mov	r0, r8
   27a9c:	mov	r1, r7
   27aa0:	bl	23b34 <ftello64@plt+0x122a8>
   27aa4:	cmp	r0, #0
   27aa8:	beq	27b24 <ftello64@plt+0x16298>
   27aac:	ldr	r0, [sl, #20]
   27ab0:	add	r7, r7, r7, lsl #1
   27ab4:	add	r1, r0, r7, lsl #2
   27ab8:	ldr	r2, [r1, #4]
   27abc:	cmp	r2, #2
   27ac0:	beq	27ad0 <ftello64@plt+0x16244>
   27ac4:	cmp	r2, #0
   27ac8:	bne	27a20 <ftello64@plt+0x16194>
   27acc:	b	27b18 <ftello64@plt+0x1628c>
   27ad0:	ldr	r0, [r1, #8]
   27ad4:	mov	r1, r8
   27ad8:	mov	r3, r9
   27adc:	ldr	r2, [r0, #4]
   27ae0:	mov	r0, sl
   27ae4:	str	r4, [sp]
   27ae8:	bl	279ec <ftello64@plt+0x16160>
   27aec:	cmp	r0, #0
   27af0:	bne	27b1c <ftello64@plt+0x16290>
   27af4:	ldr	r0, [sl, #20]
   27af8:	b	27a20 <ftello64@plt+0x16194>
   27afc:	cmp	r4, #9
   27b00:	bne	27b18 <ftello64@plt+0x1628c>
   27b04:	mov	r0, r8
   27b08:	mov	r1, r7
   27b0c:	bl	23b34 <ftello64@plt+0x122a8>
   27b10:	cmp	r0, #0
   27b14:	beq	27b24 <ftello64@plt+0x16298>
   27b18:	mov	r0, #0
   27b1c:	sub	sp, fp, #28
   27b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27b24:	mov	r0, #12
   27b28:	sub	sp, fp, #28
   27b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27b30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27b34:	add	fp, sp, #28
   27b38:	sub	sp, sp, #4
   27b3c:	ldr	sl, [r2, #4]
   27b40:	cmp	sl, #0
   27b44:	beq	27d80 <ftello64@plt+0x164f4>
   27b48:	mov	r7, r2
   27b4c:	mov	r9, r1
   27b50:	cmp	sl, #1
   27b54:	mov	r6, sl
   27b58:	blt	27bcc <ftello64@plt+0x16340>
   27b5c:	ldr	r5, [r7, #8]
   27b60:	mov	r2, #0
   27b64:	cmp	sl, #4
   27b68:	mov	r6, sl
   27b6c:	bcc	27bb4 <ftello64@plt+0x16328>
   27b70:	mov	r1, #0
   27b74:	bic	r2, sl, #3
   27b78:	vdup.32	q8, r1
   27b7c:	mov	r3, r2
   27b80:	mov	r1, r5
   27b84:	vmov.32	d16[0], sl
   27b88:	vld1.32	{d18-d19}, [r1]!
   27b8c:	subs	r3, r3, #4
   27b90:	vadd.i32	q8, q9, q8
   27b94:	bne	27b88 <ftello64@plt+0x162fc>
   27b98:	vext.8	q9, q8, q8, #8
   27b9c:	cmp	sl, r2
   27ba0:	vadd.i32	q8, q8, q9
   27ba4:	vdup.32	q9, d16[1]
   27ba8:	vadd.i32	q8, q8, q9
   27bac:	vmov.32	r6, d16[0]
   27bb0:	beq	27bcc <ftello64@plt+0x16340>
   27bb4:	add	r1, r5, r2, lsl #2
   27bb8:	sub	r2, sl, r2
   27bbc:	ldr	r3, [r1], #4
   27bc0:	subs	r2, r2, #1
   27bc4:	add	r6, r3, r6
   27bc8:	bne	27bbc <ftello64@plt+0x16330>
   27bcc:	ldr	r1, [r9, #68]	; 0x44
   27bd0:	ldr	r2, [r9, #32]
   27bd4:	str	r0, [sp]
   27bd8:	and	r1, r1, r6
   27bdc:	add	r3, r1, r1, lsl #1
   27be0:	ldr	r1, [r2, r3, lsl #2]
   27be4:	cmp	r1, #1
   27be8:	blt	27c5c <ftello64@plt+0x163d0>
   27bec:	cmp	r7, #0
   27bf0:	beq	27c5c <ftello64@plt+0x163d0>
   27bf4:	add	r2, r2, r3, lsl #2
   27bf8:	sub	ip, sl, #1
   27bfc:	mov	r5, #0
   27c00:	ldr	lr, [r2, #8]
   27c04:	b	27c38 <ftello64@plt+0x163ac>
   27c08:	mov	r3, ip
   27c0c:	add	r2, r3, #1
   27c10:	cmp	r2, #1
   27c14:	blt	27d74 <ftello64@plt+0x164e8>
   27c18:	ldr	r2, [r7, #8]
   27c1c:	ldr	r0, [r4, #12]
   27c20:	ldr	r2, [r2, r3, lsl #2]
   27c24:	ldr	r0, [r0, r3, lsl #2]
   27c28:	sub	r3, r3, #1
   27c2c:	cmp	r0, r2
   27c30:	beq	27c0c <ftello64@plt+0x16380>
   27c34:	b	27c50 <ftello64@plt+0x163c4>
   27c38:	ldr	r4, [lr, r5, lsl #2]
   27c3c:	ldr	r3, [r4]
   27c40:	cmp	r6, r3
   27c44:	ldreq	r3, [r4, #8]
   27c48:	cmpeq	r3, sl
   27c4c:	beq	27c08 <ftello64@plt+0x1637c>
   27c50:	add	r5, r5, #1
   27c54:	cmp	r5, r1
   27c58:	blt	27c38 <ftello64@plt+0x163ac>
   27c5c:	mov	r0, #56	; 0x38
   27c60:	mov	r1, #1
   27c64:	bl	2e938 <ftello64@plt+0x1d0ac>
   27c68:	cmp	r0, #0
   27c6c:	beq	27db4 <ftello64@plt+0x16528>
   27c70:	mov	r4, r0
   27c74:	ldr	r0, [r7, #4]
   27c78:	add	sl, r4, #4
   27c7c:	cmp	r0, #1
   27c80:	str	r0, [r4, #8]
   27c84:	blt	27d48 <ftello64@plt+0x164bc>
   27c88:	str	r0, [r4, #4]
   27c8c:	lsl	r0, r0, #2
   27c90:	bl	2e98c <ftello64@plt+0x1d100>
   27c94:	cmp	r0, #0
   27c98:	str	r0, [r4, #12]
   27c9c:	beq	27da0 <ftello64@plt+0x16514>
   27ca0:	ldmib	r7, {r5, r7}
   27ca4:	lsl	r2, r5, #2
   27ca8:	mov	r1, r7
   27cac:	bl	11580 <memcpy@plt>
   27cb0:	cmp	r5, #1
   27cb4:	str	sl, [r4, #40]	; 0x28
   27cb8:	blt	27d5c <ftello64@plt+0x164d0>
   27cbc:	ldr	sl, [r9]
   27cc0:	movw	ip, #65280	; 0xff00
   27cc4:	mov	lr, #32
   27cc8:	movt	ip, #3
   27ccc:	add	r2, ip, #255	; 0xff
   27cd0:	ldr	r0, [r7]
   27cd4:	add	r1, sl, r0, lsl #3
   27cd8:	ldr	r0, [r1, #4]!
   27cdc:	and	r3, r0, r2
   27ce0:	cmp	r3, #1
   27ce4:	beq	27d38 <ftello64@plt+0x164ac>
   27ce8:	ldrb	r8, [r4, #52]	; 0x34
   27cec:	and	r3, lr, r0, lsr #15
   27cf0:	uxtb	r0, r0
   27cf4:	cmp	r0, #12
   27cf8:	orr	r3, r8, r3
   27cfc:	strb	r3, [r4, #52]	; 0x34
   27d00:	beq	27d30 <ftello64@plt+0x164a4>
   27d04:	cmp	r0, #4
   27d08:	beq	27d1c <ftello64@plt+0x16490>
   27d0c:	cmp	r0, #2
   27d10:	bne	27d24 <ftello64@plt+0x16498>
   27d14:	orr	r0, r3, #16
   27d18:	b	27d34 <ftello64@plt+0x164a8>
   27d1c:	orr	r0, r3, #64	; 0x40
   27d20:	b	27d34 <ftello64@plt+0x164a8>
   27d24:	ldr	r0, [r1]
   27d28:	tst	r0, ip
   27d2c:	beq	27d38 <ftello64@plt+0x164ac>
   27d30:	orr	r0, r3, #128	; 0x80
   27d34:	strb	r0, [r4, #52]	; 0x34
   27d38:	add	r7, r7, #4
   27d3c:	subs	r5, r5, #1
   27d40:	bne	27cd0 <ftello64@plt+0x16444>
   27d44:	b	27d5c <ftello64@plt+0x164d0>
   27d48:	mov	r0, #0
   27d4c:	str	r0, [sl]
   27d50:	str	r0, [sl, #4]
   27d54:	str	r0, [sl, #8]
   27d58:	str	sl, [r4, #40]	; 0x28
   27d5c:	mov	r0, r9
   27d60:	mov	r1, r4
   27d64:	mov	r2, r6
   27d68:	bl	24640 <ftello64@plt+0x12db4>
   27d6c:	cmp	r0, #0
   27d70:	bne	27d94 <ftello64@plt+0x16508>
   27d74:	mov	r0, r4
   27d78:	sub	sp, fp, #28
   27d7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27d80:	mov	r4, #0
   27d84:	str	r4, [r0]
   27d88:	mov	r0, r4
   27d8c:	sub	sp, fp, #28
   27d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27d94:	mov	r0, r4
   27d98:	bl	1dbd0 <ftello64@plt+0xc344>
   27d9c:	b	27db4 <ftello64@plt+0x16528>
   27da0:	mov	r0, #0
   27da4:	str	r0, [r4, #4]
   27da8:	str	r0, [r4, #8]
   27dac:	mov	r0, r4
   27db0:	bl	15bb8 <ftello64@plt+0x432c>
   27db4:	ldr	r1, [sp]
   27db8:	mov	r0, #12
   27dbc:	mov	r4, #0
   27dc0:	str	r0, [r1]
   27dc4:	mov	r0, r4
   27dc8:	sub	sp, fp, #28
   27dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27dd0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   27dd4:	add	fp, sp, #24
   27dd8:	ldr	lr, [r0]
   27ddc:	add	r7, lr, r1, lsl #3
   27de0:	ldrb	r9, [r7, #4]
   27de4:	cmp	r9, #7
   27de8:	beq	27fcc <ftello64@plt+0x16740>
   27dec:	ldr	ip, [r2, #80]	; 0x50
   27df0:	mov	r6, #1
   27df4:	cmp	ip, #1
   27df8:	beq	27e34 <ftello64@plt+0x165a8>
   27dfc:	ldr	r5, [r2, #28]
   27e00:	add	r7, r3, #1
   27e04:	cmp	r7, r5
   27e08:	bge	27e34 <ftello64@plt+0x165a8>
   27e0c:	ldr	r6, [r2, #8]
   27e10:	add	r7, r6, r3, lsl #2
   27e14:	mov	r6, #1
   27e18:	ldr	r4, [r7, r6, lsl #2]
   27e1c:	cmn	r4, #1
   27e20:	bne	27e34 <ftello64@plt+0x165a8>
   27e24:	add	r6, r6, #1
   27e28:	add	r4, r3, r6
   27e2c:	cmp	r4, r5
   27e30:	blt	27e18 <ftello64@plt+0x1658c>
   27e34:	mov	r8, #0
   27e38:	cmp	r9, #5
   27e3c:	bne	27e84 <ftello64@plt+0x165f8>
   27e40:	cmp	r6, #2
   27e44:	blt	27fb0 <ftello64@plt+0x16724>
   27e48:	ldr	r0, [r0, #128]	; 0x80
   27e4c:	tst	r0, #64	; 0x40
   27e50:	bne	27e64 <ftello64@plt+0x165d8>
   27e54:	ldr	r1, [r2, #4]
   27e58:	ldrb	r1, [r1, r3]
   27e5c:	cmp	r1, #10
   27e60:	beq	27fb0 <ftello64@plt+0x16724>
   27e64:	tst	r0, #128	; 0x80
   27e68:	beq	27fac <ftello64@plt+0x16720>
   27e6c:	ldr	r0, [r2, #4]
   27e70:	ldrb	r0, [r0, r3]
   27e74:	cmp	r0, #0
   27e78:	movne	r8, r6
   27e7c:	mov	r0, r8
   27e80:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27e84:	cmp	r9, #6
   27e88:	bne	27fb0 <ftello64@plt+0x16724>
   27e8c:	cmp	r6, #2
   27e90:	blt	27fb0 <ftello64@plt+0x16724>
   27e94:	ldr	r7, [lr, r1, lsl #3]
   27e98:	ldr	r0, [r7, #32]
   27e9c:	cmp	r0, #0
   27ea0:	bne	27ebc <ftello64@plt+0x16630>
   27ea4:	ldr	r1, [r7, #36]	; 0x24
   27ea8:	cmp	r1, #0
   27eac:	bne	27ebc <ftello64@plt+0x16630>
   27eb0:	ldr	r1, [r7, #20]
   27eb4:	cmp	r1, #0
   27eb8:	beq	27fb8 <ftello64@plt+0x1672c>
   27ebc:	cmp	ip, #1
   27ec0:	bne	27edc <ftello64@plt+0x16650>
   27ec4:	ldr	r1, [r2, #4]
   27ec8:	ldrb	r5, [r1, r3]
   27ecc:	ldr	r1, [r7, #20]
   27ed0:	cmp	r1, #1
   27ed4:	bge	27ef0 <ftello64@plt+0x16664>
   27ed8:	b	27f10 <ftello64@plt+0x16684>
   27edc:	ldr	r1, [r2, #8]
   27ee0:	ldr	r5, [r1, r3, lsl #2]
   27ee4:	ldr	r1, [r7, #20]
   27ee8:	cmp	r1, #1
   27eec:	blt	27f10 <ftello64@plt+0x16684>
   27ef0:	ldr	r2, [r7]
   27ef4:	mov	r3, #0
   27ef8:	ldr	r4, [r2, r3, lsl #2]
   27efc:	cmp	r5, r4
   27f00:	beq	27f8c <ftello64@plt+0x16700>
   27f04:	add	r3, r3, #1
   27f08:	cmp	r3, r1
   27f0c:	blt	27ef8 <ftello64@plt+0x1666c>
   27f10:	ldr	r1, [r7, #36]	; 0x24
   27f14:	cmp	r1, #1
   27f18:	blt	27f4c <ftello64@plt+0x166c0>
   27f1c:	mov	r4, #0
   27f20:	ldr	r0, [r7, #12]
   27f24:	ldr	r1, [r0, r4, lsl #2]
   27f28:	mov	r0, r5
   27f2c:	bl	114fc <iswctype@plt>
   27f30:	cmp	r0, #0
   27f34:	bne	27f8c <ftello64@plt+0x16700>
   27f38:	ldr	r0, [r7, #36]	; 0x24
   27f3c:	add	r4, r4, #1
   27f40:	cmp	r4, r0
   27f44:	blt	27f20 <ftello64@plt+0x16694>
   27f48:	ldr	r0, [r7, #32]
   27f4c:	cmp	r0, #1
   27f50:	blt	27f84 <ftello64@plt+0x166f8>
   27f54:	ldr	r1, [r7, #4]
   27f58:	mov	r2, #0
   27f5c:	ldr	r3, [r1, r2, lsl #2]
   27f60:	cmp	r3, r5
   27f64:	bhi	27f78 <ftello64@plt+0x166ec>
   27f68:	ldr	r3, [r7, #8]
   27f6c:	ldr	r3, [r3, r2, lsl #2]
   27f70:	cmp	r5, r3
   27f74:	bls	27f8c <ftello64@plt+0x16700>
   27f78:	add	r2, r2, #1
   27f7c:	cmp	r2, r0
   27f80:	blt	27f5c <ftello64@plt+0x166d0>
   27f84:	mov	r0, #0
   27f88:	b	27f90 <ftello64@plt+0x16704>
   27f8c:	mov	r0, r6
   27f90:	ldrb	r1, [r7, #16]
   27f94:	tst	r1, #1
   27f98:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   27f9c:	cmp	r0, #0
   27fa0:	bgt	27fb0 <ftello64@plt+0x16724>
   27fa4:	cmp	r6, #1
   27fa8:	movle	r6, #1
   27fac:	mov	r8, r6
   27fb0:	mov	r0, r8
   27fb4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27fb8:	mov	r5, #0
   27fbc:	ldr	r1, [r7, #20]
   27fc0:	cmp	r1, #1
   27fc4:	bge	27ef0 <ftello64@plt+0x16664>
   27fc8:	b	27f10 <ftello64@plt+0x16684>
   27fcc:	ldr	r0, [r2, #4]
   27fd0:	mov	r8, #0
   27fd4:	ldrb	r6, [r0, r3]
   27fd8:	cmp	r6, #194	; 0xc2
   27fdc:	bcc	27fb0 <ftello64@plt+0x16724>
   27fe0:	ldr	r1, [r2, #48]	; 0x30
   27fe4:	add	r2, r3, #2
   27fe8:	cmp	r2, r1
   27fec:	bgt	27fb0 <ftello64@plt+0x16724>
   27ff0:	add	r0, r0, r3
   27ff4:	cmp	r6, #223	; 0xdf
   27ff8:	ldrb	r7, [r0, #1]
   27ffc:	bhi	28020 <ftello64@plt+0x16794>
   28000:	mov	r8, #2
   28004:	cmp	r7, #191	; 0xbf
   28008:	sxtb	r0, r7
   2800c:	movwhi	r8, #0
   28010:	cmn	r0, #1
   28014:	movwgt	r8, #0
   28018:	mov	r0, r8
   2801c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28020:	cmp	r6, #239	; 0xef
   28024:	bhi	28040 <ftello64@plt+0x167b4>
   28028:	mov	r2, #3
   2802c:	cmp	r6, #224	; 0xe0
   28030:	bne	2809c <ftello64@plt+0x16810>
   28034:	cmp	r7, #160	; 0xa0
   28038:	bcc	27fb0 <ftello64@plt+0x16724>
   2803c:	b	2809c <ftello64@plt+0x16810>
   28040:	cmp	r6, #247	; 0xf7
   28044:	bhi	28060 <ftello64@plt+0x167d4>
   28048:	mov	r2, #4
   2804c:	cmp	r6, #240	; 0xf0
   28050:	bne	2809c <ftello64@plt+0x16810>
   28054:	cmp	r7, #144	; 0x90
   28058:	bcc	27fb0 <ftello64@plt+0x16724>
   2805c:	b	2809c <ftello64@plt+0x16810>
   28060:	cmp	r6, #251	; 0xfb
   28064:	bhi	28080 <ftello64@plt+0x167f4>
   28068:	mov	r2, #5
   2806c:	cmp	r6, #248	; 0xf8
   28070:	bne	2809c <ftello64@plt+0x16810>
   28074:	cmp	r7, #136	; 0x88
   28078:	bcc	27fb0 <ftello64@plt+0x16724>
   2807c:	b	2809c <ftello64@plt+0x16810>
   28080:	cmp	r6, #253	; 0xfd
   28084:	bhi	27fb0 <ftello64@plt+0x16724>
   28088:	mov	r2, #6
   2808c:	cmp	r6, #252	; 0xfc
   28090:	bne	2809c <ftello64@plt+0x16810>
   28094:	cmp	r7, #132	; 0x84
   28098:	bcc	27fb0 <ftello64@plt+0x16724>
   2809c:	add	r3, r2, r3
   280a0:	cmp	r3, r1
   280a4:	bgt	27fb0 <ftello64@plt+0x16724>
   280a8:	mov	r1, #1
   280ac:	ldrb	r3, [r0, r1]
   280b0:	sxtb	r7, r3
   280b4:	cmn	r7, #1
   280b8:	bgt	27fb0 <ftello64@plt+0x16724>
   280bc:	cmp	r3, #191	; 0xbf
   280c0:	bhi	27fb0 <ftello64@plt+0x16724>
   280c4:	add	r1, r1, #1
   280c8:	cmp	r1, r2
   280cc:	movcs	r0, r2
   280d0:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   280d4:	ldrb	r3, [r0, r1]
   280d8:	sxtb	r7, r3
   280dc:	cmn	r7, #1
   280e0:	ble	280bc <ftello64@plt+0x16830>
   280e4:	b	27fb0 <ftello64@plt+0x16724>
   280e8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   280ec:	add	fp, sp, #24
   280f0:	ldr	r4, [r1, #4]
   280f4:	mov	r6, r0
   280f8:	mvn	r0, #0
   280fc:	mov	r8, #0
   28100:	uxtab	r3, r0, r4
   28104:	cmp	r3, #6
   28108:	bhi	282b4 <ftello64@plt+0x16a28>
   2810c:	ldr	r0, [r6, #4]
   28110:	mov	r9, r1
   28114:	ldrb	r1, [r0, r2]
   28118:	add	r7, pc, #4
   2811c:	sxtb	r0, r1
   28120:	ldr	pc, [r7, r3, lsl #2]
   28124:	andeq	r8, r2, r0, asr #2
   28128:			; <UNDEFINED> instruction: 0x000282b4
   2812c:	andeq	r8, r2, r4, asr r1
   28130:			; <UNDEFINED> instruction: 0x000282b4
   28134:	andeq	r8, r2, ip, ror r1
   28138:			; <UNDEFINED> instruction: 0x000282b4
   2813c:	andeq	r8, r2, r4, ror r1
   28140:	ldrb	r3, [r9]
   28144:	uxtb	r7, r0
   28148:	cmp	r3, r7
   2814c:	beq	2819c <ftello64@plt+0x16910>
   28150:	b	282b4 <ftello64@plt+0x16a28>
   28154:	ldr	r3, [r9]
   28158:	ubfx	r7, r1, #5, #3
   2815c:	mov	r5, #1
   28160:	ldr	r3, [r3, r7, lsl #2]
   28164:	and	r7, r1, #31
   28168:	tst	r3, r5, lsl r7
   2816c:	bne	2819c <ftello64@plt+0x16910>
   28170:	b	282b4 <ftello64@plt+0x16a28>
   28174:	cmp	r0, #0
   28178:	blt	282b4 <ftello64@plt+0x16a28>
   2817c:	cmp	r1, #0
   28180:	beq	28248 <ftello64@plt+0x169bc>
   28184:	cmp	r1, #10
   28188:	bne	2819c <ftello64@plt+0x16910>
   2818c:	ldr	r3, [r6, #84]	; 0x54
   28190:	ldrb	r3, [r3, #128]	; 0x80
   28194:	tst	r3, #64	; 0x40
   28198:	beq	282b4 <ftello64@plt+0x16a28>
   2819c:	movw	r3, #65280	; 0xff00
   281a0:	movt	r3, #3
   281a4:	tst	r4, r3
   281a8:	beq	2820c <ftello64@plt+0x16980>
   281ac:	cmn	r2, #1
   281b0:	ble	281ec <ftello64@plt+0x16960>
   281b4:	ldr	r3, [r6, #48]	; 0x30
   281b8:	cmp	r3, r2
   281bc:	beq	282d4 <ftello64@plt+0x16a48>
   281c0:	ldr	r3, [r6, #80]	; 0x50
   281c4:	cmp	r3, #2
   281c8:	blt	28218 <ftello64@plt+0x1698c>
   281cc:	ldr	r0, [r6, #8]
   281d0:	ldr	r7, [r0, r2, lsl #2]
   281d4:	cmn	r7, #1
   281d8:	bne	2825c <ftello64@plt+0x169d0>
   281dc:	sub	r1, r2, #1
   281e0:	cmp	r2, #0
   281e4:	mov	r2, r1
   281e8:	bgt	281d0 <ftello64@plt+0x16944>
   281ec:	ldr	r1, [r6, #60]	; 0x3c
   281f0:	and	r0, r1, #1
   281f4:	tst	r4, #1024	; 0x400
   281f8:	eor	r2, r0, #1
   281fc:	beq	28290 <ftello64@plt+0x16a04>
   28200:	cmp	r0, #0
   28204:	beq	282b4 <ftello64@plt+0x16a28>
   28208:	b	28290 <ftello64@plt+0x16a04>
   2820c:	mov	r8, #1
   28210:	mov	r0, r8
   28214:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28218:	ldr	r2, [r6, #68]	; 0x44
   2821c:	ubfx	r3, r1, #5, #3
   28220:	and	r7, r1, #31
   28224:	mov	r1, #1
   28228:	ldr	r3, [r2, r3, lsl #2]
   2822c:	mov	r2, #0
   28230:	tst	r3, r1, lsl r7
   28234:	bne	28290 <ftello64@plt+0x16a04>
   28238:	mov	r1, #0
   2823c:	cmp	r0, #10
   28240:	beq	28274 <ftello64@plt+0x169e8>
   28244:	b	28280 <ftello64@plt+0x169f4>
   28248:	ldr	r3, [r6, #84]	; 0x54
   2824c:	ldrb	r3, [r3, #128]	; 0x80
   28250:	tst	r3, #128	; 0x80
   28254:	bne	282b4 <ftello64@plt+0x16a28>
   28258:	b	2819c <ftello64@plt+0x16910>
   2825c:	ldrb	r0, [r6, #78]	; 0x4e
   28260:	cmp	r0, #0
   28264:	bne	282f4 <ftello64@plt+0x16a68>
   28268:	mov	r1, #0
   2826c:	cmp	r7, #10
   28270:	bne	28280 <ftello64@plt+0x169f4>
   28274:	ldrb	r1, [r6, #77]	; 0x4d
   28278:	cmp	r1, #0
   2827c:	movwne	r1, #2
   28280:	and	r0, r1, #1
   28284:	tst	r4, #1024	; 0x400
   28288:	eor	r2, r0, #1
   2828c:	bne	28200 <ftello64@plt+0x16974>
   28290:	ldr	r0, [r9, #4]
   28294:	cmp	r2, #0
   28298:	bne	282a4 <ftello64@plt+0x16a18>
   2829c:	ands	r2, r0, #2048	; 0x800
   282a0:	bne	282b4 <ftello64@plt+0x16a28>
   282a4:	tst	r1, #2
   282a8:	bne	282bc <ftello64@plt+0x16a30>
   282ac:	ands	r2, r0, #8192	; 0x2000
   282b0:	beq	282bc <ftello64@plt+0x16a30>
   282b4:	mov	r0, r8
   282b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   282bc:	and	r0, r0, #32768	; 0x8000
   282c0:	mov	r2, #1
   282c4:	and	r1, r1, #8
   282c8:	eor	r0, r2, r0, lsr #15
   282cc:	orr	r0, r0, r1, lsr #3
   282d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   282d4:	ldr	r0, [r6, #88]	; 0x58
   282d8:	and	r0, r0, #2
   282dc:	eor	r1, r0, #10
   282e0:	and	r0, r1, #1
   282e4:	tst	r4, #1024	; 0x400
   282e8:	eor	r2, r0, #1
   282ec:	bne	28200 <ftello64@plt+0x16974>
   282f0:	b	28290 <ftello64@plt+0x16a04>
   282f4:	mov	r0, r7
   282f8:	bl	1173c <iswalnum@plt>
   282fc:	mov	r1, #1
   28300:	mov	r2, #0
   28304:	cmp	r7, #95	; 0x5f
   28308:	beq	28290 <ftello64@plt+0x16a04>
   2830c:	cmp	r0, #0
   28310:	beq	28268 <ftello64@plt+0x169dc>
   28314:	b	28290 <ftello64@plt+0x16a04>
   28318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2831c:	add	fp, sp, #28
   28320:	sub	sp, sp, #4
   28324:	vpush	{d8-d9}
   28328:	sub	sp, sp, #216	; 0xd8
   2832c:	sub	sp, sp, #14336	; 0x3800
   28330:	sub	lr, fp, #1024	; 0x400
   28334:	mov	r5, #0
   28338:	mov	sl, r0
   2833c:	vmov.i32	q4, #0	; 0x00000000
   28340:	str	r1, [sp, #88]	; 0x58
   28344:	sub	r2, lr, #56	; 0x38
   28348:	str	r5, [r1, #44]	; 0x2c
   2834c:	str	r5, [r1, #48]	; 0x30
   28350:	mov	r0, r2
   28354:	vst1.64	{d8-d9}, [r0]!
   28358:	vst1.64	{d8-d9}, [r0]
   2835c:	ldr	r0, [r1, #8]
   28360:	cmp	r0, #1
   28364:	blt	29b40 <ftello64@plt+0x182b4>
   28368:	add	r0, sp, #160	; 0xa0
   2836c:	mov	r5, #0
   28370:	str	sl, [sp, #16]
   28374:	add	r0, r0, #28
   28378:	str	r0, [sp, #12]
   2837c:	add	r0, sl, #112	; 0x70
   28380:	str	r0, [sp, #4]
   28384:	add	r0, sl, #96	; 0x60
   28388:	str	r0, [sp]
   2838c:	add	r0, r2, #16
   28390:	str	r0, [sp, #8]
   28394:	mov	r0, #0
   28398:	str	r0, [sp, #112]	; 0x70
   2839c:	ldr	r0, [sp, #88]	; 0x58
   283a0:	ldr	r1, [sp, #112]	; 0x70
   283a4:	ldr	r3, [sl]
   283a8:	ldr	r0, [r0, #12]
   283ac:	ldr	r2, [r0, r1, lsl #2]
   283b0:	add	r0, r3, r2, lsl #3
   283b4:	ldr	r1, [r0, #4]
   283b8:	uxtb	ip, r1
   283bc:	cmp	ip, #1
   283c0:	bne	284c8 <ftello64@plt+0x16c3c>
   283c4:	mov	r8, r2
   283c8:	ldrb	r2, [r3, r2, lsl #3]
   283cc:	sub	lr, fp, #1024	; 0x400
   283d0:	mov	r0, r3
   283d4:	mov	r4, r5
   283d8:	mov	r5, #1
   283dc:	sub	r7, lr, #56	; 0x38
   283e0:	mov	r6, r7
   283e4:	ubfx	r3, r2, #5, #3
   283e8:	ldr	sl, [sp, #16]
   283ec:	and	r2, r2, #31
   283f0:	ldr	r7, [r7, r3, lsl #2]
   283f4:	orr	r2, r7, r5, lsl r2
   283f8:	mov	r5, r4
   283fc:	str	r2, [r6, r3, lsl #2]
   28400:	movw	r2, #65280	; 0xff00
   28404:	movt	r2, #3
   28408:	ands	r2, r1, r2
   2840c:	mov	r2, r0
   28410:	beq	28820 <ftello64@plt+0x16f94>
   28414:	tst	r1, #8192	; 0x2000
   28418:	beq	28448 <ftello64@plt+0x16bbc>
   2841c:	mov	r0, r2
   28420:	ldr	r2, [fp, #-1080]	; 0xfffffbc8
   28424:	sub	lr, fp, #1024	; 0x400
   28428:	sub	r3, lr, #56	; 0x38
   2842c:	vst1.64	{d8-d9}, [r3]!
   28430:	vst1.64	{d8-d9}, [r3]
   28434:	tst	r2, #1024	; 0x400
   28438:	beq	290f4 <ftello64@plt+0x17868>
   2843c:	mov	r2, #1024	; 0x400
   28440:	str	r2, [fp, #-1080]	; 0xfffffbc8
   28444:	mov	r2, r0
   28448:	tst	r1, #32768	; 0x8000
   2844c:	bne	285c4 <ftello64@plt+0x16d38>
   28450:	tst	r1, #1024	; 0x400
   28454:	bne	285ac <ftello64@plt+0x16d20>
   28458:	tst	r1, #2048	; 0x800
   2845c:	beq	28820 <ftello64@plt+0x16f94>
   28460:	tst	r1, #4194304	; 0x400000
   28464:	beq	28470 <ftello64@plt+0x16be4>
   28468:	cmp	ip, #1
   2846c:	beq	285c4 <ftello64@plt+0x16d38>
   28470:	ldr	r1, [sl, #92]	; 0x5c
   28474:	mov	r0, r2
   28478:	cmp	r1, #1
   2847c:	ble	287a8 <ftello64@plt+0x16f1c>
   28480:	ldr	r1, [sl, #60]	; 0x3c
   28484:	ldr	r2, [sp]
   28488:	sub	lr, fp, #1024	; 0x400
   2848c:	vld1.32	{d16-d17}, [r2]
   28490:	vld1.32	{d18-d19}, [r1]!
   28494:	sub	r2, lr, #56	; 0x38
   28498:	vld1.64	{d20-d21}, [r2]
   2849c:	vand	q8, q9, q8
   284a0:	vbic	q9, q10, q8
   284a4:	vst1.64	{d18-d19}, [r2]
   284a8:	ldr	r2, [sp, #4]
   284ac:	vld1.32	{d20-d21}, [r1]
   284b0:	ldr	r1, [sp, #8]
   284b4:	vld1.32	{d16-d17}, [r2]
   284b8:	vld1.32	{d22-d23}, [r1]
   284bc:	vand	q8, q10, q8
   284c0:	vbic	q8, q11, q8
   284c4:	b	287d8 <ftello64@plt+0x16f4c>
   284c8:	mov	r0, r3
   284cc:	mov	r8, r2
   284d0:	cmp	ip, #7
   284d4:	beq	2851c <ftello64@plt+0x16c90>
   284d8:	cmp	ip, #5
   284dc:	beq	28568 <ftello64@plt+0x16cdc>
   284e0:	cmp	ip, #3
   284e4:	bne	290f4 <ftello64@plt+0x17868>
   284e8:	ldr	r2, [r0, r8, lsl #3]
   284ec:	sub	lr, fp, #1024	; 0x400
   284f0:	sub	r3, lr, #56	; 0x38
   284f4:	vld1.64	{d16-d17}, [r3]
   284f8:	vld1.32	{d18-d19}, [r2]!
   284fc:	vorr	q8, q8, q9
   28500:	vst1.64	{d16-d17}, [r3]
   28504:	vld1.32	{d16-d17}, [r2]
   28508:	ldr	r2, [sp, #8]
   2850c:	vld1.32	{d18-d19}, [r2]
   28510:	vorr	q8, q9, q8
   28514:	vst1.32	{d16-d17}, [r2]
   28518:	b	28400 <ftello64@plt+0x16b74>
   2851c:	mvn	r2, #0
   28520:	str	r2, [fp, #-1068]	; 0xfffffbd4
   28524:	str	r2, [fp, #-1072]	; 0xfffffbd0
   28528:	str	r2, [fp, #-1076]	; 0xfffffbcc
   2852c:	str	r2, [fp, #-1080]	; 0xfffffbc8
   28530:	ldr	r3, [sl, #128]	; 0x80
   28534:	and	r2, r3, #128	; 0x80
   28538:	ands	r3, r3, #64	; 0x40
   2853c:	beq	28548 <ftello64@plt+0x16cbc>
   28540:	cmp	r2, #0
   28544:	beq	28400 <ftello64@plt+0x16b74>
   28548:	cmp	r3, #0
   2854c:	mvn	r3, #1
   28550:	movweq	r3, #64510	; 0xfbfe
   28554:	movteq	r3, #65535	; 0xffff
   28558:	cmp	r2, #0
   2855c:	mvneq	r3, #1024	; 0x400
   28560:	str	r3, [fp, #-1080]	; 0xfffffbc8
   28564:	b	28400 <ftello64@plt+0x16b74>
   28568:	ldr	r2, [sl, #92]	; 0x5c
   2856c:	cmp	r2, #2
   28570:	blt	285d0 <ftello64@plt+0x16d44>
   28574:	ldr	r2, [sl, #60]	; 0x3c
   28578:	sub	lr, fp, #1024	; 0x400
   2857c:	sub	r3, lr, #56	; 0x38
   28580:	vld1.64	{d16-d17}, [r3]
   28584:	vld1.32	{d18-d19}, [r2]!
   28588:	vorr	q8, q8, q9
   2858c:	vst1.64	{d16-d17}, [r3]
   28590:	vld1.32	{d18-d19}, [r2]
   28594:	ldr	r2, [sp, #8]
   28598:	vld1.32	{d20-d21}, [r2]
   2859c:	vorr	q9, q10, q9
   285a0:	vst1.32	{d18-d19}, [r2]
   285a4:	vmov.32	r2, d16[0]
   285a8:	b	285f4 <ftello64@plt+0x16d68>
   285ac:	mov	r0, r2
   285b0:	movw	r2, #255	; 0xff
   285b4:	movt	r2, #64	; 0x40
   285b8:	and	r2, r1, r2
   285bc:	cmp	r2, #1
   285c0:	bne	28620 <ftello64@plt+0x16d94>
   285c4:	sub	lr, fp, #1024	; 0x400
   285c8:	sub	r0, lr, #56	; 0x38
   285cc:	b	290ec <ftello64@plt+0x17860>
   285d0:	mvn	r2, #0
   285d4:	str	r2, [fp, #-1052]	; 0xfffffbe4
   285d8:	str	r2, [fp, #-1056]	; 0xfffffbe0
   285dc:	str	r2, [fp, #-1060]	; 0xfffffbdc
   285e0:	str	r2, [fp, #-1064]	; 0xfffffbd8
   285e4:	str	r2, [fp, #-1068]	; 0xfffffbd4
   285e8:	str	r2, [fp, #-1072]	; 0xfffffbd0
   285ec:	str	r2, [fp, #-1076]	; 0xfffffbcc
   285f0:	str	r2, [fp, #-1080]	; 0xfffffbc8
   285f4:	ldr	r3, [sl, #128]	; 0x80
   285f8:	ands	r7, r3, #64	; 0x40
   285fc:	and	r3, r3, #128	; 0x80
   28600:	biceq	r2, r2, #1024	; 0x400
   28604:	beq	28610 <ftello64@plt+0x16d84>
   28608:	cmp	r3, #0
   2860c:	beq	28400 <ftello64@plt+0x16b74>
   28610:	cmp	r3, #0
   28614:	bicne	r2, r2, #1
   28618:	str	r2, [fp, #-1080]	; 0xfffffbc8
   2861c:	b	28400 <ftello64@plt+0x16b74>
   28620:	ldr	r2, [sl, #92]	; 0x5c
   28624:	cmp	r2, #1
   28628:	ble	286c0 <ftello64@plt+0x16e34>
   2862c:	ldr	r2, [sl, #60]	; 0x3c
   28630:	ldr	r3, [sp]
   28634:	sub	lr, fp, #1024	; 0x400
   28638:	vld1.32	{d16-d17}, [r3]
   2863c:	vld1.32	{d18-d19}, [r2]!
   28640:	sub	r3, lr, #56	; 0x38
   28644:	vld1.64	{d20-d21}, [r3]
   28648:	vorn	q8, q8, q9
   2864c:	vand	q8, q10, q8
   28650:	vst1.64	{d16-d17}, [r3]
   28654:	vmov.32	r3, d16[1]
   28658:	vld1.32	{d18-d19}, [r2]
   2865c:	ldr	r2, [sp, #4]
   28660:	vld1.32	{d20-d21}, [r2]
   28664:	ldr	r2, [sp, #8]
   28668:	vld1.32	{d22-d23}, [r2]
   2866c:	vorn	q9, q10, q9
   28670:	vand	q9, q11, q9
   28674:	vst1.32	{d18-d19}, [r2]
   28678:	vmov.32	r2, d16[0]
   2867c:	orr	r2, r3, r2
   28680:	vmov.32	r3, d17[0]
   28684:	orr	r2, r2, r3
   28688:	vmov.32	r3, d17[1]
   2868c:	orr	r2, r2, r3
   28690:	vmov.32	r3, d18[0]
   28694:	orr	r2, r2, r3
   28698:	vmov.32	r3, d18[1]
   2869c:	orr	r2, r2, r3
   286a0:	vmov.32	r3, d19[0]
   286a4:	orr	r2, r2, r3
   286a8:	vmov.32	r3, d19[1]
   286ac:	orr	r2, r2, r3
   286b0:	cmp	r2, #0
   286b4:	mov	r2, r0
   286b8:	bne	28458 <ftello64@plt+0x16bcc>
   286bc:	b	290f4 <ftello64@plt+0x17868>
   286c0:	ldr	r2, [sl, #112]	; 0x70
   286c4:	str	r0, [sp, #24]
   286c8:	str	r8, [sp, #28]
   286cc:	str	r5, [sp, #156]	; 0x9c
   286d0:	ldr	r3, [sl, #96]	; 0x60
   286d4:	ldr	r4, [fp, #-1080]	; 0xfffffbc8
   286d8:	ldr	r0, [sl, #100]	; 0x64
   286dc:	ldr	r5, [fp, #-1076]	; 0xfffffbcc
   286e0:	ldr	r8, [sl, #104]	; 0x68
   286e4:	ldr	r9, [sl, #108]	; 0x6c
   286e8:	ldr	r6, [fp, #-1072]	; 0xfffffbd0
   286ec:	str	r2, [sp, #140]	; 0x8c
   286f0:	ldr	r2, [sl, #116]	; 0x74
   286f4:	and	lr, r5, r0
   286f8:	and	r7, r4, r3
   286fc:	ldr	r0, [sp, #140]	; 0x8c
   28700:	str	r2, [sp, #144]	; 0x90
   28704:	ldr	r2, [sl, #120]	; 0x78
   28708:	str	r2, [sp, #148]	; 0x94
   2870c:	ldr	r2, [sl, #124]	; 0x7c
   28710:	and	sl, r6, r8
   28714:	ldr	r8, [sp, #28]
   28718:	str	r2, [sp, #152]	; 0x98
   2871c:	ldr	r2, [fp, #-1068]	; 0xfffffbd4
   28720:	str	r7, [fp, #-1080]	; 0xfffffbc8
   28724:	str	lr, [fp, #-1076]	; 0xfffffbcc
   28728:	str	sl, [fp, #-1072]	; 0xfffffbd0
   2872c:	orr	r7, lr, r7
   28730:	orr	r7, r7, sl
   28734:	ldr	sl, [sp, #16]
   28738:	and	r2, r2, r9
   2873c:	str	r2, [fp, #-1068]	; 0xfffffbd4
   28740:	orr	r2, r7, r2
   28744:	ldr	r6, [fp, #-1064]	; 0xfffffbd8
   28748:	and	r9, r6, r0
   2874c:	ldr	r0, [sp, #144]	; 0x90
   28750:	str	r9, [fp, #-1064]	; 0xfffffbd8
   28754:	orr	r2, r2, r9
   28758:	ldr	r4, [fp, #-1060]	; 0xfffffbdc
   2875c:	and	r4, r4, r0
   28760:	ldr	r0, [sp, #148]	; 0x94
   28764:	str	r4, [fp, #-1060]	; 0xfffffbdc
   28768:	orr	r2, r2, r4
   2876c:	ldr	r3, [fp, #-1056]	; 0xfffffbe0
   28770:	and	r3, r3, r0
   28774:	ldr	r0, [sp, #152]	; 0x98
   28778:	str	r3, [fp, #-1056]	; 0xfffffbe0
   2877c:	orr	r2, r2, r3
   28780:	ldr	r5, [fp, #-1052]	; 0xfffffbe4
   28784:	and	r6, r5, r0
   28788:	ldr	r0, [sp, #24]
   2878c:	ldr	r5, [sp, #156]	; 0x9c
   28790:	str	r6, [fp, #-1052]	; 0xfffffbe4
   28794:	orr	r2, r2, r6
   28798:	cmp	r2, #0
   2879c:	mov	r2, r0
   287a0:	bne	28458 <ftello64@plt+0x16bcc>
   287a4:	b	290f4 <ftello64@plt+0x17868>
   287a8:	ldr	r1, [sp]
   287ac:	sub	lr, fp, #1024	; 0x400
   287b0:	vld1.32	{d16-d17}, [r1]
   287b4:	sub	r1, lr, #56	; 0x38
   287b8:	vld1.64	{d18-d19}, [r1]
   287bc:	vbic	q9, q9, q8
   287c0:	vst1.64	{d18-d19}, [r1]
   287c4:	ldr	r1, [sp, #4]
   287c8:	vld1.32	{d16-d17}, [r1]
   287cc:	ldr	r1, [sp, #8]
   287d0:	vld1.32	{d20-d21}, [r1]
   287d4:	vbic	q8, q10, q8
   287d8:	vst1.32	{d16-d17}, [r1]
   287dc:	vmov.32	r1, d18[0]
   287e0:	vmov.32	r2, d18[1]
   287e4:	orr	r1, r2, r1
   287e8:	vmov.32	r2, d19[0]
   287ec:	orr	r1, r1, r2
   287f0:	vmov.32	r2, d19[1]
   287f4:	orr	r1, r1, r2
   287f8:	vmov.32	r2, d16[0]
   287fc:	orr	r1, r1, r2
   28800:	vmov.32	r2, d16[1]
   28804:	orr	r1, r1, r2
   28808:	vmov.32	r2, d17[0]
   2880c:	orr	r1, r1, r2
   28810:	vmov.32	r2, d17[1]
   28814:	orrs	r1, r1, r2
   28818:	mov	r2, r0
   2881c:	beq	290f4 <ftello64@plt+0x17868>
   28820:	cmp	r5, #1
   28824:	blt	28c30 <ftello64@plt+0x173a4>
   28828:	ldr	r6, [sp, #12]
   2882c:	cmp	ip, #1
   28830:	bne	28c40 <ftello64@plt+0x173b4>
   28834:	ldr	r0, [fp, #-1064]	; 0xfffffbd8
   28838:	ldr	r7, [fp, #-1080]	; 0xfffffbc8
   2883c:	ldr	sl, [fp, #-1076]	; 0xfffffbcc
   28840:	ldr	r9, [fp, #-1072]	; 0xfffffbd0
   28844:	ldr	lr, [fp, #-1068]	; 0xfffffbd4
   28848:	str	r5, [sp, #156]	; 0x9c
   2884c:	mov	r4, #0
   28850:	str	r6, [sp, #148]	; 0x94
   28854:	add	r5, sp, #160	; 0xa0
   28858:	mov	ip, r8
   2885c:	str	r8, [sp, #28]
   28860:	str	r2, [sp, #24]
   28864:	str	r0, [sp, #140]	; 0x8c
   28868:	sub	r0, fp, #6144	; 0x1800
   2886c:	sub	r6, r0, #104	; 0x68
   28870:	ldrb	r0, [r2, ip, lsl #3]
   28874:	mov	r8, r2
   28878:	mov	r2, #1
   2887c:	ubfx	r1, r0, #5, #3
   28880:	and	r0, r0, #31
   28884:	add	r1, r5, r1, lsl #2
   28888:	ldr	r1, [r1, r4, lsl #5]
   2888c:	tst	r1, r2, lsl r0
   28890:	beq	28b04 <ftello64@plt+0x17278>
   28894:	add	r0, r5, r4, lsl #5
   28898:	str	r6, [sp, #116]	; 0x74
   2889c:	str	r4, [sp, #152]	; 0x98
   288a0:	add	ip, r0, #8
   288a4:	ldr	r6, [r0, #4]
   288a8:	ldm	ip, {r1, r3, ip}
   288ac:	ldr	r5, [sp, #148]	; 0x94
   288b0:	str	lr, [sp, #136]	; 0x88
   288b4:	str	sl, [sp, #132]	; 0x84
   288b8:	ldr	r8, [fp, #-1052]	; 0xfffffbe4
   288bc:	str	r6, [sp, #124]	; 0x7c
   288c0:	and	r6, r6, sl
   288c4:	ldr	sl, [fp, #-1056]	; 0xfffffbe0
   288c8:	ldr	r2, [r5, #-28]	; 0xffffffe4
   288cc:	and	r4, r1, r9
   288d0:	str	r6, [sp, #84]	; 0x54
   288d4:	str	r1, [sp, #104]	; 0x68
   288d8:	ldr	r1, [r5]
   288dc:	str	ip, [sp, #144]	; 0x90
   288e0:	str	r3, [sp, #108]	; 0x6c
   288e4:	str	r8, [sp, #100]	; 0x64
   288e8:	str	r4, [sp, #96]	; 0x60
   288ec:	str	r2, [sp, #120]	; 0x78
   288f0:	and	r2, r2, r7
   288f4:	str	r1, [sp, #128]	; 0x80
   288f8:	and	r1, r1, r8
   288fc:	str	r2, [sp, #92]	; 0x5c
   28900:	orr	r2, r6, r2
   28904:	and	r6, r3, lr
   28908:	ldr	lr, [fp, #-1060]	; 0xfffffbdc
   2890c:	orr	r2, r2, r4
   28910:	str	r6, [sp, #80]	; 0x50
   28914:	orr	r2, r2, r6
   28918:	ldr	r6, [sp, #140]	; 0x8c
   2891c:	and	r4, ip, r6
   28920:	str	r4, [sp, #76]	; 0x4c
   28924:	orr	r4, r2, r4
   28928:	ldr	r2, [r0, #20]
   2892c:	and	r6, r2, lr
   28930:	str	r6, [sp, #72]	; 0x48
   28934:	orr	r6, r4, r6
   28938:	ldr	r4, [r0, #24]
   2893c:	and	ip, r4, sl
   28940:	orr	r6, r6, ip
   28944:	str	ip, [sp, #68]	; 0x44
   28948:	orrs	r6, r6, r1
   2894c:	beq	28b10 <ftello64@plt+0x17284>
   28950:	str	r1, [sp, #20]
   28954:	ldr	r1, [sp, #120]	; 0x78
   28958:	mov	r8, r2
   2895c:	str	r2, [sp, #44]	; 0x2c
   28960:	ldr	r2, [sp, #132]	; 0x84
   28964:	ldr	ip, [sp, #104]	; 0x68
   28968:	ldr	r3, [sp, #140]	; 0x8c
   2896c:	bic	r6, r7, r1
   28970:	ldr	r1, [sp, #124]	; 0x7c
   28974:	str	r6, [sp, #64]	; 0x40
   28978:	bic	r6, r2, r1
   2897c:	ldr	r2, [sp, #108]	; 0x6c
   28980:	ldr	r1, [sp, #136]	; 0x88
   28984:	str	r6, [sp, #48]	; 0x30
   28988:	bic	r6, r9, ip
   2898c:	str	r6, [sp, #60]	; 0x3c
   28990:	bic	r6, r1, r2
   28994:	ldr	r1, [sp, #144]	; 0x90
   28998:	str	r6, [sp, #56]	; 0x38
   2899c:	bic	r6, r3, r1
   289a0:	ldr	r1, [sp, #128]	; 0x80
   289a4:	ldr	r3, [sp, #120]	; 0x78
   289a8:	str	r6, [sp, #52]	; 0x34
   289ac:	bic	r6, lr, r8
   289b0:	ldr	r8, [sp, #100]	; 0x64
   289b4:	str	r6, [sp, #40]	; 0x28
   289b8:	str	r6, [fp, #-1060]	; 0xfffffbdc
   289bc:	bic	r6, sl, r4
   289c0:	str	r6, [sp, #36]	; 0x24
   289c4:	str	r6, [fp, #-1056]	; 0xfffffbe0
   289c8:	bic	r7, r3, r7
   289cc:	ldr	r3, [sp, #124]	; 0x7c
   289d0:	bic	r6, r8, r1
   289d4:	bic	r1, ip, r9
   289d8:	str	r6, [sp, #32]
   289dc:	str	r6, [fp, #-1052]	; 0xfffffbe4
   289e0:	ldr	r6, [sp, #132]	; 0x84
   289e4:	bic	r3, r3, r6
   289e8:	orr	r6, r3, r7
   289ec:	str	r3, [sp, #132]	; 0x84
   289f0:	mov	r3, r7
   289f4:	ldr	r7, [sp, #136]	; 0x88
   289f8:	orr	r6, r6, r1
   289fc:	bic	r2, r2, r7
   28a00:	ldr	r7, [sp, #140]	; 0x8c
   28a04:	str	r2, [sp, #136]	; 0x88
   28a08:	orr	r6, r6, r2
   28a0c:	ldr	r2, [sp, #144]	; 0x90
   28a10:	bic	ip, r2, r7
   28a14:	ldr	r2, [sp, #44]	; 0x2c
   28a18:	orr	r6, r6, ip
   28a1c:	bic	lr, r2, lr
   28a20:	bic	r2, r4, sl
   28a24:	ldr	r4, [sp, #128]	; 0x80
   28a28:	orr	r6, r6, lr
   28a2c:	orr	r6, r6, r2
   28a30:	bic	r7, r4, r8
   28a34:	orrs	r6, r6, r7
   28a38:	beq	28b30 <ftello64@plt+0x172a4>
   28a3c:	ldr	r4, [sp, #156]	; 0x9c
   28a40:	add	r6, sp, #160	; 0xa0
   28a44:	str	r3, [r6, r4, lsl #5]
   28a48:	ldr	r3, [sp, #132]	; 0x84
   28a4c:	add	r6, r6, r4, lsl #5
   28a50:	str	r3, [r6, #4]
   28a54:	str	r1, [r6, #8]
   28a58:	ldr	r1, [sp, #136]	; 0x88
   28a5c:	add	r3, r6, #12
   28a60:	stm	r3, {r1, ip, lr}
   28a64:	str	r2, [r6, #24]
   28a68:	str	r7, [r6, #28]
   28a6c:	sub	lr, fp, #6144	; 0x1800
   28a70:	str	r4, [sp, #156]	; 0x9c
   28a74:	ldr	r1, [sp, #92]	; 0x5c
   28a78:	ldr	r6, [sp, #116]	; 0x74
   28a7c:	str	r1, [r5, #-28]	; 0xffffffe4
   28a80:	ldr	r1, [sp, #84]	; 0x54
   28a84:	str	r1, [r0, #4]
   28a88:	ldr	r1, [sp, #96]	; 0x60
   28a8c:	str	r1, [r0, #8]
   28a90:	ldr	r1, [sp, #80]	; 0x50
   28a94:	str	r1, [r0, #12]
   28a98:	ldr	r1, [sp, #76]	; 0x4c
   28a9c:	str	r1, [r0, #16]
   28aa0:	ldr	r1, [sp, #72]	; 0x48
   28aa4:	str	r1, [r0, #20]
   28aa8:	ldr	r1, [sp, #68]	; 0x44
   28aac:	str	r1, [r0, #24]
   28ab0:	ldr	r0, [sp, #20]
   28ab4:	sub	r1, lr, #104	; 0x68
   28ab8:	str	r0, [r5]
   28abc:	add	r0, r4, r4, lsl #1
   28ac0:	add	r5, r1, r0, lsl #2
   28ac4:	ldr	r0, [r6, #4]
   28ac8:	mov	r4, r5
   28acc:	str	r0, [r4, #4]!
   28ad0:	ldr	r8, [r6, #4]
   28ad4:	cmp	r8, #0
   28ad8:	ble	28b3c <ftello64@plt+0x172b0>
   28adc:	str	r0, [r5]
   28ae0:	lsl	r0, r0, #2
   28ae4:	bl	2e98c <ftello64@plt+0x1d100>
   28ae8:	cmp	r0, #0
   28aec:	str	r0, [r5, #8]
   28af0:	beq	29ad4 <ftello64@plt+0x18248>
   28af4:	ldr	r1, [r6, #8]
   28af8:	lsl	r2, r8, #2
   28afc:	bl	11580 <memcpy@plt>
   28b00:	b	28b4c <ftello64@plt+0x172c0>
   28b04:	str	r9, [sp, #144]	; 0x90
   28b08:	mov	r2, r8
   28b0c:	b	28bdc <ftello64@plt+0x17350>
   28b10:	ldr	r4, [sp, #152]	; 0x98
   28b14:	ldr	ip, [sp, #28]
   28b18:	ldr	r2, [sp, #24]
   28b1c:	ldr	r6, [sp, #116]	; 0x74
   28b20:	ldr	lr, [sp, #136]	; 0x88
   28b24:	ldr	sl, [sp, #132]	; 0x84
   28b28:	str	r9, [sp, #144]	; 0x90
   28b2c:	b	28be0 <ftello64@plt+0x17354>
   28b30:	ldr	r4, [sp, #152]	; 0x98
   28b34:	ldr	r6, [sp, #116]	; 0x74
   28b38:	b	28b5c <ftello64@plt+0x172d0>
   28b3c:	mov	r0, #0
   28b40:	str	r0, [r5]
   28b44:	str	r0, [r5, #4]
   28b48:	str	r0, [r5, #8]
   28b4c:	ldr	r0, [sp, #156]	; 0x9c
   28b50:	ldr	r4, [sp, #152]	; 0x98
   28b54:	add	r0, r0, #1
   28b58:	str	r0, [sp, #156]	; 0x9c
   28b5c:	ldr	r0, [sp, #88]	; 0x58
   28b60:	ldr	r1, [sp, #112]	; 0x70
   28b64:	ldr	r0, [r0, #12]
   28b68:	ldr	r1, [r0, r1, lsl #2]
   28b6c:	mov	r0, r6
   28b70:	bl	23b34 <ftello64@plt+0x122a8>
   28b74:	cmp	r0, #0
   28b78:	beq	295c4 <ftello64@plt+0x17d38>
   28b7c:	ldr	r2, [sp, #64]	; 0x40
   28b80:	ldr	sl, [sp, #48]	; 0x30
   28b84:	ldr	r9, [sp, #60]	; 0x3c
   28b88:	ldr	lr, [sp, #56]	; 0x38
   28b8c:	ldr	r1, [sp, #52]	; 0x34
   28b90:	ldr	r5, [sp, #40]	; 0x28
   28b94:	orr	r0, sl, r2
   28b98:	orr	r0, r0, r9
   28b9c:	orr	r0, r0, lr
   28ba0:	orr	r0, r0, r1
   28ba4:	orr	r0, r0, r5
   28ba8:	ldr	r5, [sp, #36]	; 0x24
   28bac:	orr	r0, r0, r5
   28bb0:	ldr	r5, [sp, #32]
   28bb4:	orrs	r0, r0, r5
   28bb8:	mov	r0, #0
   28bbc:	movweq	r0, #17
   28bc0:	cmp	r0, #0
   28bc4:	bne	2911c <ftello64@plt+0x17890>
   28bc8:	mov	r7, r2
   28bcc:	ldr	ip, [sp, #28]
   28bd0:	ldr	r2, [sp, #24]
   28bd4:	str	r1, [sp, #140]	; 0x8c
   28bd8:	str	r9, [sp, #144]	; 0x90
   28bdc:	ldr	r5, [sp, #148]	; 0x94
   28be0:	ldr	r3, [sp, #156]	; 0x9c
   28be4:	ldr	r9, [sp, #144]	; 0x90
   28be8:	add	r5, r5, #32
   28bec:	add	r4, r4, #1
   28bf0:	add	r6, r6, #12
   28bf4:	str	r5, [sp, #148]	; 0x94
   28bf8:	add	r5, sp, #160	; 0xa0
   28bfc:	cmp	r4, r3
   28c00:	blt	28870 <ftello64@plt+0x16fe4>
   28c04:	ldr	r5, [sp, #156]	; 0x9c
   28c08:	ldr	r0, [sp, #140]	; 0x8c
   28c0c:	str	sl, [fp, #-1076]	; 0xfffffbcc
   28c10:	str	r7, [fp, #-1080]	; 0xfffffbc8
   28c14:	str	r9, [fp, #-1072]	; 0xfffffbd0
   28c18:	str	lr, [fp, #-1068]	; 0xfffffbd4
   28c1c:	str	r0, [fp, #-1064]	; 0xfffffbd8
   28c20:	ldr	sl, [sp, #16]
   28c24:	cmp	r4, r5
   28c28:	beq	29070 <ftello64@plt+0x177e4>
   28c2c:	b	290f4 <ftello64@plt+0x17868>
   28c30:	mov	r4, #0
   28c34:	cmp	r4, r5
   28c38:	beq	29070 <ftello64@plt+0x177e4>
   28c3c:	b	290f4 <ftello64@plt+0x17868>
   28c40:	ldr	r0, [fp, #-1052]	; 0xfffffbe4
   28c44:	ldr	r9, [fp, #-1080]	; 0xfffffbc8
   28c48:	ldr	ip, [fp, #-1072]	; 0xfffffbd0
   28c4c:	ldr	sl, [fp, #-1076]	; 0xfffffbcc
   28c50:	ldr	r2, [fp, #-1068]	; 0xfffffbd4
   28c54:	ldr	r8, [fp, #-1064]	; 0xfffffbd8
   28c58:	sub	lr, fp, #6144	; 0x1800
   28c5c:	mov	r4, #0
   28c60:	str	r0, [sp, #144]	; 0x90
   28c64:	ldr	r0, [fp, #-1056]	; 0xfffffbe0
   28c68:	mov	r3, ip
   28c6c:	mov	r7, r9
   28c70:	str	r2, [sp, #80]	; 0x50
   28c74:	str	sl, [sp, #76]	; 0x4c
   28c78:	str	r0, [sp, #140]	; 0x8c
   28c7c:	ldr	r0, [fp, #-1060]	; 0xfffffbdc
   28c80:	str	r0, [sp, #84]	; 0x54
   28c84:	sub	r0, lr, #104	; 0x68
   28c88:	str	r0, [sp, #148]	; 0x94
   28c8c:	mov	r0, r6
   28c90:	add	r1, sp, #160	; 0xa0
   28c94:	str	r9, [sp, #136]	; 0x88
   28c98:	str	r7, [sp, #120]	; 0x78
   28c9c:	str	r3, [sp, #92]	; 0x5c
   28ca0:	str	r8, [sp, #96]	; 0x60
   28ca4:	str	ip, [sp, #124]	; 0x7c
   28ca8:	str	sl, [sp, #128]	; 0x80
   28cac:	str	r2, [sp, #132]	; 0x84
   28cb0:	str	r5, [sp, #156]	; 0x9c
   28cb4:	str	r4, [sp, #152]	; 0x98
   28cb8:	add	r9, r1, r4, lsl #5
   28cbc:	ldmib	r9, {sl, ip}
   28cc0:	ldr	lr, [r0, #-28]	; 0xffffffe4
   28cc4:	ldr	r5, [r0]
   28cc8:	str	r0, [sp, #116]	; 0x74
   28ccc:	ldr	r4, [r9, #12]
   28cd0:	ldr	r6, [r9, #16]
   28cd4:	and	r0, lr, r7
   28cd8:	ldr	r7, [sp, #76]	; 0x4c
   28cdc:	and	r1, ip, r3
   28ce0:	str	r4, [sp, #108]	; 0x6c
   28ce4:	str	r6, [sp, #104]	; 0x68
   28ce8:	str	r5, [sp, #100]	; 0x64
   28cec:	str	r0, [sp, #68]	; 0x44
   28cf0:	str	r1, [sp, #72]	; 0x48
   28cf4:	and	r2, sl, r7
   28cf8:	orr	r0, r2, r0
   28cfc:	str	r2, [sp, #64]	; 0x40
   28d00:	orr	r0, r0, r1
   28d04:	ldr	r1, [sp, #80]	; 0x50
   28d08:	and	r2, r4, r1
   28d0c:	ldr	r4, [sp, #140]	; 0x8c
   28d10:	str	r2, [sp, #60]	; 0x3c
   28d14:	orr	r0, r0, r2
   28d18:	and	r2, r6, r8
   28d1c:	ldr	r8, [sp, #84]	; 0x54
   28d20:	str	r2, [sp, #56]	; 0x38
   28d24:	orr	r0, r0, r2
   28d28:	ldr	r2, [r9, #20]
   28d2c:	and	r3, r2, r8
   28d30:	str	r3, [sp, #52]	; 0x34
   28d34:	orr	r0, r0, r3
   28d38:	ldr	r3, [r9, #24]
   28d3c:	and	r6, r3, r4
   28d40:	str	r6, [sp, #48]	; 0x30
   28d44:	orr	r0, r0, r6
   28d48:	ldr	r6, [sp, #144]	; 0x90
   28d4c:	and	r6, r5, r6
   28d50:	orrs	r0, r0, r6
   28d54:	beq	28f08 <ftello64@plt+0x1767c>
   28d58:	ldr	r0, [sp, #120]	; 0x78
   28d5c:	ldr	r5, [sp, #92]	; 0x5c
   28d60:	str	sl, [sp, #24]
   28d64:	str	r6, [sp, #20]
   28d68:	ldr	r6, [sp, #144]	; 0x90
   28d6c:	str	ip, [sp, #28]
   28d70:	str	r4, [sp, #140]	; 0x8c
   28d74:	bic	r0, r0, lr
   28d78:	str	r0, [sp, #136]	; 0x88
   28d7c:	bic	r0, r7, sl
   28d80:	ldr	sl, [sp, #96]	; 0x60
   28d84:	str	r0, [sp, #128]	; 0x80
   28d88:	bic	r0, r5, ip
   28d8c:	str	r0, [sp, #124]	; 0x7c
   28d90:	ldr	r0, [sp, #108]	; 0x6c
   28d94:	bic	r0, r1, r0
   28d98:	str	r0, [sp, #132]	; 0x84
   28d9c:	ldr	r0, [sp, #104]	; 0x68
   28da0:	bic	r0, sl, r0
   28da4:	str	r0, [sp, #44]	; 0x2c
   28da8:	bic	r0, r8, r2
   28dac:	bic	r2, r2, r8
   28db0:	str	r0, [sp, #40]	; 0x28
   28db4:	bic	r0, r4, r3
   28db8:	str	r0, [sp, #36]	; 0x24
   28dbc:	ldr	r0, [sp, #100]	; 0x64
   28dc0:	bic	r0, r6, r0
   28dc4:	str	r0, [sp, #32]
   28dc8:	ldr	r0, [sp, #28]
   28dcc:	bic	r0, r0, r5
   28dd0:	ldr	r5, [sp, #120]	; 0x78
   28dd4:	str	r0, [sp, #120]	; 0x78
   28dd8:	bic	ip, lr, r5
   28ddc:	ldr	r5, [sp, #24]
   28de0:	bic	r7, r5, r7
   28de4:	mov	r5, r6
   28de8:	str	r7, [sp, #92]	; 0x5c
   28dec:	orr	r7, r7, ip
   28df0:	orr	r4, r7, r0
   28df4:	ldr	r0, [sp, #108]	; 0x6c
   28df8:	bic	lr, r0, r1
   28dfc:	ldr	r0, [sp, #104]	; 0x68
   28e00:	orr	r4, r4, lr
   28e04:	bic	r6, r0, sl
   28e08:	ldr	r0, [sp, #140]	; 0x8c
   28e0c:	orr	r4, r4, r6
   28e10:	orr	r4, r4, r2
   28e14:	bic	r3, r3, r0
   28e18:	ldr	r0, [sp, #100]	; 0x64
   28e1c:	orr	r4, r4, r3
   28e20:	bic	r1, r0, r5
   28e24:	orrs	r4, r4, r1
   28e28:	beq	28f34 <ftello64@plt+0x176a8>
   28e2c:	ldr	r7, [sp, #156]	; 0x9c
   28e30:	ldr	r5, [sp, #92]	; 0x5c
   28e34:	add	r4, sp, #160	; 0xa0
   28e38:	add	r0, r4, r7, lsl #5
   28e3c:	str	ip, [r4, r7, lsl #5]
   28e40:	mov	r8, r7
   28e44:	str	r5, [r0, #4]
   28e48:	ldr	r5, [sp, #120]	; 0x78
   28e4c:	str	r5, [r0, #8]
   28e50:	str	lr, [r0, #12]
   28e54:	str	r6, [r0, #16]
   28e58:	str	r2, [r0, #20]
   28e5c:	str	r3, [r0, #24]
   28e60:	str	r1, [r0, #28]
   28e64:	ldr	r0, [sp, #116]	; 0x74
   28e68:	ldr	r1, [sp, #68]	; 0x44
   28e6c:	sub	lr, fp, #6144	; 0x1800
   28e70:	str	r1, [r0, #-28]	; 0xffffffe4
   28e74:	ldr	r1, [sp, #64]	; 0x40
   28e78:	str	r1, [r9, #4]
   28e7c:	ldr	r1, [sp, #72]	; 0x48
   28e80:	str	r1, [r9, #8]
   28e84:	ldr	r1, [sp, #60]	; 0x3c
   28e88:	str	r1, [r9, #12]
   28e8c:	ldr	r1, [sp, #56]	; 0x38
   28e90:	str	r1, [r9, #16]
   28e94:	ldr	r1, [sp, #52]	; 0x34
   28e98:	str	r1, [r9, #20]
   28e9c:	ldr	r1, [sp, #48]	; 0x30
   28ea0:	str	r1, [r9, #24]
   28ea4:	ldr	r1, [sp, #20]
   28ea8:	str	r1, [r0]
   28eac:	add	r0, r7, r7, lsl #1
   28eb0:	sub	r1, lr, #104	; 0x68
   28eb4:	add	r6, r1, r0, lsl #2
   28eb8:	ldr	r1, [sp, #148]	; 0x94
   28ebc:	mov	r4, r6
   28ec0:	ldr	r0, [r1, #4]
   28ec4:	str	r0, [r4, #4]!
   28ec8:	ldr	r5, [r1, #4]
   28ecc:	cmp	r5, #1
   28ed0:	blt	28f44 <ftello64@plt+0x176b8>
   28ed4:	str	r0, [r6]
   28ed8:	lsl	r0, r0, #2
   28edc:	bl	2e98c <ftello64@plt+0x1d100>
   28ee0:	ldr	r7, [sp, #40]	; 0x28
   28ee4:	cmp	r0, #0
   28ee8:	str	r0, [r6, #8]
   28eec:	beq	295fc <ftello64@plt+0x17d70>
   28ef0:	ldr	r1, [sp, #148]	; 0x94
   28ef4:	lsl	r2, r5, #2
   28ef8:	ldr	r1, [r1, #8]
   28efc:	bl	11580 <memcpy@plt>
   28f00:	mov	r5, r8
   28f04:	b	28f5c <ftello64@plt+0x176d0>
   28f08:	ldr	r6, [sp, #120]	; 0x78
   28f0c:	ldr	r1, [sp, #92]	; 0x5c
   28f10:	ldr	r0, [sp, #144]	; 0x90
   28f14:	ldr	r5, [sp, #156]	; 0x9c
   28f18:	ldr	r4, [sp, #152]	; 0x98
   28f1c:	ldr	r9, [sp, #136]	; 0x88
   28f20:	ldr	r2, [sp, #132]	; 0x84
   28f24:	ldr	sl, [sp, #128]	; 0x80
   28f28:	ldr	ip, [sp, #124]	; 0x7c
   28f2c:	ldr	r8, [sp, #96]	; 0x60
   28f30:	b	28fec <ftello64@plt+0x17760>
   28f34:	ldr	r5, [sp, #156]	; 0x9c
   28f38:	ldr	r4, [sp, #152]	; 0x98
   28f3c:	ldr	r7, [sp, #40]	; 0x28
   28f40:	b	28f64 <ftello64@plt+0x176d8>
   28f44:	ldr	r7, [sp, #40]	; 0x28
   28f48:	mov	r0, #0
   28f4c:	mov	r5, r8
   28f50:	str	r0, [r6]
   28f54:	str	r0, [r6, #4]
   28f58:	str	r0, [r6, #8]
   28f5c:	ldr	r4, [sp, #152]	; 0x98
   28f60:	add	r5, r5, #1
   28f64:	ldr	r0, [sp, #88]	; 0x58
   28f68:	ldr	r1, [sp, #112]	; 0x70
   28f6c:	ldr	r0, [r0, #12]
   28f70:	ldr	r1, [r0, r1, lsl #2]
   28f74:	ldr	r0, [sp, #148]	; 0x94
   28f78:	bl	23b34 <ftello64@plt+0x122a8>
   28f7c:	cmp	r0, #0
   28f80:	beq	29540 <ftello64@plt+0x17cb4>
   28f84:	ldr	r9, [sp, #136]	; 0x88
   28f88:	ldr	sl, [sp, #128]	; 0x80
   28f8c:	ldr	ip, [sp, #124]	; 0x7c
   28f90:	ldr	r2, [sp, #132]	; 0x84
   28f94:	ldr	r6, [sp, #44]	; 0x2c
   28f98:	ldr	r1, [sp, #36]	; 0x24
   28f9c:	ldr	lr, [sp, #32]
   28fa0:	orr	r0, sl, r9
   28fa4:	orr	r0, r0, ip
   28fa8:	orr	r0, r0, r2
   28fac:	orr	r0, r0, r6
   28fb0:	orr	r0, r0, r7
   28fb4:	orr	r0, r0, r1
   28fb8:	orrs	r0, r0, lr
   28fbc:	mov	r0, #0
   28fc0:	movweq	r0, #17
   28fc4:	cmp	r0, #0
   28fc8:	bne	2901c <ftello64@plt+0x17790>
   28fcc:	str	r1, [sp, #140]	; 0x8c
   28fd0:	mov	r8, r6
   28fd4:	mov	r0, lr
   28fd8:	mov	r1, ip
   28fdc:	mov	r6, r9
   28fe0:	str	r7, [sp, #84]	; 0x54
   28fe4:	str	r2, [sp, #80]	; 0x50
   28fe8:	str	sl, [sp, #76]	; 0x4c
   28fec:	ldr	r7, [sp, #148]	; 0x94
   28ff0:	str	r0, [sp, #144]	; 0x90
   28ff4:	ldr	r0, [sp, #116]	; 0x74
   28ff8:	add	r4, r4, #1
   28ffc:	mov	r3, r1
   29000:	cmp	r4, r5
   29004:	add	r7, r7, #12
   29008:	add	r0, r0, #32
   2900c:	str	r7, [sp, #148]	; 0x94
   29010:	mov	r7, r6
   29014:	blt	28c90 <ftello64@plt+0x17404>
   29018:	b	29038 <ftello64@plt+0x177ac>
   2901c:	cmp	r0, #17
   29020:	bne	29130 <ftello64@plt+0x178a4>
   29024:	mov	r8, r6
   29028:	mov	r0, r7
   2902c:	str	lr, [sp, #144]	; 0x90
   29030:	str	r1, [sp, #140]	; 0x8c
   29034:	str	r7, [sp, #84]	; 0x54
   29038:	ldr	r0, [sp, #84]	; 0x54
   2903c:	str	ip, [fp, #-1072]	; 0xfffffbd0
   29040:	str	sl, [fp, #-1076]	; 0xfffffbcc
   29044:	str	r2, [fp, #-1068]	; 0xfffffbd4
   29048:	str	r8, [fp, #-1064]	; 0xfffffbd8
   2904c:	str	r0, [fp, #-1060]	; 0xfffffbdc
   29050:	ldr	r0, [sp, #140]	; 0x8c
   29054:	str	r0, [fp, #-1056]	; 0xfffffbe0
   29058:	ldr	r0, [sp, #144]	; 0x90
   2905c:	str	r0, [fp, #-1052]	; 0xfffffbe4
   29060:	str	r9, [fp, #-1080]	; 0xfffffbc8
   29064:	ldr	sl, [sp, #16]
   29068:	cmp	r4, r5
   2906c:	bne	290f4 <ftello64@plt+0x17868>
   29070:	sub	lr, fp, #1024	; 0x400
   29074:	ldr	r1, [sp, #112]	; 0x70
   29078:	sub	r7, lr, #56	; 0x38
   2907c:	sub	lr, fp, #6144	; 0x1800
   29080:	mov	r0, r7
   29084:	mov	r9, r7
   29088:	sub	r2, lr, #104	; 0x68
   2908c:	vld1.32	{d16-d17}, [r0]!
   29090:	vld1.64	{d18-d19}, [r0]
   29094:	add	r0, sp, #160	; 0xa0
   29098:	add	r0, r0, r4, lsl #5
   2909c:	vst1.32	{d16-d17}, [r0]!
   290a0:	vst1.32	{d18-d19}, [r0]
   290a4:	ldr	r0, [sp, #88]	; 0x58
   290a8:	ldr	r0, [r0, #12]
   290ac:	ldr	r7, [r0, r1, lsl #2]
   290b0:	add	r0, r4, r4, lsl #1
   290b4:	mov	r1, #1
   290b8:	add	r5, r2, r0, lsl #2
   290bc:	str	r1, [r2, r0, lsl #2]
   290c0:	mov	r0, #4
   290c4:	mov	r6, r5
   290c8:	str	r1, [r6, #4]!
   290cc:	bl	2e98c <ftello64@plt+0x1d100>
   290d0:	cmp	r0, #0
   290d4:	str	r0, [r5, #8]
   290d8:	beq	29b88 <ftello64@plt+0x182fc>
   290dc:	ldr	sl, [sp, #16]
   290e0:	str	r7, [r0]
   290e4:	mov	r0, r9
   290e8:	add	r5, r4, #1
   290ec:	vst1.64	{d8-d9}, [r0]!
   290f0:	vst1.64	{d8-d9}, [r0]
   290f4:	ldr	r0, [sp, #88]	; 0x58
   290f8:	ldr	r1, [sp, #112]	; 0x70
   290fc:	ldr	r0, [r0, #8]
   29100:	mov	r2, r1
   29104:	add	r2, r1, #1
   29108:	mov	r1, r2
   2910c:	str	r2, [sp, #112]	; 0x70
   29110:	cmp	r2, r0
   29114:	blt	2839c <ftello64@plt+0x16b10>
   29118:	b	29188 <ftello64@plt+0x178fc>
   2911c:	cmp	r0, #17
   29120:	bne	29160 <ftello64@plt+0x178d4>
   29124:	mov	r7, r2
   29128:	str	r1, [sp, #140]	; 0x8c
   2912c:	b	28c04 <ftello64@plt+0x17378>
   29130:	str	ip, [fp, #-1072]	; 0xfffffbd0
   29134:	str	sl, [fp, #-1076]	; 0xfffffbcc
   29138:	str	r2, [fp, #-1068]	; 0xfffffbd4
   2913c:	str	r6, [fp, #-1064]	; 0xfffffbd8
   29140:	str	r7, [fp, #-1060]	; 0xfffffbdc
   29144:	str	r1, [fp, #-1056]	; 0xfffffbe0
   29148:	str	lr, [fp, #-1052]	; 0xfffffbe4
   2914c:	str	r9, [fp, #-1080]	; 0xfffffbc8
   29150:	ldr	sl, [sp, #16]
   29154:	cmp	r0, #0
   29158:	beq	290f4 <ftello64@plt+0x17868>
   2915c:	b	29184 <ftello64@plt+0x178f8>
   29160:	ldr	r5, [sp, #156]	; 0x9c
   29164:	str	sl, [fp, #-1076]	; 0xfffffbcc
   29168:	str	r2, [fp, #-1080]	; 0xfffffbc8
   2916c:	str	r9, [fp, #-1072]	; 0xfffffbd0
   29170:	str	lr, [fp, #-1068]	; 0xfffffbd4
   29174:	str	r1, [fp, #-1064]	; 0xfffffbd8
   29178:	ldr	sl, [sp, #16]
   2917c:	cmp	r0, #0
   29180:	beq	290f4 <ftello64@plt+0x17868>
   29184:	b	29190 <ftello64@plt+0x17904>
   29188:	cmp	r5, #0
   2918c:	ble	29b40 <ftello64@plt+0x182b4>
   29190:	mov	r0, #0
   29194:	str	r0, [fp, #-3136]	; 0xfffff3c0
   29198:	add	r0, r5, #1
   2919c:	str	r0, [fp, #-3140]	; 0xfffff3bc
   291a0:	lsl	r0, r0, #2
   291a4:	bl	2e98c <ftello64@plt+0x1d100>
   291a8:	cmp	r0, #0
   291ac:	str	r0, [fp, #-3132]	; 0xfffff3c4
   291b0:	mov	r0, #0
   291b4:	movweq	r0, #12
   291b8:	str	r0, [fp, #-56]	; 0xffffffc8
   291bc:	beq	29ba4 <ftello64@plt+0x18318>
   291c0:	sub	lr, fp, #3072	; 0xc00
   291c4:	vmov.i32	q8, #0	; 0x00000000
   291c8:	mov	r1, #0
   291cc:	mov	r9, #0
   291d0:	mov	r6, #0
   291d4:	mov	r2, #0
   291d8:	mov	r7, #0
   291dc:	mov	r3, #0
   291e0:	mov	r8, #0
   291e4:	add	r4, sp, #160	; 0xa0
   291e8:	str	r5, [sp, #156]	; 0x9c
   291ec:	sub	r0, lr, #104	; 0x68
   291f0:	vst1.64	{d16-d17}, [r0]!
   291f4:	vst1.64	{d16-d17}, [r0]
   291f8:	mov	r0, #0
   291fc:	str	r0, [sp, #152]	; 0x98
   29200:	mov	r0, #0
   29204:	str	r0, [sp, #144]	; 0x90
   29208:	mov	r0, #0
   2920c:	str	r0, [sp, #148]	; 0x94
   29210:	mov	r0, #0
   29214:	str	r0, [sp, #124]	; 0x7c
   29218:	mov	r0, #0
   2921c:	sub	lr, fp, #6144	; 0x1800
   29220:	str	r2, [sp, #140]	; 0x8c
   29224:	str	r7, [sp, #136]	; 0x88
   29228:	str	r3, [sp, #132]	; 0x84
   2922c:	str	r0, [fp, #-3136]	; 0xfffff3c0
   29230:	add	r0, r8, r8, lsl #1
   29234:	sub	r2, lr, #104	; 0x68
   29238:	add	r2, r2, r0, lsl #2
   2923c:	mov	r7, r2
   29240:	ldr	r0, [r7, #4]!
   29244:	cmp	r0, #1
   29248:	blt	292ac <ftello64@plt+0x17a20>
   2924c:	str	r9, [sp, #128]	; 0x80
   29250:	add	r9, r2, #8
   29254:	mov	r5, #0
   29258:	ldr	r2, [r9]
   2925c:	ldr	r3, [sl, #12]
   29260:	ldr	r2, [r2, r5, lsl #2]
   29264:	ldr	r2, [r3, r2, lsl #2]
   29268:	cmn	r2, #1
   2926c:	beq	29298 <ftello64@plt+0x17a0c>
   29270:	ldr	r0, [sl, #24]
   29274:	add	r1, r2, r2, lsl #1
   29278:	sub	lr, fp, #3072	; 0xc00
   2927c:	add	r1, r0, r1, lsl #2
   29280:	sub	r0, lr, #68	; 0x44
   29284:	bl	2398c <ftello64@plt+0x12100>
   29288:	cmp	r0, #0
   2928c:	bne	294a8 <ftello64@plt+0x17c1c>
   29290:	ldr	r0, [r7]
   29294:	mov	r1, #0
   29298:	add	r5, r5, #1
   2929c:	cmp	r5, r0
   292a0:	blt	29258 <ftello64@plt+0x179cc>
   292a4:	ldr	r9, [sp, #128]	; 0x80
   292a8:	str	r1, [fp, #-56]	; 0xffffffc8
   292ac:	sub	lr, fp, #3072	; 0xc00
   292b0:	sub	r0, fp, #56	; 0x38
   292b4:	mov	r1, sl
   292b8:	mov	r3, #0
   292bc:	sub	r2, lr, #68	; 0x44
   292c0:	bl	23c7c <ftello64@plt+0x123f0>
   292c4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   292c8:	mov	r7, r0
   292cc:	sub	lr, fp, #1024	; 0x400
   292d0:	sub	r0, lr, #56	; 0x38
   292d4:	cmp	r7, #0
   292d8:	str	r7, [r0, r8, lsl #2]
   292dc:	bne	292e8 <ftello64@plt+0x17a5c>
   292e0:	cmp	r1, #0
   292e4:	bne	29588 <ftello64@plt+0x17cfc>
   292e8:	ldrsb	r0, [r7, #52]	; 0x34
   292ec:	cmn	r0, #1
   292f0:	ble	29310 <ftello64@plt+0x17a84>
   292f4:	sub	lr, fp, #3072	; 0xc00
   292f8:	sub	r0, lr, #56	; 0x38
   292fc:	sub	lr, fp, #2048	; 0x800
   29300:	str	r7, [r0, r8, lsl #2]
   29304:	sub	r0, lr, #56	; 0x38
   29308:	str	r7, [r0, r8, lsl #2]
   2930c:	b	293a4 <ftello64@plt+0x17b18>
   29310:	sub	lr, fp, #3072	; 0xc00
   29314:	sub	r0, fp, #56	; 0x38
   29318:	mov	r1, sl
   2931c:	mov	r3, #1
   29320:	sub	r2, lr, #68	; 0x44
   29324:	bl	23c7c <ftello64@plt+0x123f0>
   29328:	sub	lr, fp, #2048	; 0x800
   2932c:	cmp	r0, #0
   29330:	sub	r1, lr, #56	; 0x38
   29334:	str	r0, [r1, r8, lsl #2]
   29338:	bne	29348 <ftello64@plt+0x17abc>
   2933c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   29340:	cmp	r1, #0
   29344:	bne	29588 <ftello64@plt+0x17cfc>
   29348:	cmp	r7, r0
   2934c:	beq	2936c <ftello64@plt+0x17ae0>
   29350:	ldr	r0, [sl, #92]	; 0x5c
   29354:	ldr	r1, [sp, #124]	; 0x7c
   29358:	cmp	r0, #1
   2935c:	mov	r0, #0
   29360:	movwgt	r0, #1
   29364:	orr	r1, r1, r0
   29368:	str	r1, [sp, #124]	; 0x7c
   2936c:	sub	lr, fp, #3072	; 0xc00
   29370:	sub	r0, fp, #56	; 0x38
   29374:	mov	r1, sl
   29378:	mov	r3, #2
   2937c:	sub	r2, lr, #68	; 0x44
   29380:	bl	23c7c <ftello64@plt+0x123f0>
   29384:	sub	lr, fp, #3072	; 0xc00
   29388:	cmp	r0, #0
   2938c:	sub	r1, lr, #56	; 0x38
   29390:	str	r0, [r1, r8, lsl #2]
   29394:	ldr	r1, [fp, #-56]	; 0xffffffc8
   29398:	bne	293a4 <ftello64@plt+0x17b18>
   2939c:	cmp	r1, #0
   293a0:	bne	29588 <ftello64@plt+0x17cfc>
   293a4:	ldr	r0, [r4, r8, lsl #5]
   293a8:	ldr	r2, [sp, #148]	; 0x94
   293ac:	ldr	sl, [sp, #16]
   293b0:	orr	r2, r2, r0
   293b4:	add	r0, r4, r8, lsl #5
   293b8:	add	r8, r8, #1
   293bc:	str	r2, [sp, #148]	; 0x94
   293c0:	ldr	r2, [r0, #24]
   293c4:	ldr	ip, [r0, #4]
   293c8:	ldr	r3, [r0, #8]
   293cc:	ldr	r7, [r0, #12]
   293d0:	ldr	r5, [r0, #16]
   293d4:	ldr	r4, [r0, #20]
   293d8:	ldr	r0, [r0, #28]
   293dc:	orr	r9, r9, r0
   293e0:	ldr	r0, [sp, #152]	; 0x98
   293e4:	orr	r6, r6, r2
   293e8:	ldr	r2, [sp, #140]	; 0x8c
   293ec:	orr	r0, r0, r5
   293f0:	orr	r2, r2, r4
   293f4:	add	r4, sp, #160	; 0xa0
   293f8:	str	r0, [sp, #152]	; 0x98
   293fc:	ldr	r0, [sp, #136]	; 0x88
   29400:	orr	r0, r0, r7
   29404:	mov	r7, r0
   29408:	ldr	r0, [sp, #132]	; 0x84
   2940c:	orr	r0, r0, r3
   29410:	mov	r3, r0
   29414:	ldr	r0, [sp, #144]	; 0x90
   29418:	orr	r0, r0, ip
   2941c:	str	r0, [sp, #144]	; 0x90
   29420:	ldr	r0, [sp, #156]	; 0x9c
   29424:	cmp	r8, r0
   29428:	blt	29218 <ftello64@plt+0x1798c>
   2942c:	ldr	r0, [sp, #144]	; 0x90
   29430:	ldr	r8, [sp, #124]	; 0x7c
   29434:	str	r0, [fp, #-3172]	; 0xfffff39c
   29438:	ldr	r0, [sp, #148]	; 0x94
   2943c:	tst	r8, #1
   29440:	str	r0, [fp, #-3176]	; 0xfffff398
   29444:	ldr	r0, [sp, #152]	; 0x98
   29448:	str	r3, [fp, #-3168]	; 0xfffff3a0
   2944c:	str	r7, [fp, #-3164]	; 0xfffff3a4
   29450:	str	r0, [fp, #-3160]	; 0xfffff3a8
   29454:	mov	r0, #4
   29458:	str	r2, [fp, #-3156]	; 0xfffff3ac
   2945c:	str	r6, [fp, #-3152]	; 0xfffff3b0
   29460:	str	r9, [fp, #-3148]	; 0xfffff3b4
   29464:	bne	29bb0 <ftello64@plt+0x18324>
   29468:	mov	r1, #256	; 0x100
   2946c:	bl	2e938 <ftello64@plt+0x1d0ac>
   29470:	ldr	r1, [sp, #88]	; 0x58
   29474:	ldr	r5, [sp, #156]	; 0x9c
   29478:	cmp	r0, #0
   2947c:	str	r0, [r1, #44]	; 0x2c
   29480:	beq	294ec <ftello64@plt+0x17c60>
   29484:	ldr	ip, [fp, #-3176]	; 0xfffff398
   29488:	mov	r9, r5
   2948c:	cmp	ip, #0
   29490:	beq	296a4 <ftello64@plt+0x17e18>
   29494:	mov	r2, #0
   29498:	mov	r3, #1
   2949c:	mov	r1, ip
   294a0:	mov	r7, #0
   294a4:	b	29684 <ftello64@plt+0x17df8>
   294a8:	ldr	r1, [sp, #144]	; 0x90
   294ac:	str	r0, [fp, #-56]	; 0xffffffc8
   294b0:	str	r1, [fp, #-3172]	; 0xfffff39c
   294b4:	ldr	r1, [sp, #148]	; 0x94
   294b8:	str	r1, [fp, #-3176]	; 0xfffff398
   294bc:	ldr	r1, [sp, #132]	; 0x84
   294c0:	str	r1, [fp, #-3168]	; 0xfffff3a0
   294c4:	ldr	r1, [sp, #136]	; 0x88
   294c8:	str	r1, [fp, #-3164]	; 0xfffff3a4
   294cc:	ldr	r1, [sp, #152]	; 0x98
   294d0:	str	r1, [fp, #-3160]	; 0xfffff3a8
   294d4:	ldr	r1, [sp, #140]	; 0x8c
   294d8:	str	r1, [fp, #-3156]	; 0xfffff3ac
   294dc:	ldr	r1, [sp, #128]	; 0x80
   294e0:	str	r6, [fp, #-3152]	; 0xfffff3b0
   294e4:	str	r1, [fp, #-3148]	; 0xfffff3b4
   294e8:	ldr	r5, [sp, #156]	; 0x9c
   294ec:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   294f0:	bl	15bb8 <ftello64@plt+0x432c>
   294f4:	cmp	r5, #1
   294f8:	blt	2952c <ftello64@plt+0x17ca0>
   294fc:	sub	lr, fp, #6144	; 0x1800
   29500:	sub	r0, lr, #104	; 0x68
   29504:	add	r4, r0, #8
   29508:	ldr	r0, [r4], #12
   2950c:	bl	15bb8 <ftello64@plt+0x432c>
   29510:	subs	r5, r5, #1
   29514:	bne	29508 <ftello64@plt+0x17c7c>
   29518:	mov	r0, #0
   2951c:	sub	sp, fp, #48	; 0x30
   29520:	vpop	{d8-d9}
   29524:	add	sp, sp, #4
   29528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2952c:	mov	r0, #0
   29530:	sub	sp, fp, #48	; 0x30
   29534:	vpop	{d8-d9}
   29538:	add	sp, sp, #4
   2953c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29540:	ldr	r0, [sp, #124]	; 0x7c
   29544:	str	r0, [fp, #-1072]	; 0xfffffbd0
   29548:	ldr	r0, [sp, #128]	; 0x80
   2954c:	str	r0, [fp, #-1076]	; 0xfffffbcc
   29550:	ldr	r0, [sp, #132]	; 0x84
   29554:	str	r0, [fp, #-1068]	; 0xfffffbd4
   29558:	ldr	r0, [sp, #44]	; 0x2c
   2955c:	str	r0, [fp, #-1064]	; 0xfffffbd8
   29560:	ldr	r0, [sp, #36]	; 0x24
   29564:	str	r7, [fp, #-1060]	; 0xfffffbdc
   29568:	str	r0, [fp, #-1056]	; 0xfffffbe0
   2956c:	ldr	r0, [sp, #32]
   29570:	str	r0, [fp, #-1052]	; 0xfffffbe4
   29574:	ldr	r0, [sp, #136]	; 0x88
   29578:	str	r0, [fp, #-1080]	; 0xfffffbc8
   2957c:	cmp	r5, #1
   29580:	bge	29b20 <ftello64@plt+0x18294>
   29584:	b	29b3c <ftello64@plt+0x182b0>
   29588:	ldr	r0, [sp, #144]	; 0x90
   2958c:	str	r0, [fp, #-3172]	; 0xfffff39c
   29590:	ldr	r0, [sp, #148]	; 0x94
   29594:	str	r0, [fp, #-3176]	; 0xfffff398
   29598:	ldr	r0, [sp, #132]	; 0x84
   2959c:	str	r0, [fp, #-3168]	; 0xfffff3a0
   295a0:	ldr	r0, [sp, #136]	; 0x88
   295a4:	str	r0, [fp, #-3164]	; 0xfffff3a4
   295a8:	ldr	r0, [sp, #152]	; 0x98
   295ac:	str	r0, [fp, #-3160]	; 0xfffff3a8
   295b0:	ldr	r0, [sp, #140]	; 0x8c
   295b4:	str	r0, [fp, #-3156]	; 0xfffff3ac
   295b8:	str	r6, [fp, #-3152]	; 0xfffff3b0
   295bc:	str	r9, [fp, #-3148]	; 0xfffff3b4
   295c0:	b	294e8 <ftello64@plt+0x17c5c>
   295c4:	ldr	r0, [sp, #48]	; 0x30
   295c8:	ldr	r5, [sp, #156]	; 0x9c
   295cc:	str	r0, [fp, #-1076]	; 0xfffffbcc
   295d0:	ldr	r0, [sp, #64]	; 0x40
   295d4:	str	r0, [fp, #-1080]	; 0xfffffbc8
   295d8:	ldr	r0, [sp, #60]	; 0x3c
   295dc:	str	r0, [fp, #-1072]	; 0xfffffbd0
   295e0:	ldr	r0, [sp, #56]	; 0x38
   295e4:	str	r0, [fp, #-1068]	; 0xfffffbd4
   295e8:	ldr	r0, [sp, #52]	; 0x34
   295ec:	str	r0, [fp, #-1064]	; 0xfffffbd8
   295f0:	cmp	r5, #1
   295f4:	bge	29b20 <ftello64@plt+0x18294>
   295f8:	b	29b3c <ftello64@plt+0x182b0>
   295fc:	ldr	r0, [sp, #124]	; 0x7c
   29600:	mov	r5, r8
   29604:	str	r0, [fp, #-1072]	; 0xfffffbd0
   29608:	ldr	r0, [sp, #128]	; 0x80
   2960c:	str	r0, [fp, #-1076]	; 0xfffffbcc
   29610:	ldr	r0, [sp, #132]	; 0x84
   29614:	str	r0, [fp, #-1068]	; 0xfffffbd4
   29618:	ldr	r0, [sp, #44]	; 0x2c
   2961c:	str	r0, [fp, #-1064]	; 0xfffffbd8
   29620:	ldr	r0, [sp, #36]	; 0x24
   29624:	str	r7, [fp, #-1060]	; 0xfffffbdc
   29628:	str	r0, [fp, #-1056]	; 0xfffffbe0
   2962c:	ldr	r0, [sp, #32]
   29630:	str	r0, [fp, #-1052]	; 0xfffffbe4
   29634:	ldr	r0, [sp, #136]	; 0x88
   29638:	str	r0, [fp, #-1080]	; 0xfffffbc8
   2963c:	b	29b00 <ftello64@plt+0x18274>
   29640:	mov	lr, #0
   29644:	ldr	r5, [r4, lr, lsl #3]
   29648:	add	lr, lr, #4
   2964c:	tst	r5, r3
   29650:	beq	29644 <ftello64@plt+0x17db8>
   29654:	ldr	r5, [sp]
   29658:	sub	r6, fp, #1024	; 0x400
   2965c:	sub	r6, r6, #56	; 0x38
   29660:	ldr	r5, [r5]
   29664:	tst	r5, r3
   29668:	sub	r5, fp, #2048	; 0x800
   2966c:	sub	r5, r5, #56	; 0x38
   29670:	moveq	r5, r6
   29674:	add	r6, r5, lr
   29678:	ldr	r6, [r6, #-4]
   2967c:	str	r6, [r0, r7, lsl #2]
   29680:	b	2968c <ftello64@plt+0x17e00>
   29684:	tst	r1, #1
   29688:	bne	29640 <ftello64@plt+0x17db4>
   2968c:	lsr	r6, r1, #1
   29690:	cmp	r2, r1, lsr #1
   29694:	add	r7, r7, #1
   29698:	lsl	r3, r3, #1
   2969c:	mov	r1, r6
   296a0:	bne	29684 <ftello64@plt+0x17df8>
   296a4:	ldr	r2, [fp, #-3172]	; 0xfffff39c
   296a8:	cmp	r2, #0
   296ac:	beq	2972c <ftello64@plt+0x17ea0>
   296b0:	add	lr, r4, #4
   296b4:	mov	r7, #32
   296b8:	mov	r6, #1
   296bc:	mov	r5, #0
   296c0:	b	2970c <ftello64@plt+0x17e80>
   296c4:	mov	r1, #0
   296c8:	ldr	r4, [lr, r1, lsl #3]
   296cc:	add	r1, r1, #4
   296d0:	tst	r4, r6
   296d4:	beq	296c8 <ftello64@plt+0x17e3c>
   296d8:	ldr	r3, [sp, #16]
   296dc:	ldr	r4, [r3, #100]	; 0x64
   296e0:	sub	r3, fp, #2048	; 0x800
   296e4:	tst	r4, r6
   296e8:	sub	r4, r3, #56	; 0x38
   296ec:	sub	r3, fp, #1024	; 0x400
   296f0:	sub	r3, r3, #56	; 0x38
   296f4:	moveq	r4, r3
   296f8:	add	r1, r4, r1
   296fc:	add	r4, sp, #160	; 0xa0
   29700:	ldr	r1, [r1, #-4]
   29704:	str	r1, [r0, r7, lsl #2]
   29708:	b	29714 <ftello64@plt+0x17e88>
   2970c:	tst	r2, #1
   29710:	bne	296c4 <ftello64@plt+0x17e38>
   29714:	lsr	r1, r2, #1
   29718:	cmp	r5, r2, lsr #1
   2971c:	add	r7, r7, #1
   29720:	lsl	r6, r6, #1
   29724:	mov	r2, r1
   29728:	bne	2970c <ftello64@plt+0x17e80>
   2972c:	ldr	r2, [fp, #-3168]	; 0xfffff3a0
   29730:	cmp	r2, #0
   29734:	beq	297b4 <ftello64@plt+0x17f28>
   29738:	add	lr, r4, #8
   2973c:	mov	r7, #64	; 0x40
   29740:	mov	r6, #1
   29744:	mov	r5, #0
   29748:	b	29794 <ftello64@plt+0x17f08>
   2974c:	mov	r1, #0
   29750:	ldr	r4, [lr, r1, lsl #3]
   29754:	add	r1, r1, #4
   29758:	tst	r4, r6
   2975c:	beq	29750 <ftello64@plt+0x17ec4>
   29760:	ldr	r3, [sp, #16]
   29764:	ldr	r4, [r3, #104]	; 0x68
   29768:	sub	r3, fp, #2048	; 0x800
   2976c:	tst	r4, r6
   29770:	sub	r4, r3, #56	; 0x38
   29774:	sub	r3, fp, #1024	; 0x400
   29778:	sub	r3, r3, #56	; 0x38
   2977c:	moveq	r4, r3
   29780:	add	r1, r4, r1
   29784:	add	r4, sp, #160	; 0xa0
   29788:	ldr	r1, [r1, #-4]
   2978c:	str	r1, [r0, r7, lsl #2]
   29790:	b	2979c <ftello64@plt+0x17f10>
   29794:	tst	r2, #1
   29798:	bne	2974c <ftello64@plt+0x17ec0>
   2979c:	lsr	r1, r2, #1
   297a0:	cmp	r5, r2, lsr #1
   297a4:	add	r7, r7, #1
   297a8:	lsl	r6, r6, #1
   297ac:	mov	r2, r1
   297b0:	bne	29794 <ftello64@plt+0x17f08>
   297b4:	ldr	r2, [fp, #-3164]	; 0xfffff3a4
   297b8:	cmp	r2, #0
   297bc:	beq	2983c <ftello64@plt+0x17fb0>
   297c0:	add	lr, r4, #12
   297c4:	mov	r7, #96	; 0x60
   297c8:	mov	r6, #1
   297cc:	mov	r5, #0
   297d0:	b	2981c <ftello64@plt+0x17f90>
   297d4:	mov	r1, #0
   297d8:	ldr	r4, [lr, r1, lsl #3]
   297dc:	add	r1, r1, #4
   297e0:	tst	r4, r6
   297e4:	beq	297d8 <ftello64@plt+0x17f4c>
   297e8:	ldr	r3, [sp, #16]
   297ec:	ldr	r4, [r3, #108]	; 0x6c
   297f0:	sub	r3, fp, #2048	; 0x800
   297f4:	tst	r4, r6
   297f8:	sub	r4, r3, #56	; 0x38
   297fc:	sub	r3, fp, #1024	; 0x400
   29800:	sub	r3, r3, #56	; 0x38
   29804:	moveq	r4, r3
   29808:	add	r1, r4, r1
   2980c:	add	r4, sp, #160	; 0xa0
   29810:	ldr	r1, [r1, #-4]
   29814:	str	r1, [r0, r7, lsl #2]
   29818:	b	29824 <ftello64@plt+0x17f98>
   2981c:	tst	r2, #1
   29820:	bne	297d4 <ftello64@plt+0x17f48>
   29824:	lsr	r1, r2, #1
   29828:	cmp	r5, r2, lsr #1
   2982c:	add	r7, r7, #1
   29830:	lsl	r6, r6, #1
   29834:	mov	r2, r1
   29838:	bne	2981c <ftello64@plt+0x17f90>
   2983c:	ldr	r2, [fp, #-3160]	; 0xfffff3a8
   29840:	cmp	r2, #0
   29844:	beq	298c4 <ftello64@plt+0x18038>
   29848:	add	lr, r4, #16
   2984c:	mov	r7, #128	; 0x80
   29850:	mov	r6, #1
   29854:	mov	r5, #0
   29858:	b	298a4 <ftello64@plt+0x18018>
   2985c:	mov	r1, #0
   29860:	ldr	r4, [lr, r1, lsl #3]
   29864:	add	r1, r1, #4
   29868:	tst	r4, r6
   2986c:	beq	29860 <ftello64@plt+0x17fd4>
   29870:	ldr	r3, [sp, #4]
   29874:	ldr	r4, [r3]
   29878:	sub	r3, fp, #2048	; 0x800
   2987c:	tst	r4, r6
   29880:	sub	r4, r3, #56	; 0x38
   29884:	sub	r3, fp, #1024	; 0x400
   29888:	sub	r3, r3, #56	; 0x38
   2988c:	moveq	r4, r3
   29890:	add	r1, r4, r1
   29894:	add	r4, sp, #160	; 0xa0
   29898:	ldr	r1, [r1, #-4]
   2989c:	str	r1, [r0, r7, lsl #2]
   298a0:	b	298ac <ftello64@plt+0x18020>
   298a4:	tst	r2, #1
   298a8:	bne	2985c <ftello64@plt+0x17fd0>
   298ac:	lsr	r1, r2, #1
   298b0:	cmp	r5, r2, lsr #1
   298b4:	add	r7, r7, #1
   298b8:	lsl	r6, r6, #1
   298bc:	mov	r2, r1
   298c0:	bne	298a4 <ftello64@plt+0x18018>
   298c4:	ldr	r2, [fp, #-3156]	; 0xfffff3ac
   298c8:	cmp	r2, #0
   298cc:	beq	2994c <ftello64@plt+0x180c0>
   298d0:	add	lr, r4, #20
   298d4:	mov	r7, #160	; 0xa0
   298d8:	mov	r6, #1
   298dc:	mov	r5, #0
   298e0:	b	2992c <ftello64@plt+0x180a0>
   298e4:	mov	r1, #0
   298e8:	ldr	r4, [lr, r1, lsl #3]
   298ec:	add	r1, r1, #4
   298f0:	tst	r4, r6
   298f4:	beq	298e8 <ftello64@plt+0x1805c>
   298f8:	ldr	r3, [sp, #16]
   298fc:	ldr	r4, [r3, #116]	; 0x74
   29900:	sub	r3, fp, #2048	; 0x800
   29904:	tst	r4, r6
   29908:	sub	r4, r3, #56	; 0x38
   2990c:	sub	r3, fp, #1024	; 0x400
   29910:	sub	r3, r3, #56	; 0x38
   29914:	moveq	r4, r3
   29918:	add	r1, r4, r1
   2991c:	add	r4, sp, #160	; 0xa0
   29920:	ldr	r1, [r1, #-4]
   29924:	str	r1, [r0, r7, lsl #2]
   29928:	b	29934 <ftello64@plt+0x180a8>
   2992c:	tst	r2, #1
   29930:	bne	298e4 <ftello64@plt+0x18058>
   29934:	lsr	r1, r2, #1
   29938:	cmp	r5, r2, lsr #1
   2993c:	add	r7, r7, #1
   29940:	lsl	r6, r6, #1
   29944:	mov	r2, r1
   29948:	bne	2992c <ftello64@plt+0x180a0>
   2994c:	ldr	r2, [fp, #-3152]	; 0xfffff3b0
   29950:	cmp	r2, #0
   29954:	beq	299d4 <ftello64@plt+0x18148>
   29958:	add	lr, r4, #24
   2995c:	mov	r7, #192	; 0xc0
   29960:	mov	r6, #1
   29964:	mov	r5, #0
   29968:	b	299b4 <ftello64@plt+0x18128>
   2996c:	mov	r1, #0
   29970:	ldr	r4, [lr, r1, lsl #3]
   29974:	add	r1, r1, #4
   29978:	tst	r4, r6
   2997c:	beq	29970 <ftello64@plt+0x180e4>
   29980:	ldr	r3, [sp, #16]
   29984:	ldr	r4, [r3, #120]	; 0x78
   29988:	sub	r3, fp, #2048	; 0x800
   2998c:	tst	r4, r6
   29990:	sub	r4, r3, #56	; 0x38
   29994:	sub	r3, fp, #1024	; 0x400
   29998:	sub	r3, r3, #56	; 0x38
   2999c:	moveq	r4, r3
   299a0:	add	r1, r4, r1
   299a4:	add	r4, sp, #160	; 0xa0
   299a8:	ldr	r1, [r1, #-4]
   299ac:	str	r1, [r0, r7, lsl #2]
   299b0:	b	299bc <ftello64@plt+0x18130>
   299b4:	tst	r2, #1
   299b8:	bne	2996c <ftello64@plt+0x180e0>
   299bc:	lsr	r1, r2, #1
   299c0:	cmp	r5, r2, lsr #1
   299c4:	add	r7, r7, #1
   299c8:	lsl	r6, r6, #1
   299cc:	mov	r2, r1
   299d0:	bne	299b4 <ftello64@plt+0x18128>
   299d4:	ldr	r2, [fp, #-3148]	; 0xfffff3b4
   299d8:	cmp	r2, #0
   299dc:	beq	29a58 <ftello64@plt+0x181cc>
   299e0:	mov	r3, #224	; 0xe0
   299e4:	mov	r7, #1
   299e8:	mov	r6, #0
   299ec:	b	29a38 <ftello64@plt+0x181ac>
   299f0:	ldr	r1, [sp, #12]
   299f4:	mov	lr, #0
   299f8:	ldr	r5, [r1, lr, lsl #3]
   299fc:	add	lr, lr, #4
   29a00:	tst	r5, r7
   29a04:	beq	299f8 <ftello64@plt+0x1816c>
   29a08:	ldr	r1, [sp, #16]
   29a0c:	ldr	r5, [r1, #124]	; 0x7c
   29a10:	sub	r1, fp, #2048	; 0x800
   29a14:	tst	r5, r7
   29a18:	sub	r5, r1, #56	; 0x38
   29a1c:	sub	r1, fp, #1024	; 0x400
   29a20:	sub	r1, r1, #56	; 0x38
   29a24:	moveq	r5, r1
   29a28:	add	r1, r5, lr
   29a2c:	ldr	r1, [r1, #-4]
   29a30:	str	r1, [r0, r3, lsl #2]
   29a34:	b	29a40 <ftello64@plt+0x181b4>
   29a38:	tst	r2, #1
   29a3c:	bne	299f0 <ftello64@plt+0x18164>
   29a40:	lsr	r1, r2, #1
   29a44:	cmp	r6, r2, lsr #1
   29a48:	add	r3, r3, #1
   29a4c:	lsl	r7, r7, #1
   29a50:	mov	r2, r1
   29a54:	bne	29a38 <ftello64@plt+0x181ac>
   29a58:	tst	ip, #1024	; 0x400
   29a5c:	beq	29a9c <ftello64@plt+0x18210>
   29a60:	mov	r1, #0
   29a64:	add	r2, r4, r1, lsl #5
   29a68:	ldrb	r2, [r2, #1]
   29a6c:	tst	r2, #4
   29a70:	bne	29a84 <ftello64@plt+0x181f8>
   29a74:	add	r1, r1, #1
   29a78:	cmp	r1, r9
   29a7c:	blt	29a64 <ftello64@plt+0x181d8>
   29a80:	b	29a9c <ftello64@plt+0x18210>
   29a84:	sub	lr, fp, #3072	; 0xc00
   29a88:	tst	r8, #1
   29a8c:	sub	r2, lr, #56	; 0x38
   29a90:	ldr	r1, [r2, r1, lsl #2]
   29a94:	str	r1, [r0, #40]	; 0x28
   29a98:	strne	r1, [r0, #1064]	; 0x428
   29a9c:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   29aa0:	bl	15bb8 <ftello64@plt+0x432c>
   29aa4:	sub	lr, fp, #6144	; 0x1800
   29aa8:	sub	r0, lr, #104	; 0x68
   29aac:	add	r4, r0, #8
   29ab0:	ldr	r0, [r4], #12
   29ab4:	bl	15bb8 <ftello64@plt+0x432c>
   29ab8:	subs	r9, r9, #1
   29abc:	bne	29ab0 <ftello64@plt+0x18224>
   29ac0:	mov	r0, #1
   29ac4:	sub	sp, fp, #48	; 0x30
   29ac8:	vpop	{d8-d9}
   29acc:	add	sp, sp, #4
   29ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29ad4:	ldr	r0, [sp, #48]	; 0x30
   29ad8:	ldr	r5, [sp, #156]	; 0x9c
   29adc:	str	r0, [fp, #-1076]	; 0xfffffbcc
   29ae0:	ldr	r0, [sp, #64]	; 0x40
   29ae4:	str	r0, [fp, #-1080]	; 0xfffffbc8
   29ae8:	ldr	r0, [sp, #60]	; 0x3c
   29aec:	str	r0, [fp, #-1072]	; 0xfffffbd0
   29af0:	ldr	r0, [sp, #56]	; 0x38
   29af4:	str	r0, [fp, #-1068]	; 0xfffffbd4
   29af8:	ldr	r0, [sp, #52]	; 0x34
   29afc:	str	r0, [fp, #-1064]	; 0xfffffbd8
   29b00:	sub	lr, fp, #6144	; 0x1800
   29b04:	mov	r0, #0
   29b08:	add	r1, r5, r5, lsl #1
   29b0c:	sub	r2, lr, #104	; 0x68
   29b10:	str	r0, [r4]
   29b14:	str	r0, [r2, r1, lsl #2]
   29b18:	cmp	r5, #1
   29b1c:	blt	29b3c <ftello64@plt+0x182b0>
   29b20:	sub	lr, fp, #6144	; 0x1800
   29b24:	sub	r0, lr, #104	; 0x68
   29b28:	add	r4, r0, #8
   29b2c:	ldr	r0, [r4], #12
   29b30:	bl	15bb8 <ftello64@plt+0x432c>
   29b34:	subs	r5, r5, #1
   29b38:	bne	29b2c <ftello64@plt+0x182a0>
   29b3c:	mvn	r5, #0
   29b40:	mov	r0, #0
   29b44:	cmp	r5, #0
   29b48:	beq	29b5c <ftello64@plt+0x182d0>
   29b4c:	sub	sp, fp, #48	; 0x30
   29b50:	vpop	{d8-d9}
   29b54:	add	sp, sp, #4
   29b58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29b5c:	mov	r0, #4
   29b60:	mov	r1, #256	; 0x100
   29b64:	bl	2e938 <ftello64@plt+0x1d0ac>
   29b68:	ldr	r1, [sp, #88]	; 0x58
   29b6c:	cmp	r0, #0
   29b70:	str	r0, [r1, #44]	; 0x2c
   29b74:	movwne	r0, #1
   29b78:	sub	sp, fp, #48	; 0x30
   29b7c:	vpop	{d8-d9}
   29b80:	add	sp, sp, #4
   29b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29b88:	mov	r0, #0
   29b8c:	str	r0, [r6]
   29b90:	str	r0, [r5]
   29b94:	mov	r5, r4
   29b98:	cmp	r5, #1
   29b9c:	bge	29b20 <ftello64@plt+0x18294>
   29ba0:	b	29b3c <ftello64@plt+0x182b0>
   29ba4:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   29ba8:	bl	15bb8 <ftello64@plt+0x432c>
   29bac:	b	294fc <ftello64@plt+0x17c70>
   29bb0:	mov	r1, #512	; 0x200
   29bb4:	bl	2e938 <ftello64@plt+0x1d0ac>
   29bb8:	ldr	r1, [sp, #88]	; 0x58
   29bbc:	ldr	r5, [sp, #156]	; 0x9c
   29bc0:	cmp	r0, #0
   29bc4:	str	r0, [r1, #48]	; 0x30
   29bc8:	beq	294ec <ftello64@plt+0x17c60>
   29bcc:	ldr	ip, [fp, #-3176]	; 0xfffff398
   29bd0:	mov	r9, r5
   29bd4:	cmp	ip, #0
   29bd8:	beq	29c64 <ftello64@plt+0x183d8>
   29bdc:	sub	lr, fp, #1024	; 0x400
   29be0:	mov	r7, #0
   29be4:	mov	r6, #1
   29be8:	mov	r5, #0
   29bec:	sub	r1, lr, #56	; 0x38
   29bf0:	sub	lr, fp, #2048	; 0x800
   29bf4:	sub	r4, r1, #4
   29bf8:	sub	r1, lr, #56	; 0x38
   29bfc:	sub	lr, r1, #4
   29c00:	mov	r1, ip
   29c04:	b	29c44 <ftello64@plt+0x183b8>
   29c08:	add	r3, sp, #160	; 0xa0
   29c0c:	mov	r9, r4
   29c10:	mov	r8, lr
   29c14:	ldr	r2, [r3], #32
   29c18:	add	r9, r9, #4
   29c1c:	add	r8, r8, #4
   29c20:	tst	r2, r6
   29c24:	beq	29c14 <ftello64@plt+0x18388>
   29c28:	ldr	r2, [r9]
   29c2c:	mov	r3, r0
   29c30:	str	r2, [r3, r5, lsl #2]!
   29c34:	ldr	r2, [r8]
   29c38:	ldr	r9, [sp, #156]	; 0x9c
   29c3c:	str	r2, [r3, #1024]	; 0x400
   29c40:	b	29c4c <ftello64@plt+0x183c0>
   29c44:	tst	r1, #1
   29c48:	bne	29c08 <ftello64@plt+0x1837c>
   29c4c:	lsr	r2, r1, #1
   29c50:	cmp	r7, r1, lsr #1
   29c54:	add	r5, r5, #1
   29c58:	lsl	r6, r6, #1
   29c5c:	mov	r1, r2
   29c60:	bne	29c44 <ftello64@plt+0x183b8>
   29c64:	ldr	r2, [fp, #-3172]	; 0xfffff39c
   29c68:	cmp	r2, #0
   29c6c:	beq	29cfc <ftello64@plt+0x18470>
   29c70:	add	r1, sp, #160	; 0xa0
   29c74:	sub	lr, fp, #2048	; 0x800
   29c78:	mov	r5, #32
   29c7c:	mov	r3, #0
   29c80:	add	r4, r1, #4
   29c84:	sub	r1, lr, #56	; 0x38
   29c88:	sub	lr, r1, #4
   29c8c:	sub	r1, fp, #1024	; 0x400
   29c90:	sub	r1, r1, #56	; 0x38
   29c94:	sub	r8, r1, #4
   29c98:	mov	r1, #1
   29c9c:	b	29cdc <ftello64@plt+0x18450>
   29ca0:	mov	r7, r4
   29ca4:	mov	r9, lr
   29ca8:	mov	sl, r8
   29cac:	ldr	r6, [r7], #32
   29cb0:	add	r9, r9, #4
   29cb4:	add	sl, sl, #4
   29cb8:	tst	r6, r1
   29cbc:	beq	29cac <ftello64@plt+0x18420>
   29cc0:	ldr	r6, [sl]
   29cc4:	mov	r7, r0
   29cc8:	str	r6, [r7, r5, lsl #2]!
   29ccc:	ldr	r6, [r9]
   29cd0:	ldr	r9, [sp, #156]	; 0x9c
   29cd4:	str	r6, [r7, #1024]	; 0x400
   29cd8:	b	29ce4 <ftello64@plt+0x18458>
   29cdc:	tst	r2, #1
   29ce0:	bne	29ca0 <ftello64@plt+0x18414>
   29ce4:	lsr	r6, r2, #1
   29ce8:	cmp	r3, r2, lsr #1
   29cec:	add	r5, r5, #1
   29cf0:	lsl	r1, r1, #1
   29cf4:	mov	r2, r6
   29cf8:	bne	29cdc <ftello64@plt+0x18450>
   29cfc:	ldr	r2, [fp, #-3168]	; 0xfffff3a0
   29d00:	cmp	r2, #0
   29d04:	beq	29d94 <ftello64@plt+0x18508>
   29d08:	add	r1, sp, #160	; 0xa0
   29d0c:	sub	lr, fp, #2048	; 0x800
   29d10:	mov	r5, #64	; 0x40
   29d14:	mov	r3, #0
   29d18:	add	r4, r1, #8
   29d1c:	sub	r1, lr, #56	; 0x38
   29d20:	sub	lr, r1, #4
   29d24:	sub	r1, fp, #1024	; 0x400
   29d28:	sub	r1, r1, #56	; 0x38
   29d2c:	sub	r8, r1, #4
   29d30:	mov	r1, #1
   29d34:	b	29d74 <ftello64@plt+0x184e8>
   29d38:	mov	r7, r4
   29d3c:	mov	r9, lr
   29d40:	mov	sl, r8
   29d44:	ldr	r6, [r7], #32
   29d48:	add	r9, r9, #4
   29d4c:	add	sl, sl, #4
   29d50:	tst	r6, r1
   29d54:	beq	29d44 <ftello64@plt+0x184b8>
   29d58:	ldr	r6, [sl]
   29d5c:	mov	r7, r0
   29d60:	str	r6, [r7, r5, lsl #2]!
   29d64:	ldr	r6, [r9]
   29d68:	ldr	r9, [sp, #156]	; 0x9c
   29d6c:	str	r6, [r7, #1024]	; 0x400
   29d70:	b	29d7c <ftello64@plt+0x184f0>
   29d74:	tst	r2, #1
   29d78:	bne	29d38 <ftello64@plt+0x184ac>
   29d7c:	lsr	r6, r2, #1
   29d80:	cmp	r3, r2, lsr #1
   29d84:	add	r5, r5, #1
   29d88:	lsl	r1, r1, #1
   29d8c:	mov	r2, r6
   29d90:	bne	29d74 <ftello64@plt+0x184e8>
   29d94:	ldr	r2, [fp, #-3164]	; 0xfffff3a4
   29d98:	cmp	r2, #0
   29d9c:	beq	29e2c <ftello64@plt+0x185a0>
   29da0:	add	r1, sp, #160	; 0xa0
   29da4:	sub	lr, fp, #2048	; 0x800
   29da8:	mov	r5, #96	; 0x60
   29dac:	mov	r3, #0
   29db0:	add	r4, r1, #12
   29db4:	sub	r1, lr, #56	; 0x38
   29db8:	sub	lr, r1, #4
   29dbc:	sub	r1, fp, #1024	; 0x400
   29dc0:	sub	r1, r1, #56	; 0x38
   29dc4:	sub	r8, r1, #4
   29dc8:	mov	r1, #1
   29dcc:	b	29e0c <ftello64@plt+0x18580>
   29dd0:	mov	r7, r4
   29dd4:	mov	r9, lr
   29dd8:	mov	sl, r8
   29ddc:	ldr	r6, [r7], #32
   29de0:	add	r9, r9, #4
   29de4:	add	sl, sl, #4
   29de8:	tst	r6, r1
   29dec:	beq	29ddc <ftello64@plt+0x18550>
   29df0:	ldr	r6, [sl]
   29df4:	mov	r7, r0
   29df8:	str	r6, [r7, r5, lsl #2]!
   29dfc:	ldr	r6, [r9]
   29e00:	ldr	r9, [sp, #156]	; 0x9c
   29e04:	str	r6, [r7, #1024]	; 0x400
   29e08:	b	29e14 <ftello64@plt+0x18588>
   29e0c:	tst	r2, #1
   29e10:	bne	29dd0 <ftello64@plt+0x18544>
   29e14:	lsr	r6, r2, #1
   29e18:	cmp	r3, r2, lsr #1
   29e1c:	add	r5, r5, #1
   29e20:	lsl	r1, r1, #1
   29e24:	mov	r2, r6
   29e28:	bne	29e0c <ftello64@plt+0x18580>
   29e2c:	ldr	r2, [fp, #-3160]	; 0xfffff3a8
   29e30:	cmp	r2, #0
   29e34:	beq	29ec4 <ftello64@plt+0x18638>
   29e38:	add	r1, sp, #160	; 0xa0
   29e3c:	sub	lr, fp, #2048	; 0x800
   29e40:	mov	r5, #128	; 0x80
   29e44:	mov	r3, #0
   29e48:	add	r4, r1, #16
   29e4c:	sub	r1, lr, #56	; 0x38
   29e50:	sub	lr, r1, #4
   29e54:	sub	r1, fp, #1024	; 0x400
   29e58:	sub	r1, r1, #56	; 0x38
   29e5c:	sub	r8, r1, #4
   29e60:	mov	r1, #1
   29e64:	b	29ea4 <ftello64@plt+0x18618>
   29e68:	mov	r7, r4
   29e6c:	mov	r9, lr
   29e70:	mov	sl, r8
   29e74:	ldr	r6, [r7], #32
   29e78:	add	r9, r9, #4
   29e7c:	add	sl, sl, #4
   29e80:	tst	r6, r1
   29e84:	beq	29e74 <ftello64@plt+0x185e8>
   29e88:	ldr	r6, [sl]
   29e8c:	mov	r7, r0
   29e90:	str	r6, [r7, r5, lsl #2]!
   29e94:	ldr	r6, [r9]
   29e98:	ldr	r9, [sp, #156]	; 0x9c
   29e9c:	str	r6, [r7, #1024]	; 0x400
   29ea0:	b	29eac <ftello64@plt+0x18620>
   29ea4:	tst	r2, #1
   29ea8:	bne	29e68 <ftello64@plt+0x185dc>
   29eac:	lsr	r6, r2, #1
   29eb0:	cmp	r3, r2, lsr #1
   29eb4:	add	r5, r5, #1
   29eb8:	lsl	r1, r1, #1
   29ebc:	mov	r2, r6
   29ec0:	bne	29ea4 <ftello64@plt+0x18618>
   29ec4:	ldr	r2, [fp, #-3156]	; 0xfffff3ac
   29ec8:	cmp	r2, #0
   29ecc:	beq	29f5c <ftello64@plt+0x186d0>
   29ed0:	add	r1, sp, #160	; 0xa0
   29ed4:	sub	lr, fp, #2048	; 0x800
   29ed8:	mov	r5, #160	; 0xa0
   29edc:	mov	r3, #0
   29ee0:	add	r4, r1, #20
   29ee4:	sub	r1, lr, #56	; 0x38
   29ee8:	sub	lr, r1, #4
   29eec:	sub	r1, fp, #1024	; 0x400
   29ef0:	sub	r1, r1, #56	; 0x38
   29ef4:	sub	r8, r1, #4
   29ef8:	mov	r1, #1
   29efc:	b	29f3c <ftello64@plt+0x186b0>
   29f00:	mov	r7, r4
   29f04:	mov	r9, lr
   29f08:	mov	sl, r8
   29f0c:	ldr	r6, [r7], #32
   29f10:	add	r9, r9, #4
   29f14:	add	sl, sl, #4
   29f18:	tst	r6, r1
   29f1c:	beq	29f0c <ftello64@plt+0x18680>
   29f20:	ldr	r6, [sl]
   29f24:	mov	r7, r0
   29f28:	str	r6, [r7, r5, lsl #2]!
   29f2c:	ldr	r6, [r9]
   29f30:	ldr	r9, [sp, #156]	; 0x9c
   29f34:	str	r6, [r7, #1024]	; 0x400
   29f38:	b	29f44 <ftello64@plt+0x186b8>
   29f3c:	tst	r2, #1
   29f40:	bne	29f00 <ftello64@plt+0x18674>
   29f44:	lsr	r6, r2, #1
   29f48:	cmp	r3, r2, lsr #1
   29f4c:	add	r5, r5, #1
   29f50:	lsl	r1, r1, #1
   29f54:	mov	r2, r6
   29f58:	bne	29f3c <ftello64@plt+0x186b0>
   29f5c:	ldr	r2, [fp, #-3152]	; 0xfffff3b0
   29f60:	cmp	r2, #0
   29f64:	beq	29ff4 <ftello64@plt+0x18768>
   29f68:	add	r1, sp, #160	; 0xa0
   29f6c:	sub	lr, fp, #2048	; 0x800
   29f70:	mov	r5, #192	; 0xc0
   29f74:	mov	r3, #0
   29f78:	add	r4, r1, #24
   29f7c:	sub	r1, lr, #56	; 0x38
   29f80:	sub	lr, r1, #4
   29f84:	sub	r1, fp, #1024	; 0x400
   29f88:	sub	r1, r1, #56	; 0x38
   29f8c:	sub	r8, r1, #4
   29f90:	mov	r1, #1
   29f94:	b	29fd4 <ftello64@plt+0x18748>
   29f98:	mov	r7, r4
   29f9c:	mov	r9, lr
   29fa0:	mov	sl, r8
   29fa4:	ldr	r6, [r7], #32
   29fa8:	add	r9, r9, #4
   29fac:	add	sl, sl, #4
   29fb0:	tst	r6, r1
   29fb4:	beq	29fa4 <ftello64@plt+0x18718>
   29fb8:	ldr	r6, [sl]
   29fbc:	mov	r7, r0
   29fc0:	str	r6, [r7, r5, lsl #2]!
   29fc4:	ldr	r6, [r9]
   29fc8:	ldr	r9, [sp, #156]	; 0x9c
   29fcc:	str	r6, [r7, #1024]	; 0x400
   29fd0:	b	29fdc <ftello64@plt+0x18750>
   29fd4:	tst	r2, #1
   29fd8:	bne	29f98 <ftello64@plt+0x1870c>
   29fdc:	lsr	r6, r2, #1
   29fe0:	cmp	r3, r2, lsr #1
   29fe4:	add	r5, r5, #1
   29fe8:	lsl	r1, r1, #1
   29fec:	mov	r2, r6
   29ff0:	bne	29fd4 <ftello64@plt+0x18748>
   29ff4:	ldr	r2, [fp, #-3148]	; 0xfffff3b4
   29ff8:	cmp	r2, #0
   29ffc:	beq	2a08c <ftello64@plt+0x18800>
   2a000:	add	r1, sp, #160	; 0xa0
   2a004:	sub	lr, fp, #2048	; 0x800
   2a008:	mov	r5, #224	; 0xe0
   2a00c:	mov	r3, #0
   2a010:	add	r4, r1, #28
   2a014:	sub	r1, lr, #56	; 0x38
   2a018:	sub	lr, r1, #4
   2a01c:	sub	r1, fp, #1024	; 0x400
   2a020:	sub	r1, r1, #56	; 0x38
   2a024:	sub	r8, r1, #4
   2a028:	mov	r1, #1
   2a02c:	b	2a06c <ftello64@plt+0x187e0>
   2a030:	mov	r7, r4
   2a034:	mov	r9, lr
   2a038:	mov	sl, r8
   2a03c:	ldr	r6, [r7], #32
   2a040:	add	r9, r9, #4
   2a044:	add	sl, sl, #4
   2a048:	tst	r6, r1
   2a04c:	beq	2a03c <ftello64@plt+0x187b0>
   2a050:	ldr	r6, [sl]
   2a054:	mov	r7, r0
   2a058:	str	r6, [r7, r5, lsl #2]!
   2a05c:	ldr	r6, [r9]
   2a060:	ldr	r9, [sp, #156]	; 0x9c
   2a064:	str	r6, [r7, #1024]	; 0x400
   2a068:	b	2a074 <ftello64@plt+0x187e8>
   2a06c:	tst	r2, #1
   2a070:	bne	2a030 <ftello64@plt+0x187a4>
   2a074:	lsr	r6, r2, #1
   2a078:	cmp	r3, r2, lsr #1
   2a07c:	add	r5, r5, #1
   2a080:	lsl	r1, r1, #1
   2a084:	mov	r2, r6
   2a088:	bne	2a06c <ftello64@plt+0x187e0>
   2a08c:	ldr	r8, [sp, #124]	; 0x7c
   2a090:	add	r4, sp, #160	; 0xa0
   2a094:	tst	ip, #1024	; 0x400
   2a098:	bne	29a60 <ftello64@plt+0x181d4>
   2a09c:	b	29a9c <ftello64@plt+0x18210>
   2a0a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a0a4:	add	fp, sp, #28
   2a0a8:	sub	sp, sp, #68	; 0x44
   2a0ac:	ldr	r4, [r1, #8]
   2a0b0:	ldr	r6, [r1, #12]
   2a0b4:	mov	r8, r0
   2a0b8:	mov	r0, #1
   2a0bc:	mov	r5, r1
   2a0c0:	str	r0, [fp, #-36]	; 0xffffffdc
   2a0c4:	str	r0, [fp, #-40]	; 0xffffffd8
   2a0c8:	mov	r0, #4
   2a0cc:	bl	2e98c <ftello64@plt+0x1d100>
   2a0d0:	cmp	r0, #0
   2a0d4:	str	r0, [fp, #-32]	; 0xffffffe0
   2a0d8:	beq	2a76c <ftello64@plt+0x18ee0>
   2a0dc:	str	r4, [r0]
   2a0e0:	sub	r3, fp, #40	; 0x28
   2a0e4:	mov	r0, r8
   2a0e8:	mov	r1, r5
   2a0ec:	mov	r2, r6
   2a0f0:	str	r5, [sp, #28]
   2a0f4:	bl	2a790 <ftello64@plt+0x18f04>
   2a0f8:	cmp	r0, #0
   2a0fc:	bne	2a724 <ftello64@plt+0x18e98>
   2a100:	mov	r4, r6
   2a104:	mov	r9, #1
   2a108:	mov	r1, #0
   2a10c:	str	r8, [sp, #48]	; 0x30
   2a110:	cmp	r4, #1
   2a114:	blt	2a72c <ftello64@plt+0x18ea0>
   2a118:	ldr	lr, [sp, #28]
   2a11c:	ldr	r0, [lr]
   2a120:	ldr	r2, [r0, r4, lsl #2]
   2a124:	cmp	r2, #0
   2a128:	mov	r2, #0
   2a12c:	addeq	r2, r1, #1
   2a130:	ldr	r1, [r8, #120]	; 0x78
   2a134:	cmp	r2, r1
   2a138:	bgt	2a734 <ftello64@plt+0x18ea8>
   2a13c:	mov	r0, #0
   2a140:	str	r4, [sp, #36]	; 0x24
   2a144:	sub	r4, r4, #1
   2a148:	str	r2, [sp, #4]
   2a14c:	str	r0, [fp, #-36]	; 0xffffffdc
   2a150:	ldr	r0, [r8, #100]	; 0x64
   2a154:	ldr	r1, [r0, r4, lsl #2]
   2a158:	cmp	r1, #0
   2a15c:	beq	2a704 <ftello64@plt+0x18e78>
   2a160:	ldr	r0, [r1, #20]
   2a164:	cmp	r0, #1
   2a168:	blt	2a704 <ftello64@plt+0x18e78>
   2a16c:	ldr	r0, [r8, #84]	; 0x54
   2a170:	mov	r2, #0
   2a174:	str	r4, [sp, #32]
   2a178:	str	r1, [sp, #16]
   2a17c:	str	r0, [sp, #24]
   2a180:	b	2a240 <ftello64@plt+0x189b4>
   2a184:	cmp	r2, r1
   2a188:	bne	2a1c4 <ftello64@plt+0x18938>
   2a18c:	lsl	r0, r2, #1
   2a190:	lsl	r1, r2, #3
   2a194:	str	r0, [fp, #-40]	; 0xffffffd8
   2a198:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a19c:	bl	2e9bc <ftello64@plt+0x1d130>
   2a1a0:	cmp	r0, #0
   2a1a4:	beq	2a788 <ftello64@plt+0x18efc>
   2a1a8:	str	r0, [fp, #-32]	; 0xffffffe0
   2a1ac:	ldr	lr, [sp, #28]
   2a1b0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2a1b4:	ldr	r2, [r0]
   2a1b8:	cmp	r2, r5
   2a1bc:	bgt	2a1d4 <ftello64@plt+0x18948>
   2a1c0:	b	2a208 <ftello64@plt+0x1897c>
   2a1c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a1c8:	ldr	r2, [r0]
   2a1cc:	cmp	r2, r5
   2a1d0:	ble	2a208 <ftello64@plt+0x1897c>
   2a1d4:	cmp	r1, #1
   2a1d8:	blt	2a238 <ftello64@plt+0x189ac>
   2a1dc:	add	r2, r0, r1, lsl #2
   2a1e0:	add	r1, r1, #1
   2a1e4:	mov	r3, r2
   2a1e8:	ldr	r7, [r3, #-4]!
   2a1ec:	sub	r1, r1, #1
   2a1f0:	cmp	r1, #1
   2a1f4:	str	r7, [r2]
   2a1f8:	mov	r2, r3
   2a1fc:	bgt	2a1e8 <ftello64@plt+0x1895c>
   2a200:	sub	r1, r1, #1
   2a204:	b	2a238 <ftello64@plt+0x189ac>
   2a208:	add	r2, r0, r1, lsl #2
   2a20c:	ldr	r3, [r2, #-4]
   2a210:	cmp	r3, r5
   2a214:	ble	2a238 <ftello64@plt+0x189ac>
   2a218:	sub	r1, r1, #2
   2a21c:	str	r3, [r2]
   2a220:	sub	r1, r1, #1
   2a224:	ldr	r3, [r2, #-8]
   2a228:	sub	r2, r2, #4
   2a22c:	cmp	r3, r5
   2a230:	bgt	2a21c <ftello64@plt+0x18990>
   2a234:	add	r1, r1, #2
   2a238:	str	r5, [r0, r1, lsl #2]
   2a23c:	b	2a6b4 <ftello64@plt+0x18e28>
   2a240:	ldr	r0, [r1, #24]
   2a244:	str	r2, [sp, #20]
   2a248:	ldr	r2, [r0, r2, lsl #2]
   2a24c:	ldr	r0, [sp, #24]
   2a250:	ldr	r0, [r0]
   2a254:	mov	r1, r2
   2a258:	str	r2, [fp, #-44]	; 0xffffffd4
   2a25c:	add	r0, r0, r2, lsl #3
   2a260:	ldrb	r0, [r0, #6]
   2a264:	tst	r0, #16
   2a268:	bne	2a308 <ftello64@plt+0x18a7c>
   2a26c:	ldr	r0, [sp, #24]
   2a270:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2a274:	mov	r2, r4
   2a278:	ldr	r0, [r0]
   2a27c:	add	r1, r0, r1, lsl #3
   2a280:	mov	r0, r8
   2a284:	bl	280e8 <ftello64@plt+0x1685c>
   2a288:	ldr	lr, [sp, #28]
   2a28c:	cmp	r0, #0
   2a290:	beq	2a6ec <ftello64@plt+0x18e60>
   2a294:	ldr	r0, [lr]
   2a298:	ldr	r1, [sp, #36]	; 0x24
   2a29c:	ldr	r0, [r0, r1, lsl #2]
   2a2a0:	cmp	r0, #0
   2a2a4:	beq	2a6ec <ftello64@plt+0x18e60>
   2a2a8:	ldr	r2, [r0, #8]
   2a2ac:	cmp	r2, #1
   2a2b0:	blt	2a6ec <ftello64@plt+0x18e60>
   2a2b4:	ldr	r1, [sp, #24]
   2a2b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2a2bc:	ldr	r0, [r0, #12]
   2a2c0:	ldr	r1, [r1, #12]
   2a2c4:	ldr	r1, [r1, r3, lsl #2]
   2a2c8:	subs	r3, r2, #1
   2a2cc:	mov	r2, #0
   2a2d0:	beq	2a2f4 <ftello64@plt+0x18a68>
   2a2d4:	add	r7, r2, r3
   2a2d8:	lsr	r6, r7, #1
   2a2dc:	ldr	r5, [r0, r6, lsl #2]
   2a2e0:	cmp	r5, r1
   2a2e4:	movge	r3, r6
   2a2e8:	addlt	r2, r9, r7, lsr #1
   2a2ec:	cmp	r2, r3
   2a2f0:	bcc	2a2d4 <ftello64@plt+0x18a48>
   2a2f4:	ldr	r2, [r0, r2, lsl #2]
   2a2f8:	mov	r0, #1
   2a2fc:	cmp	r2, r1
   2a300:	beq	2a364 <ftello64@plt+0x18ad8>
   2a304:	b	2a6ec <ftello64@plt+0x18e60>
   2a308:	ldr	r7, [r8, #84]	; 0x54
   2a30c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2a310:	mov	r5, r4
   2a314:	ldr	r4, [lr, #12]
   2a318:	mov	r2, r8
   2a31c:	mov	r3, r5
   2a320:	mov	r0, r7
   2a324:	bl	27dd0 <ftello64@plt+0x16544>
   2a328:	cmp	r0, #1
   2a32c:	blt	2a354 <ftello64@plt+0x18ac8>
   2a330:	add	r1, r0, r5
   2a334:	cmp	r1, r4
   2a338:	ble	2a40c <ftello64@plt+0x18b80>
   2a33c:	ldr	lr, [sp, #28]
   2a340:	ldr	r4, [sp, #32]
   2a344:	ldr	ip, [lr, #20]
   2a348:	cmp	ip, #0
   2a34c:	bne	2a370 <ftello64@plt+0x18ae4>
   2a350:	b	2a690 <ftello64@plt+0x18e04>
   2a354:	ldr	lr, [sp, #28]
   2a358:	cmp	r0, #0
   2a35c:	mov	r4, r5
   2a360:	beq	2a26c <ftello64@plt+0x189e0>
   2a364:	ldr	ip, [lr, #20]
   2a368:	cmp	ip, #0
   2a36c:	beq	2a690 <ftello64@plt+0x18e04>
   2a370:	add	r0, r0, r4
   2a374:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2a378:	str	r0, [sp, #40]	; 0x28
   2a37c:	ldr	r0, [sp, #24]
   2a380:	ldr	r0, [r0, #12]
   2a384:	ldr	r0, [r0, r1, lsl #2]
   2a388:	str	r0, [sp, #8]
   2a38c:	ldr	r0, [r8, #108]	; 0x6c
   2a390:	cmp	r0, #1
   2a394:	blt	2a488 <ftello64@plt+0x18bfc>
   2a398:	ldr	r2, [r8, #116]	; 0x74
   2a39c:	ldr	r1, [sp, #40]	; 0x28
   2a3a0:	mov	sl, #0
   2a3a4:	mov	r3, r0
   2a3a8:	add	r7, r3, sl
   2a3ac:	add	r7, r7, r7, lsr #31
   2a3b0:	asr	r6, r7, #1
   2a3b4:	add	r5, r6, r6, lsl #1
   2a3b8:	add	r5, r2, r5, lsl #3
   2a3bc:	ldr	r5, [r5, #4]
   2a3c0:	cmp	r5, r1
   2a3c4:	addlt	sl, r9, r7, asr #1
   2a3c8:	movge	r3, r6
   2a3cc:	cmp	sl, r3
   2a3d0:	blt	2a3a8 <ftello64@plt+0x18b1c>
   2a3d4:	cmp	sl, r0
   2a3d8:	bge	2a498 <ftello64@plt+0x18c0c>
   2a3dc:	ldr	r2, [r8, #116]	; 0x74
   2a3e0:	add	r3, sl, sl, lsl #1
   2a3e4:	add	r2, r2, r3, lsl #3
   2a3e8:	ldr	r2, [r2, #4]
   2a3ec:	cmp	r2, r1
   2a3f0:	mvnne	sl, #0
   2a3f4:	cmp	r0, #1
   2a3f8:	bge	2a4a4 <ftello64@plt+0x18c18>
   2a3fc:	mov	r5, #0
   2a400:	cmp	r5, r0
   2a404:	blt	2a4e4 <ftello64@plt+0x18c58>
   2a408:	b	2a508 <ftello64@plt+0x18c7c>
   2a40c:	ldr	lr, [sp, #28]
   2a410:	ldr	r4, [sp, #32]
   2a414:	ldr	r2, [lr]
   2a418:	ldr	r2, [r2, r1, lsl #2]
   2a41c:	cmp	r2, #0
   2a420:	beq	2a26c <ftello64@plt+0x189e0>
   2a424:	ldr	r3, [r2, #8]
   2a428:	cmp	r3, #1
   2a42c:	blt	2a26c <ftello64@plt+0x189e0>
   2a430:	ldr	r1, [r7, #12]
   2a434:	ldr	r7, [fp, #-44]	; 0xffffffd4
   2a438:	ldr	r2, [r2, #12]
   2a43c:	ldr	r1, [r1, r7, lsl #2]
   2a440:	subs	r7, r3, #1
   2a444:	mov	r3, #0
   2a448:	beq	2a46c <ftello64@plt+0x18be0>
   2a44c:	add	r6, r3, r7
   2a450:	lsr	r5, r6, #1
   2a454:	ldr	r4, [r2, r5, lsl #2]
   2a458:	cmp	r4, r1
   2a45c:	movge	r7, r5
   2a460:	addlt	r3, r9, r6, lsr #1
   2a464:	cmp	r3, r7
   2a468:	bcc	2a44c <ftello64@plt+0x18bc0>
   2a46c:	ldr	r4, [sp, #32]
   2a470:	cmp	r0, #0
   2a474:	beq	2a26c <ftello64@plt+0x189e0>
   2a478:	ldr	r2, [r2, r3, lsl #2]
   2a47c:	cmp	r2, r1
   2a480:	beq	2a364 <ftello64@plt+0x18ad8>
   2a484:	b	2a26c <ftello64@plt+0x189e0>
   2a488:	ldr	r1, [sp, #40]	; 0x28
   2a48c:	mov	sl, #0
   2a490:	cmp	sl, r0
   2a494:	blt	2a3dc <ftello64@plt+0x18b50>
   2a498:	mvn	sl, #0
   2a49c:	cmp	r0, #1
   2a4a0:	blt	2a3fc <ftello64@plt+0x18b70>
   2a4a4:	ldr	r2, [r8, #116]	; 0x74
   2a4a8:	mov	r5, #0
   2a4ac:	mov	r3, r0
   2a4b0:	add	r7, r3, r5
   2a4b4:	add	r7, r7, r7, lsr #31
   2a4b8:	asr	r6, r7, #1
   2a4bc:	add	r1, r6, r6, lsl #1
   2a4c0:	add	r1, r2, r1, lsl #3
   2a4c4:	ldr	r1, [r1, #4]
   2a4c8:	cmp	r1, r4
   2a4cc:	addlt	r5, r9, r7, asr #1
   2a4d0:	movge	r3, r6
   2a4d4:	cmp	r5, r3
   2a4d8:	blt	2a4b0 <ftello64@plt+0x18c24>
   2a4dc:	cmp	r5, r0
   2a4e0:	bge	2a508 <ftello64@plt+0x18c7c>
   2a4e4:	ldr	r0, [r8, #116]	; 0x74
   2a4e8:	add	r1, r5, r5, lsl #1
   2a4ec:	add	r0, r0, r1, lsl #3
   2a4f0:	ldr	r0, [r0, #4]
   2a4f4:	cmp	r0, r4
   2a4f8:	mvnne	r5, #0
   2a4fc:	cmp	ip, #1
   2a500:	bge	2a514 <ftello64@plt+0x18c88>
   2a504:	b	2a690 <ftello64@plt+0x18e04>
   2a508:	mvn	r5, #0
   2a50c:	cmp	ip, #1
   2a510:	blt	2a690 <ftello64@plt+0x18e04>
   2a514:	ldr	ip, [r8, #84]	; 0x54
   2a518:	mov	r6, #0
   2a51c:	str	ip, [sp, #12]
   2a520:	ldr	r0, [lr, #24]
   2a524:	ldr	r3, [r8, #116]	; 0x74
   2a528:	ldr	r4, [ip]
   2a52c:	mvn	r8, #0
   2a530:	ldr	r2, [r0, r6, lsl #2]
   2a534:	mov	r0, r3
   2a538:	add	r1, r2, r2, lsl #1
   2a53c:	ldr	r7, [r0, r1, lsl #3]!
   2a540:	ldr	r4, [r4, r7, lsl #3]
   2a544:	ldr	r0, [r0, #8]
   2a548:	ldr	r7, [sp, #40]	; 0x28
   2a54c:	cmp	r0, r7
   2a550:	str	r4, [sp, #44]	; 0x2c
   2a554:	ble	2a570 <ftello64@plt+0x18ce4>
   2a558:	mvn	r9, #0
   2a55c:	ldr	r1, [sp, #36]	; 0x24
   2a560:	ldr	r4, [sp, #32]
   2a564:	cmp	r0, r1
   2a568:	blt	2a5f4 <ftello64@plt+0x18d68>
   2a56c:	b	2a670 <ftello64@plt+0x18de4>
   2a570:	add	r1, r3, r1, lsl #3
   2a574:	mov	r9, #1
   2a578:	ldr	r1, [r1, #12]
   2a57c:	cmp	r1, r7
   2a580:	blt	2a5e4 <ftello64@plt+0x18d58>
   2a584:	sub	r1, r1, r7
   2a588:	cmp	r0, r7
   2a58c:	mov	r7, #1
   2a590:	clz	r1, r1
   2a594:	lsr	r4, r1, #5
   2a598:	lsl	r1, r4, #1
   2a59c:	orreq	r1, r7, r4, lsl #1
   2a5a0:	cmp	r1, #0
   2a5a4:	beq	2a654 <ftello64@plt+0x18dc8>
   2a5a8:	ldr	r4, [sp, #48]	; 0x30
   2a5ac:	ldr	r2, [sp, #44]	; 0x2c
   2a5b0:	ldr	r3, [sp, #8]
   2a5b4:	str	sl, [sp]
   2a5b8:	mov	r0, r4
   2a5bc:	bl	2bcd0 <ftello64@plt+0x1a444>
   2a5c0:	ldr	lr, [sp, #28]
   2a5c4:	mov	r9, r0
   2a5c8:	ldr	r3, [r4, #116]	; 0x74
   2a5cc:	ldr	ip, [sp, #12]
   2a5d0:	ldr	r0, [lr, #24]
   2a5d4:	ldr	r2, [r0, r6, lsl #2]
   2a5d8:	add	r0, r2, r2, lsl #1
   2a5dc:	add	r0, r3, r0, lsl #3
   2a5e0:	ldr	r0, [r0, #8]
   2a5e4:	ldr	r1, [sp, #36]	; 0x24
   2a5e8:	ldr	r4, [sp, #32]
   2a5ec:	cmp	r0, r1
   2a5f0:	bge	2a670 <ftello64@plt+0x18de4>
   2a5f4:	add	r1, r2, r2, lsl #1
   2a5f8:	mov	r8, #1
   2a5fc:	add	r1, r3, r1, lsl #3
   2a600:	ldr	r1, [r1, #12]
   2a604:	cmp	r1, r4
   2a608:	blt	2a670 <ftello64@plt+0x18de4>
   2a60c:	sub	r1, r1, r4
   2a610:	cmp	r0, r4
   2a614:	mov	r0, #1
   2a618:	clz	r1, r1
   2a61c:	lsr	r2, r1, #5
   2a620:	lsl	r1, r2, #1
   2a624:	orreq	r1, r0, r2, lsl #1
   2a628:	cmp	r1, #0
   2a62c:	beq	2a66c <ftello64@plt+0x18de0>
   2a630:	ldr	r0, [sp, #48]	; 0x30
   2a634:	ldr	r2, [sp, #44]	; 0x2c
   2a638:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2a63c:	str	r5, [sp]
   2a640:	bl	2bcd0 <ftello64@plt+0x1a444>
   2a644:	ldr	ip, [sp, #12]
   2a648:	ldr	lr, [sp, #28]
   2a64c:	mov	r8, r0
   2a650:	b	2a670 <ftello64@plt+0x18de4>
   2a654:	mov	r9, #0
   2a658:	ldr	r1, [sp, #36]	; 0x24
   2a65c:	ldr	r4, [sp, #32]
   2a660:	cmp	r0, r1
   2a664:	blt	2a5f4 <ftello64@plt+0x18d68>
   2a668:	b	2a670 <ftello64@plt+0x18de4>
   2a66c:	mov	r8, #0
   2a670:	cmp	r8, r9
   2a674:	ldr	r8, [sp, #48]	; 0x30
   2a678:	mov	r9, #1
   2a67c:	bne	2a6ec <ftello64@plt+0x18e60>
   2a680:	ldr	r0, [lr, #20]
   2a684:	add	r6, r6, #1
   2a688:	cmp	r6, r0
   2a68c:	blt	2a520 <ftello64@plt+0x18c94>
   2a690:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2a694:	cmp	r2, #0
   2a698:	beq	2a6c4 <ftello64@plt+0x18e38>
   2a69c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2a6a0:	ldr	r5, [fp, #-44]	; 0xffffffd4
   2a6a4:	cmp	r1, #0
   2a6a8:	bne	2a184 <ftello64@plt+0x188f8>
   2a6ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a6b0:	str	r5, [r0]
   2a6b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2a6b8:	add	r0, r0, #1
   2a6bc:	str	r0, [fp, #-36]	; 0xffffffdc
   2a6c0:	b	2a6ec <ftello64@plt+0x18e60>
   2a6c4:	mov	r0, #4
   2a6c8:	str	r9, [fp, #-36]	; 0xffffffdc
   2a6cc:	str	r9, [fp, #-40]	; 0xffffffd8
   2a6d0:	bl	2e98c <ftello64@plt+0x1d100>
   2a6d4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2a6d8:	cmp	r0, #0
   2a6dc:	str	r0, [fp, #-32]	; 0xffffffe0
   2a6e0:	beq	2a758 <ftello64@plt+0x18ecc>
   2a6e4:	ldr	lr, [sp, #28]
   2a6e8:	str	r1, [r0]
   2a6ec:	ldr	r1, [sp, #16]
   2a6f0:	ldr	r2, [sp, #20]
   2a6f4:	ldr	r0, [r1, #20]
   2a6f8:	add	r2, r2, #1
   2a6fc:	cmp	r2, r0
   2a700:	blt	2a240 <ftello64@plt+0x189b4>
   2a704:	mov	r0, r8
   2a708:	mov	r1, lr
   2a70c:	mov	r2, r4
   2a710:	sub	r3, fp, #40	; 0x28
   2a714:	bl	2a790 <ftello64@plt+0x18f04>
   2a718:	ldr	r1, [sp, #4]
   2a71c:	cmp	r0, #0
   2a720:	beq	2a110 <ftello64@plt+0x18884>
   2a724:	mov	r7, r0
   2a728:	b	2a744 <ftello64@plt+0x18eb8>
   2a72c:	mov	r7, #0
   2a730:	b	2a744 <ftello64@plt+0x18eb8>
   2a734:	lsl	r2, r4, #2
   2a738:	mov	r1, #0
   2a73c:	mov	r7, #0
   2a740:	bl	1176c <memset@plt>
   2a744:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a748:	bl	15bb8 <ftello64@plt+0x432c>
   2a74c:	mov	r0, r7
   2a750:	sub	sp, fp, #28
   2a754:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a758:	mov	r0, #0
   2a75c:	mov	r7, #12
   2a760:	str	r0, [fp, #-40]	; 0xffffffd8
   2a764:	str	r0, [fp, #-36]	; 0xffffffdc
   2a768:	b	2a744 <ftello64@plt+0x18eb8>
   2a76c:	mov	r0, #0
   2a770:	mov	r7, #12
   2a774:	str	r0, [fp, #-40]	; 0xffffffd8
   2a778:	str	r0, [fp, #-36]	; 0xffffffdc
   2a77c:	mov	r0, r7
   2a780:	sub	sp, fp, #28
   2a784:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a788:	mov	r7, #12
   2a78c:	b	2a744 <ftello64@plt+0x18eb8>
   2a790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a794:	add	fp, sp, #28
   2a798:	sub	sp, sp, #140	; 0x8c
   2a79c:	mov	r9, r3
   2a7a0:	mov	r3, #0
   2a7a4:	ldr	r6, [r0, #84]	; 0x54
   2a7a8:	mov	r4, r1
   2a7ac:	str	r2, [fp, #-80]	; 0xffffffb0
   2a7b0:	str	r0, [sp, #64]	; 0x40
   2a7b4:	str	r3, [fp, #-76]	; 0xffffffb4
   2a7b8:	str	r4, [sp, #80]	; 0x50
   2a7bc:	ldr	r1, [r0, #100]	; 0x64
   2a7c0:	ldr	r7, [r1, r2, lsl #2]
   2a7c4:	cmp	r7, #0
   2a7c8:	mov	r1, r7
   2a7cc:	addne	r1, r1, #4
   2a7d0:	str	r1, [sp, #68]	; 0x44
   2a7d4:	ldr	r1, [r9, #4]
   2a7d8:	cmp	r1, #0
   2a7dc:	beq	2abf4 <ftello64@plt+0x19368>
   2a7e0:	cmp	r7, #0
   2a7e4:	beq	2abbc <ftello64@plt+0x19330>
   2a7e8:	mov	r0, #0
   2a7ec:	mov	r1, r6
   2a7f0:	mov	r2, r9
   2a7f4:	str	r9, [sp, #60]	; 0x3c
   2a7f8:	str	r0, [fp, #-72]	; 0xffffffb8
   2a7fc:	sub	r0, fp, #72	; 0x48
   2a800:	bl	27b30 <ftello64@plt+0x162a4>
   2a804:	ldr	r9, [fp, #-72]	; 0xffffffb8
   2a808:	cmp	r9, #0
   2a80c:	bne	2b60c <ftello64@plt+0x19d80>
   2a810:	mov	r4, r0
   2a814:	mov	r5, r0
   2a818:	str	r6, [sp, #76]	; 0x4c
   2a81c:	ldr	r0, [r4, #28]!
   2a820:	cmp	r0, #0
   2a824:	bne	2a8b8 <ftello64@plt+0x1902c>
   2a828:	ldr	r8, [sp, #60]	; 0x3c
   2a82c:	mov	r6, #0
   2a830:	ldr	r0, [r8, #4]
   2a834:	str	r0, [r5, #28]
   2a838:	lsl	r0, r0, #2
   2a83c:	str	r6, [r5, #32]
   2a840:	bl	2e98c <ftello64@plt+0x1d100>
   2a844:	cmp	r0, #0
   2a848:	mov	r9, #12
   2a84c:	str	r0, [r5, #36]	; 0x24
   2a850:	movweq	r6, #12
   2a854:	str	r6, [fp, #-72]	; 0xffffffb8
   2a858:	beq	2b60c <ftello64@plt+0x19d80>
   2a85c:	ldr	r0, [r8, #4]
   2a860:	ldr	r6, [sp, #76]	; 0x4c
   2a864:	cmp	r0, #1
   2a868:	blt	2a8b8 <ftello64@plt+0x1902c>
   2a86c:	ldr	r6, [sp, #60]	; 0x3c
   2a870:	mov	r5, #0
   2a874:	ldr	r0, [r6, #8]
   2a878:	ldr	r1, [sp, #76]	; 0x4c
   2a87c:	ldr	r0, [r0, r5, lsl #2]
   2a880:	ldr	r1, [r1, #28]
   2a884:	add	r0, r0, r0, lsl #1
   2a888:	add	r1, r1, r0, lsl #2
   2a88c:	mov	r0, r4
   2a890:	bl	2398c <ftello64@plt+0x12100>
   2a894:	cmp	r0, #0
   2a898:	bne	2b608 <ftello64@plt+0x19d7c>
   2a89c:	ldr	r0, [r6, #4]
   2a8a0:	add	r5, r5, #1
   2a8a4:	cmp	r5, r0
   2a8a8:	blt	2a874 <ftello64@plt+0x18fe8>
   2a8ac:	ldr	r6, [sp, #76]	; 0x4c
   2a8b0:	mov	r0, #0
   2a8b4:	str	r0, [fp, #-72]	; 0xffffffb8
   2a8b8:	ldr	r5, [sp, #68]	; 0x44
   2a8bc:	ldr	r0, [sp, #60]	; 0x3c
   2a8c0:	mov	r2, r4
   2a8c4:	mov	r1, r5
   2a8c8:	bl	2b674 <ftello64@plt+0x19de8>
   2a8cc:	cmp	r0, #0
   2a8d0:	str	r0, [fp, #-76]	; 0xffffffb4
   2a8d4:	bne	2b630 <ftello64@plt+0x19da4>
   2a8d8:	ldr	r4, [sp, #80]	; 0x50
   2a8dc:	ldr	r9, [sp, #60]	; 0x3c
   2a8e0:	ldr	r0, [r4, #20]
   2a8e4:	cmp	r0, #0
   2a8e8:	beq	2abbc <ftello64@plt+0x19330>
   2a8ec:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2a8f0:	cmp	r0, #1
   2a8f4:	str	r7, [sp, #56]	; 0x38
   2a8f8:	blt	2abb0 <ftello64@plt+0x19324>
   2a8fc:	ldr	r0, [sp, #64]	; 0x40
   2a900:	mov	r1, #0
   2a904:	ldr	r0, [r0, #116]	; 0x74
   2a908:	str	r0, [sp, #72]	; 0x48
   2a90c:	ldr	r0, [r4, #24]
   2a910:	str	r1, [sp, #84]	; 0x54
   2a914:	ldr	r0, [r0, r1, lsl #2]
   2a918:	ldr	r1, [sp, #72]	; 0x48
   2a91c:	add	r0, r0, r0, lsl #1
   2a920:	add	r1, r1, r0, lsl #3
   2a924:	ldr	r2, [r1, #8]
   2a928:	cmp	r2, lr
   2a92c:	bge	2ab9c <ftello64@plt+0x19310>
   2a930:	ldr	r1, [r1, #4]
   2a934:	cmp	r1, lr
   2a938:	blt	2ab9c <ftello64@plt+0x19310>
   2a93c:	ldr	r1, [sp, #72]	; 0x48
   2a940:	ldr	r2, [r6]
   2a944:	ldr	r0, [r1, r0, lsl #3]!
   2a948:	ldr	r1, [r1, #12]
   2a94c:	ldr	sl, [r2, r0, lsl #3]
   2a950:	ldr	r0, [r9, #4]
   2a954:	cmp	r1, lr
   2a958:	bne	2ab20 <ftello64@plt+0x19294>
   2a95c:	cmp	r0, #1
   2a960:	blt	2ab9c <ftello64@plt+0x19310>
   2a964:	ldr	r3, [r9, #8]
   2a968:	mvn	r8, #0
   2a96c:	mvn	r1, #0
   2a970:	ldr	r7, [r3]
   2a974:	add	r6, r2, r7, lsl #3
   2a978:	ldrb	r6, [r6, #4]
   2a97c:	cmp	r6, #9
   2a980:	beq	2a9a8 <ftello64@plt+0x1911c>
   2a984:	cmp	r6, #8
   2a988:	bne	2a998 <ftello64@plt+0x1910c>
   2a98c:	ldr	r6, [r2, r7, lsl #3]
   2a990:	cmp	sl, r6
   2a994:	moveq	r1, r7
   2a998:	add	r3, r3, #4
   2a99c:	subs	r0, r0, #1
   2a9a0:	bne	2a970 <ftello64@plt+0x190e4>
   2a9a4:	b	2a9c0 <ftello64@plt+0x19134>
   2a9a8:	ldr	r6, [r2, r7, lsl #3]
   2a9ac:	cmp	sl, r6
   2a9b0:	moveq	r8, r7
   2a9b4:	add	r3, r3, #4
   2a9b8:	subs	r0, r0, #1
   2a9bc:	bne	2a970 <ftello64@plt+0x190e4>
   2a9c0:	ldr	r6, [sp, #76]	; 0x4c
   2a9c4:	cmp	r1, #0
   2a9c8:	blt	2a9e8 <ftello64@plt+0x1915c>
   2a9cc:	ldr	r2, [sp, #60]	; 0x3c
   2a9d0:	mov	r0, r6
   2a9d4:	mov	r3, r5
   2a9d8:	bl	2b890 <ftello64@plt+0x1a004>
   2a9dc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2a9e0:	cmp	r0, #0
   2a9e4:	bne	2b5e0 <ftello64@plt+0x19d54>
   2a9e8:	ldr	r9, [sp, #60]	; 0x3c
   2a9ec:	cmp	r8, #0
   2a9f0:	ldrge	ip, [r9, #4]
   2a9f4:	cmpge	ip, #1
   2a9f8:	blt	2ab9c <ftello64@plt+0x19310>
   2a9fc:	mov	sl, #0
   2aa00:	ldr	r1, [r9, #8]
   2aa04:	ldr	r3, [r6, #28]
   2aa08:	ldr	r1, [r1, sl, lsl #2]
   2aa0c:	add	r2, r1, r1, lsl #1
   2aa10:	add	r3, r3, r2, lsl #2
   2aa14:	ldr	r7, [r3, #4]
   2aa18:	cmp	r7, #1
   2aa1c:	blt	2aa80 <ftello64@plt+0x191f4>
   2aa20:	ldr	r3, [r3, #8]
   2aa24:	mov	lr, ip
   2aa28:	subs	r6, r7, #1
   2aa2c:	beq	2aa5c <ftello64@plt+0x191d0>
   2aa30:	mov	r7, #0
   2aa34:	mov	ip, #1
   2aa38:	add	r0, r7, r6
   2aa3c:	lsr	r4, r0, #1
   2aa40:	ldr	r5, [r3, r4, lsl #2]
   2aa44:	cmp	r5, r8
   2aa48:	movge	r6, r4
   2aa4c:	addlt	r7, ip, r0, lsr #1
   2aa50:	cmp	r7, r6
   2aa54:	bcc	2aa38 <ftello64@plt+0x191ac>
   2aa58:	b	2aa60 <ftello64@plt+0x191d4>
   2aa5c:	mov	r7, #0
   2aa60:	ldr	r0, [r3, r7, lsl #2]
   2aa64:	mov	ip, lr
   2aa68:	ldr	r4, [sp, #80]	; 0x50
   2aa6c:	ldr	r5, [sp, #68]	; 0x44
   2aa70:	ldr	r6, [sp, #76]	; 0x4c
   2aa74:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2aa78:	cmp	r0, r8
   2aa7c:	beq	2ab10 <ftello64@plt+0x19284>
   2aa80:	ldr	r0, [r6, #24]
   2aa84:	add	r2, r0, r2, lsl #2
   2aa88:	ldr	r3, [r2, #4]
   2aa8c:	cmp	r3, #1
   2aa90:	blt	2aae8 <ftello64@plt+0x1925c>
   2aa94:	ldr	r2, [r2, #8]
   2aa98:	subs	r7, r3, #1
   2aa9c:	beq	2aacc <ftello64@plt+0x19240>
   2aaa0:	mov	r3, #0
   2aaa4:	mov	r4, #1
   2aaa8:	add	r0, r3, r7
   2aaac:	lsr	r6, r0, #1
   2aab0:	ldr	r5, [r2, r6, lsl #2]
   2aab4:	cmp	r5, r8
   2aab8:	movge	r7, r6
   2aabc:	addlt	r3, r4, r0, lsr #1
   2aac0:	cmp	r3, r7
   2aac4:	bcc	2aaa8 <ftello64@plt+0x1921c>
   2aac8:	b	2aad0 <ftello64@plt+0x19244>
   2aacc:	mov	r3, #0
   2aad0:	ldr	r0, [r2, r3, lsl #2]
   2aad4:	ldr	r4, [sp, #80]	; 0x50
   2aad8:	ldr	r5, [sp, #68]	; 0x44
   2aadc:	ldr	r6, [sp, #76]	; 0x4c
   2aae0:	cmp	r0, r8
   2aae4:	beq	2ab10 <ftello64@plt+0x19284>
   2aae8:	mov	r0, r6
   2aaec:	mov	r2, r9
   2aaf0:	mov	r3, r5
   2aaf4:	bl	2b890 <ftello64@plt+0x1a004>
   2aaf8:	cmp	r0, #0
   2aafc:	bne	2b5e0 <ftello64@plt+0x19d54>
   2ab00:	ldr	ip, [r9, #4]
   2ab04:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2ab08:	sub	sl, sl, #1
   2ab0c:	mov	r1, r9
   2ab10:	add	sl, sl, #1
   2ab14:	cmp	sl, ip
   2ab18:	blt	2aa00 <ftello64@plt+0x19174>
   2ab1c:	b	2ab9c <ftello64@plt+0x19310>
   2ab20:	cmp	r0, #1
   2ab24:	blt	2ab9c <ftello64@plt+0x19310>
   2ab28:	mov	r7, #0
   2ab2c:	b	2ab34 <ftello64@plt+0x192a8>
   2ab30:	ldr	r2, [r6]
   2ab34:	ldr	r1, [r9, #8]
   2ab38:	ldr	r1, [r1, r7, lsl #2]
   2ab3c:	add	r3, r2, r1, lsl #3
   2ab40:	ldr	r3, [r3, #4]
   2ab44:	and	r3, r3, #254	; 0xfe
   2ab48:	orr	r3, r3, #1
   2ab4c:	cmp	r3, #9
   2ab50:	ldreq	r2, [r2, r1, lsl #3]
   2ab54:	cmpeq	sl, r2
   2ab58:	beq	2ab6c <ftello64@plt+0x192e0>
   2ab5c:	add	r7, r7, #1
   2ab60:	cmp	r7, r0
   2ab64:	blt	2ab30 <ftello64@plt+0x192a4>
   2ab68:	b	2ab9c <ftello64@plt+0x19310>
   2ab6c:	mov	r0, r6
   2ab70:	mov	r2, r9
   2ab74:	mov	r3, r5
   2ab78:	bl	2b890 <ftello64@plt+0x1a004>
   2ab7c:	cmp	r0, #0
   2ab80:	bne	2b5e0 <ftello64@plt+0x19d54>
   2ab84:	ldr	r0, [r9, #4]
   2ab88:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2ab8c:	mov	r1, r9
   2ab90:	add	r7, r7, #1
   2ab94:	cmp	r7, r0
   2ab98:	blt	2ab30 <ftello64@plt+0x192a4>
   2ab9c:	ldr	r1, [sp, #84]	; 0x54
   2aba0:	ldr	r0, [r4, #20]
   2aba4:	add	r1, r1, #1
   2aba8:	cmp	r1, r0
   2abac:	blt	2a90c <ftello64@plt+0x19080>
   2abb0:	ldr	r7, [sp, #56]	; 0x38
   2abb4:	mov	r0, #0
   2abb8:	str	r0, [fp, #-76]	; 0xffffffb4
   2abbc:	sub	r0, fp, #76	; 0x4c
   2abc0:	mov	r1, r6
   2abc4:	mov	r2, r9
   2abc8:	bl	27b30 <ftello64@plt+0x162a4>
   2abcc:	ldr	r1, [r4]
   2abd0:	ldr	r4, [fp, #-80]	; 0xffffffb0
   2abd4:	str	r0, [r1, r4, lsl #2]
   2abd8:	ldr	r0, [sp, #64]	; 0x40
   2abdc:	ldr	r9, [fp, #-76]	; 0xffffffb4
   2abe0:	cmp	r9, #0
   2abe4:	bne	2b5b0 <ftello64@plt+0x19d24>
   2abe8:	cmp	r7, #0
   2abec:	bne	2ac08 <ftello64@plt+0x1937c>
   2abf0:	b	2b5d0 <ftello64@plt+0x19d44>
   2abf4:	ldr	r1, [r4]
   2abf8:	mov	r4, r2
   2abfc:	str	r3, [r1, r2, lsl #2]
   2ac00:	cmp	r7, #0
   2ac04:	beq	2b5d0 <ftello64@plt+0x19d44>
   2ac08:	ldr	r1, [r0, #100]	; 0x64
   2ac0c:	ldr	r1, [r1, r4, lsl #2]
   2ac10:	ldrb	r1, [r1, #52]	; 0x34
   2ac14:	tst	r1, #64	; 0x40
   2ac18:	beq	2b5d0 <ftello64@plt+0x19d44>
   2ac1c:	ldr	lr, [r0, #108]	; 0x6c
   2ac20:	ldr	r8, [r0, #84]	; 0x54
   2ac24:	cmp	lr, #1
   2ac28:	blt	2b5bc <ftello64@plt+0x19d30>
   2ac2c:	ldr	r1, [r0, #116]	; 0x74
   2ac30:	mov	ip, #0
   2ac34:	mov	r2, #1
   2ac38:	mov	r3, lr
   2ac3c:	add	r7, r3, ip
   2ac40:	add	r7, r7, r7, lsr #31
   2ac44:	asr	r6, r7, #1
   2ac48:	add	r5, r6, r6, lsl #1
   2ac4c:	add	r5, r1, r5, lsl #3
   2ac50:	ldr	r5, [r5, #4]
   2ac54:	cmp	r5, r4
   2ac58:	addlt	ip, r2, r7, asr #1
   2ac5c:	movge	r3, r6
   2ac60:	cmp	ip, r3
   2ac64:	blt	2ac3c <ftello64@plt+0x193b0>
   2ac68:	cmp	ip, lr
   2ac6c:	bge	2b5c8 <ftello64@plt+0x19d3c>
   2ac70:	cmn	ip, #1
   2ac74:	beq	2b5c8 <ftello64@plt+0x19d3c>
   2ac78:	ldr	r2, [r0, #116]	; 0x74
   2ac7c:	add	r1, ip, ip, lsl #1
   2ac80:	str	r1, [sp, #20]
   2ac84:	add	r1, r2, r1, lsl #3
   2ac88:	ldr	r1, [r1, #4]
   2ac8c:	cmp	r1, r4
   2ac90:	bne	2b5c8 <ftello64@plt+0x19d3c>
   2ac94:	ldr	r1, [sp, #68]	; 0x44
   2ac98:	mov	r2, #0
   2ac9c:	str	r2, [fp, #-72]	; 0xffffffb8
   2aca0:	ldr	r3, [r1, #4]
   2aca4:	cmp	r3, #0
   2aca8:	ble	2b5f4 <ftello64@plt+0x19d68>
   2acac:	sub	r0, fp, #72	; 0x48
   2acb0:	ldr	r5, [sp, #80]	; 0x50
   2acb4:	mov	r9, #1
   2acb8:	mov	lr, #0
   2acbc:	mov	r7, r8
   2acc0:	str	r8, [sp, #60]	; 0x3c
   2acc4:	str	ip, [sp, #24]
   2acc8:	add	r0, r0, #16
   2accc:	str	r0, [sp, #8]
   2acd0:	mov	r0, #0
   2acd4:	str	r0, [sp, #32]
   2acd8:	ldr	r0, [r1, #8]
   2acdc:	ldr	r1, [r5, #8]
   2ace0:	str	sl, [sp, #48]	; 0x30
   2ace4:	ldr	r8, [r0, lr, lsl #2]
   2ace8:	ldr	r0, [r7]
   2acec:	add	r0, r0, r8, lsl #3
   2acf0:	cmp	r8, r1
   2acf4:	ldrb	r0, [r0, #4]
   2acf8:	bne	2ad14 <ftello64@plt+0x19488>
   2acfc:	cmp	r0, #4
   2ad00:	bne	2b570 <ftello64@plt+0x19ce4>
   2ad04:	ldr	r0, [r5, #12]
   2ad08:	cmp	r0, r4
   2ad0c:	bne	2ad1c <ftello64@plt+0x19490>
   2ad10:	b	2b570 <ftello64@plt+0x19ce4>
   2ad14:	cmp	r0, #4
   2ad18:	bne	2b570 <ftello64@plt+0x19ce4>
   2ad1c:	ldr	r0, [sp, #64]	; 0x40
   2ad20:	ldr	r1, [sp, #20]
   2ad24:	mov	r4, ip
   2ad28:	str	lr, [sp, #36]	; 0x24
   2ad2c:	str	r8, [sp, #56]	; 0x38
   2ad30:	ldr	r0, [r0, #116]	; 0x74
   2ad34:	add	sl, r0, r1, lsl #3
   2ad38:	b	2b3e4 <ftello64@plt+0x19b58>
   2ad3c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   2ad40:	mov	r9, #0
   2ad44:	cmp	r9, r0
   2ad48:	blt	2b4e0 <ftello64@plt+0x19c54>
   2ad4c:	mvn	r9, #0
   2ad50:	cmp	r0, #1
   2ad54:	blt	2b500 <ftello64@plt+0x19c74>
   2ad58:	ldr	r1, [r7, #116]	; 0x74
   2ad5c:	ldr	r4, [sp, #84]	; 0x54
   2ad60:	mov	r8, #0
   2ad64:	mov	r2, r0
   2ad68:	mov	lr, #1
   2ad6c:	add	r3, r2, r8
   2ad70:	add	r3, r3, r3, lsr #31
   2ad74:	asr	r6, r3, #1
   2ad78:	add	r5, r6, r6, lsl #1
   2ad7c:	add	r5, r1, r5, lsl #3
   2ad80:	ldr	r5, [r5, #4]
   2ad84:	cmp	r5, r4
   2ad88:	addlt	r8, lr, r3, asr #1
   2ad8c:	movge	r2, r6
   2ad90:	cmp	r8, r2
   2ad94:	blt	2ad6c <ftello64@plt+0x194e0>
   2ad98:	ldr	lr, [sp, #64]	; 0x40
   2ad9c:	cmp	r8, r0
   2ada0:	bge	2b514 <ftello64@plt+0x19c88>
   2ada4:	ldr	r0, [lr, #116]	; 0x74
   2ada8:	add	r1, r8, r8, lsl #1
   2adac:	add	r0, r0, r1, lsl #3
   2adb0:	ldr	r0, [r0, #4]
   2adb4:	cmp	r0, r4
   2adb8:	mvnne	r8, #0
   2adbc:	ldr	r5, [sp, #80]	; 0x50
   2adc0:	ldr	r4, [r5, #20]
   2adc4:	cmp	r4, #1
   2adc8:	blt	2af40 <ftello64@plt+0x196b4>
   2adcc:	ldr	ip, [lr, #84]	; 0x54
   2add0:	mov	r6, #0
   2add4:	str	ip, [sp, #52]	; 0x34
   2add8:	ldr	r0, [r5, #24]
   2addc:	ldr	r3, [lr, #116]	; 0x74
   2ade0:	ldr	r4, [ip]
   2ade4:	ldr	r7, [fp, #-80]	; 0xffffffb0
   2ade8:	ldr	r2, [r0, r6, lsl #2]
   2adec:	mov	r0, r3
   2adf0:	add	r1, r2, r2, lsl #1
   2adf4:	ldr	r5, [r0, r1, lsl #3]!
   2adf8:	ldr	r0, [r0, #8]
   2adfc:	ldr	r4, [r4, r5, lsl #3]
   2ae00:	mvn	r5, #0
   2ae04:	cmp	r0, r7
   2ae08:	str	r4, [sp, #76]	; 0x4c
   2ae0c:	ble	2ae24 <ftello64@plt+0x19598>
   2ae10:	mvn	r4, #0
   2ae14:	ldr	r7, [sp, #84]	; 0x54
   2ae18:	cmp	r0, r7
   2ae1c:	ble	2aea4 <ftello64@plt+0x19618>
   2ae20:	b	2af24 <ftello64@plt+0x19698>
   2ae24:	add	r1, r3, r1, lsl #3
   2ae28:	mov	r4, #1
   2ae2c:	ldr	r1, [r1, #12]
   2ae30:	cmp	r1, r7
   2ae34:	blt	2ae98 <ftello64@plt+0x1960c>
   2ae38:	sub	r1, r1, r7
   2ae3c:	cmp	r0, r7
   2ae40:	mov	r7, #1
   2ae44:	clz	r1, r1
   2ae48:	lsr	r4, r1, #5
   2ae4c:	lsl	r1, r4, #1
   2ae50:	orreq	r1, r7, r4, lsl #1
   2ae54:	cmp	r1, #0
   2ae58:	beq	2af0c <ftello64@plt+0x19680>
   2ae5c:	ldr	r2, [sp, #76]	; 0x4c
   2ae60:	ldr	r3, [sp, #56]	; 0x38
   2ae64:	mov	r0, lr
   2ae68:	str	r9, [sp]
   2ae6c:	bl	2bcd0 <ftello64@plt+0x1a444>
   2ae70:	mov	r4, r0
   2ae74:	ldr	r0, [sp, #80]	; 0x50
   2ae78:	ldr	lr, [sp, #64]	; 0x40
   2ae7c:	ldr	ip, [sp, #52]	; 0x34
   2ae80:	ldr	r0, [r0, #24]
   2ae84:	ldr	r3, [lr, #116]	; 0x74
   2ae88:	ldr	r2, [r0, r6, lsl #2]
   2ae8c:	add	r0, r2, r2, lsl #1
   2ae90:	add	r0, r3, r0, lsl #3
   2ae94:	ldr	r0, [r0, #8]
   2ae98:	ldr	r7, [sp, #84]	; 0x54
   2ae9c:	cmp	r0, r7
   2aea0:	bgt	2af24 <ftello64@plt+0x19698>
   2aea4:	add	r1, r2, r2, lsl #1
   2aea8:	mov	r5, #1
   2aeac:	add	r1, r3, r1, lsl #3
   2aeb0:	ldr	r1, [r1, #12]
   2aeb4:	cmp	r1, r7
   2aeb8:	blt	2af24 <ftello64@plt+0x19698>
   2aebc:	sub	r1, r1, r7
   2aec0:	cmp	r0, r7
   2aec4:	mov	r0, #1
   2aec8:	clz	r1, r1
   2aecc:	lsr	r2, r1, #5
   2aed0:	lsl	r1, r2, #1
   2aed4:	orreq	r1, r0, r2, lsl #1
   2aed8:	cmp	r1, #0
   2aedc:	beq	2af20 <ftello64@plt+0x19694>
   2aee0:	ldr	r2, [sp, #76]	; 0x4c
   2aee4:	ldr	r3, [sp, #44]	; 0x2c
   2aee8:	mov	r0, lr
   2aeec:	str	r8, [sp]
   2aef0:	bl	2bcd0 <ftello64@plt+0x1a444>
   2aef4:	ldr	ip, [sp, #52]	; 0x34
   2aef8:	ldr	lr, [sp, #64]	; 0x40
   2aefc:	mov	r5, r0
   2af00:	cmp	r5, r4
   2af04:	beq	2af2c <ftello64@plt+0x196a0>
   2af08:	b	2af9c <ftello64@plt+0x19710>
   2af0c:	mov	r4, #0
   2af10:	ldr	r7, [sp, #84]	; 0x54
   2af14:	cmp	r0, r7
   2af18:	ble	2aea4 <ftello64@plt+0x19618>
   2af1c:	b	2af24 <ftello64@plt+0x19698>
   2af20:	mov	r5, #0
   2af24:	cmp	r5, r4
   2af28:	bne	2af9c <ftello64@plt+0x19710>
   2af2c:	ldr	r5, [sp, #80]	; 0x50
   2af30:	add	r6, r6, #1
   2af34:	ldr	r4, [r5, #20]
   2af38:	cmp	r6, r4
   2af3c:	blt	2add8 <ftello64@plt+0x1954c>
   2af40:	ldr	r0, [sp, #32]
   2af44:	cmp	r0, #0
   2af48:	beq	2afc0 <ftello64@plt+0x19734>
   2af4c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2af50:	mov	r2, #1
   2af54:	str	r0, [fp, #-60]	; 0xffffffc4
   2af58:	ldr	r0, [sp, #56]	; 0x38
   2af5c:	str	r0, [fp, #-64]	; 0xffffffc0
   2af60:	ldr	r0, [sp, #16]
   2af64:	cmp	r0, #0
   2af68:	beq	2b0dc <ftello64@plt+0x19850>
   2af6c:	ldr	r4, [sp, #40]	; 0x28
   2af70:	cmp	r4, #0
   2af74:	bne	2b3cc <ftello64@plt+0x19b40>
   2af78:	ldr	sl, [sp, #48]	; 0x30
   2af7c:	ldr	r0, [sp, #72]	; 0x48
   2af80:	mov	r1, #1
   2af84:	str	r0, [sl]
   2af88:	mov	r0, #1
   2af8c:	str	r1, [fp, #-52]	; 0xffffffcc
   2af90:	str	sl, [sp, #28]
   2af94:	str	r0, [sp, #40]	; 0x28
   2af98:	b	2b178 <ftello64@plt+0x198ec>
   2af9c:	ldr	r5, [sp, #80]	; 0x50
   2afa0:	ldr	r7, [sp, #60]	; 0x3c
   2afa4:	ldr	ip, [sp, #24]
   2afa8:	ldr	lr, [sp, #36]	; 0x24
   2afac:	ldr	r8, [sp, #56]	; 0x38
   2afb0:	ldr	r4, [sp, #72]	; 0x48
   2afb4:	mov	r0, sl
   2afb8:	mov	r9, #1
   2afbc:	b	2b55c <ftello64@plt+0x19cd0>
   2afc0:	mov	r0, r5
   2afc4:	mov	r1, #12
   2afc8:	cmp	r4, #1
   2afcc:	mov	r2, #1
   2afd0:	vld1.32	{d16-d17}, [r0], r1
   2afd4:	sub	r1, fp, #72	; 0x48
   2afd8:	vld1.32	{d18-d19}, [r0]
   2afdc:	add	r0, r1, #12
   2afe0:	vst1.32	{d18-d19}, [r0]
   2afe4:	mov	r0, r1
   2afe8:	mov	r1, #20
   2afec:	vst1.64	{d16-d17}, [r0], r1
   2aff0:	str	r4, [r0]
   2aff4:	blt	2b0b8 <ftello64@plt+0x1982c>
   2aff8:	lsl	r0, r4, #2
   2affc:	str	r4, [fp, #-56]	; 0xffffffc8
   2b000:	bl	2e98c <ftello64@plt+0x1d100>
   2b004:	cmp	r0, #0
   2b008:	str	r0, [fp, #-48]	; 0xffffffd0
   2b00c:	beq	2b640 <ftello64@plt+0x19db4>
   2b010:	mov	r6, r0
   2b014:	ldr	r0, [r5, #20]
   2b018:	ldr	r1, [r5, #24]
   2b01c:	lsl	r2, r0, #2
   2b020:	mov	r0, r6
   2b024:	bl	11580 <memcpy@plt>
   2b028:	ldr	r0, [sp, #56]	; 0x38
   2b02c:	mov	sl, r6
   2b030:	str	r0, [fp, #-64]	; 0xffffffc0
   2b034:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b038:	str	r0, [fp, #-60]	; 0xffffffc4
   2b03c:	lsl	r0, r4, #1
   2b040:	lsl	r1, r4, #3
   2b044:	str	r0, [sp, #16]
   2b048:	str	r0, [fp, #-56]	; 0xffffffc8
   2b04c:	mov	r0, r6
   2b050:	bl	2e9bc <ftello64@plt+0x1d130>
   2b054:	cmp	r0, #0
   2b058:	beq	2b660 <ftello64@plt+0x19dd4>
   2b05c:	mov	sl, r0
   2b060:	mov	r6, r0
   2b064:	str	r0, [fp, #-48]	; 0xffffffd0
   2b068:	str	r0, [sp, #12]
   2b06c:	ldr	r0, [sl]
   2b070:	ldr	r2, [sp, #72]	; 0x48
   2b074:	cmp	r0, r2
   2b078:	ble	2b124 <ftello64@plt+0x19898>
   2b07c:	ldr	lr, [sp, #64]	; 0x40
   2b080:	cmp	r4, #1
   2b084:	mov	r2, r4
   2b088:	blt	2b160 <ftello64@plt+0x198d4>
   2b08c:	add	r1, sl, r4, lsl #2
   2b090:	add	r0, r4, #1
   2b094:	mov	r2, r1
   2b098:	ldr	r3, [r2, #-4]!
   2b09c:	sub	r0, r0, #1
   2b0a0:	cmp	r0, #1
   2b0a4:	str	r3, [r1]
   2b0a8:	mov	r1, r2
   2b0ac:	bgt	2b098 <ftello64@plt+0x1980c>
   2b0b0:	sub	r2, r0, #1
   2b0b4:	b	2b160 <ftello64@plt+0x198d4>
   2b0b8:	ldr	r1, [sp, #8]
   2b0bc:	mov	r0, #0
   2b0c0:	str	r0, [r1]
   2b0c4:	str	r0, [r1, #4]
   2b0c8:	str	r0, [r1, #8]
   2b0cc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b0d0:	str	r0, [fp, #-60]	; 0xffffffc4
   2b0d4:	ldr	r0, [sp, #56]	; 0x38
   2b0d8:	str	r0, [fp, #-64]	; 0xffffffc0
   2b0dc:	mov	r0, #4
   2b0e0:	str	r2, [fp, #-52]	; 0xffffffcc
   2b0e4:	str	r2, [fp, #-56]	; 0xffffffc8
   2b0e8:	bl	2e98c <ftello64@plt+0x1d100>
   2b0ec:	cmp	r0, #0
   2b0f0:	str	r0, [fp, #-48]	; 0xffffffd0
   2b0f4:	beq	2b640 <ftello64@plt+0x19db4>
   2b0f8:	mov	sl, r0
   2b0fc:	ldr	r0, [sp, #72]	; 0x48
   2b100:	ldr	lr, [sp, #64]	; 0x40
   2b104:	str	sl, [sp, #12]
   2b108:	str	sl, [sp, #28]
   2b10c:	str	r0, [sl]
   2b110:	mov	r0, #1
   2b114:	str	r0, [sp, #40]	; 0x28
   2b118:	mov	r0, #1
   2b11c:	str	r0, [sp, #16]
   2b120:	b	2b178 <ftello64@plt+0x198ec>
   2b124:	add	r0, sl, r4, lsl #2
   2b128:	ldr	lr, [sp, #64]	; 0x40
   2b12c:	ldr	r1, [r0, #-4]
   2b130:	cmp	r1, r2
   2b134:	mov	r2, r4
   2b138:	ble	2b160 <ftello64@plt+0x198d4>
   2b13c:	ldr	r3, [sp, #72]	; 0x48
   2b140:	sub	r2, r4, #2
   2b144:	str	r1, [r0]
   2b148:	sub	r2, r2, #1
   2b14c:	ldr	r1, [r0, #-8]
   2b150:	sub	r0, r0, #4
   2b154:	cmp	r1, r3
   2b158:	bgt	2b144 <ftello64@plt+0x198b8>
   2b15c:	add	r2, r2, #2
   2b160:	ldr	r0, [sp, #72]	; 0x48
   2b164:	add	r4, r4, #1
   2b168:	str	r6, [sp, #28]
   2b16c:	str	r4, [sp, #40]	; 0x28
   2b170:	str	r0, [sl, r2, lsl #2]
   2b174:	str	r4, [fp, #-52]	; 0xffffffcc
   2b178:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b17c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2b180:	ldr	r6, [r1, r0, lsl #2]
   2b184:	mov	r8, r1
   2b188:	mov	r0, lr
   2b18c:	sub	r1, fp, #72	; 0x48
   2b190:	bl	2a0a0 <ftello64@plt+0x18814>
   2b194:	cmp	r0, #0
   2b198:	bne	2b61c <ftello64@plt+0x19d90>
   2b19c:	ldr	r5, [r5, #4]
   2b1a0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2b1a4:	ldr	r4, [sp, #72]	; 0x48
   2b1a8:	mov	r7, r8
   2b1ac:	cmp	r5, #0
   2b1b0:	beq	2b260 <ftello64@plt+0x199d4>
   2b1b4:	mov	r3, r0
   2b1b8:	cmp	r0, #0
   2b1bc:	str	r6, [sp, #84]	; 0x54
   2b1c0:	blt	2b258 <ftello64@plt+0x199cc>
   2b1c4:	mov	r0, #0
   2b1c8:	mov	r6, r0
   2b1cc:	ldr	r0, [r7, r0, lsl #2]
   2b1d0:	ldr	r1, [r5, r6, lsl #2]
   2b1d4:	cmp	r1, #0
   2b1d8:	beq	2b248 <ftello64@plt+0x199bc>
   2b1dc:	cmp	r0, #0
   2b1e0:	beq	2b238 <ftello64@plt+0x199ac>
   2b1e4:	sub	r4, fp, #44	; 0x2c
   2b1e8:	add	r2, r0, #4
   2b1ec:	add	r1, r1, #4
   2b1f0:	mov	r0, r4
   2b1f4:	bl	264bc <ftello64@plt+0x14c30>
   2b1f8:	cmp	r0, #0
   2b1fc:	str	r0, [fp, #-32]	; 0xffffffe0
   2b200:	bne	2b61c <ftello64@plt+0x19d90>
   2b204:	ldr	r1, [sp, #60]	; 0x3c
   2b208:	sub	r0, fp, #32
   2b20c:	mov	r2, r4
   2b210:	bl	27b30 <ftello64@plt+0x162a4>
   2b214:	str	r0, [r5, r6, lsl #2]
   2b218:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2b21c:	bl	15bb8 <ftello64@plt+0x432c>
   2b220:	ldr	r9, [fp, #-32]	; 0xffffffe0
   2b224:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2b228:	ldr	r4, [sp, #72]	; 0x48
   2b22c:	mov	r7, r8
   2b230:	cmp	r9, #0
   2b234:	bne	2b590 <ftello64@plt+0x19d04>
   2b238:	add	r0, r6, #1
   2b23c:	cmp	r6, r3
   2b240:	blt	2b1c8 <ftello64@plt+0x1993c>
   2b244:	b	2b258 <ftello64@plt+0x199cc>
   2b248:	str	r0, [r5, r6, lsl #2]
   2b24c:	add	r0, r6, #1
   2b250:	cmp	r6, r3
   2b254:	blt	2b1c8 <ftello64@plt+0x1993c>
   2b258:	ldr	r6, [sp, #84]	; 0x54
   2b25c:	mov	r0, r3
   2b260:	str	r6, [r7, r0, lsl #2]
   2b264:	ldr	r0, [sp, #40]	; 0x28
   2b268:	str	r7, [sp, #32]
   2b26c:	str	sl, [sp, #48]	; 0x30
   2b270:	cmp	r0, #1
   2b274:	blt	2b308 <ftello64@plt+0x19a7c>
   2b278:	ldr	r5, [sp, #80]	; 0x50
   2b27c:	ldr	ip, [sp, #24]
   2b280:	ldr	r8, [sp, #56]	; 0x38
   2b284:	subs	r0, r0, #1
   2b288:	mov	r9, #1
   2b28c:	mov	r1, #0
   2b290:	beq	2b2b8 <ftello64@plt+0x19a2c>
   2b294:	mov	r2, r0
   2b298:	add	r3, r1, r2
   2b29c:	lsr	r7, r3, #1
   2b2a0:	ldr	r6, [sl, r7, lsl #2]
   2b2a4:	cmp	r6, r4
   2b2a8:	movge	r2, r7
   2b2ac:	addlt	r1, r9, r3, lsr #1
   2b2b0:	cmp	r1, r2
   2b2b4:	bcc	2b298 <ftello64@plt+0x19a0c>
   2b2b8:	ldr	r2, [sl, r1, lsl #2]
   2b2bc:	cmp	r2, r4
   2b2c0:	mov	r2, r1
   2b2c4:	mvnne	r2, #0
   2b2c8:	cmp	r2, #0
   2b2cc:	blt	2b324 <ftello64@plt+0x19a98>
   2b2d0:	ldr	r3, [sp, #40]	; 0x28
   2b2d4:	ldr	r7, [sp, #60]	; 0x3c
   2b2d8:	cmp	r3, r2
   2b2dc:	ble	2b334 <ftello64@plt+0x19aa8>
   2b2e0:	cmp	r0, r2
   2b2e4:	str	r0, [fp, #-52]	; 0xffffffcc
   2b2e8:	ble	2b340 <ftello64@plt+0x19ab4>
   2b2ec:	ldr	r3, [sp, #40]	; 0x28
   2b2f0:	mvn	r2, r1
   2b2f4:	add	r3, r3, r2
   2b2f8:	cmp	r3, #4
   2b2fc:	bcs	2b34c <ftello64@plt+0x19ac0>
   2b300:	mov	r2, r1
   2b304:	b	2b3a4 <ftello64@plt+0x19b18>
   2b308:	ldr	r5, [sp, #80]	; 0x50
   2b30c:	ldr	ip, [sp, #24]
   2b310:	ldr	lr, [sp, #36]	; 0x24
   2b314:	ldr	r8, [sp, #56]	; 0x38
   2b318:	ldr	r7, [sp, #60]	; 0x3c
   2b31c:	mov	r9, #1
   2b320:	b	2b390 <ftello64@plt+0x19b04>
   2b324:	ldr	r0, [sp, #12]
   2b328:	ldr	r7, [sp, #60]	; 0x3c
   2b32c:	str	r0, [sp, #28]
   2b330:	b	2b38c <ftello64@plt+0x19b00>
   2b334:	ldr	r0, [sp, #12]
   2b338:	str	r0, [sp, #28]
   2b33c:	b	2b38c <ftello64@plt+0x19b00>
   2b340:	ldr	r1, [sp, #12]
   2b344:	str	r1, [sp, #28]
   2b348:	b	2b388 <ftello64@plt+0x19afc>
   2b34c:	bic	r6, r3, #3
   2b350:	add	r2, r1, r6
   2b354:	add	r1, sl, r1, lsl #2
   2b358:	mov	r7, r6
   2b35c:	add	r1, r1, #4
   2b360:	sub	r5, r1, #4
   2b364:	vld1.32	{d16-d17}, [r1]!
   2b368:	subs	r7, r7, #4
   2b36c:	vst1.32	{d16-d17}, [r5]
   2b370:	bne	2b360 <ftello64@plt+0x19ad4>
   2b374:	ldr	r5, [sp, #80]	; 0x50
   2b378:	ldr	r7, [sp, #60]	; 0x3c
   2b37c:	cmp	r3, r6
   2b380:	bne	2b3a4 <ftello64@plt+0x19b18>
   2b384:	str	sl, [sp, #28]
   2b388:	str	r0, [sp, #40]	; 0x28
   2b38c:	ldr	lr, [sp, #36]	; 0x24
   2b390:	ldr	r0, [sp, #64]	; 0x40
   2b394:	add	r1, r4, r4, lsl #1
   2b398:	ldr	r0, [r0, #116]	; 0x74
   2b39c:	add	r0, r0, r1, lsl #3
   2b3a0:	b	2b55c <ftello64@plt+0x19cd0>
   2b3a4:	ldr	lr, [sp, #36]	; 0x24
   2b3a8:	add	r1, sl, r2, lsl #2
   2b3ac:	ldr	r1, [r1, #4]
   2b3b0:	str	r1, [sl, r2, lsl #2]
   2b3b4:	add	r2, r2, #1
   2b3b8:	cmp	r0, r2
   2b3bc:	bne	2b3a8 <ftello64@plt+0x19b1c>
   2b3c0:	str	sl, [sp, #28]
   2b3c4:	str	r0, [sp, #40]	; 0x28
   2b3c8:	b	2b390 <ftello64@plt+0x19b04>
   2b3cc:	ldr	r0, [sp, #16]
   2b3d0:	ldr	sl, [sp, #48]	; 0x30
   2b3d4:	ldr	r6, [sp, #28]
   2b3d8:	cmp	r0, r4
   2b3dc:	beq	2b03c <ftello64@plt+0x197b0>
   2b3e0:	b	2b06c <ftello64@plt+0x197e0>
   2b3e4:	ldr	r0, [sl]
   2b3e8:	cmp	r0, r8
   2b3ec:	bne	2b558 <ftello64@plt+0x19ccc>
   2b3f0:	ldr	r0, [sl, #8]
   2b3f4:	ldr	r1, [sl, #12]
   2b3f8:	subs	r0, r1, r0
   2b3fc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2b400:	add	r0, r0, r1
   2b404:	str	r0, [sp, #84]	; 0x54
   2b408:	beq	2b52c <ftello64@plt+0x19ca0>
   2b40c:	ldr	r0, [r7, #12]
   2b410:	add	r0, r0, r8, lsl #2
   2b414:	ldr	r1, [r5, #12]
   2b418:	ldr	r2, [sp, #84]	; 0x54
   2b41c:	cmp	r2, r1
   2b420:	bgt	2b558 <ftello64@plt+0x19ccc>
   2b424:	ldr	r1, [r5]
   2b428:	ldr	r1, [r1, r2, lsl #2]
   2b42c:	cmp	r1, #0
   2b430:	beq	2b558 <ftello64@plt+0x19ccc>
   2b434:	ldr	r2, [r1, #8]
   2b438:	cmp	r2, #1
   2b43c:	blt	2b558 <ftello64@plt+0x19ccc>
   2b440:	ldr	r7, [r0]
   2b444:	ldr	r0, [r1, #12]
   2b448:	subs	r2, r2, #1
   2b44c:	mov	r1, #0
   2b450:	beq	2b474 <ftello64@plt+0x19be8>
   2b454:	add	r3, r1, r2
   2b458:	lsr	r6, r3, #1
   2b45c:	ldr	r5, [r0, r6, lsl #2]
   2b460:	cmp	r5, r7
   2b464:	movge	r2, r6
   2b468:	addlt	r1, r9, r3, lsr #1
   2b46c:	cmp	r1, r2
   2b470:	bcc	2b454 <ftello64@plt+0x19bc8>
   2b474:	ldr	r0, [r0, r1, lsl #2]
   2b478:	cmp	r0, r7
   2b47c:	bne	2b550 <ftello64@plt+0x19cc4>
   2b480:	str	r7, [sp, #44]	; 0x2c
   2b484:	ldr	r7, [sp, #64]	; 0x40
   2b488:	str	r4, [sp, #72]	; 0x48
   2b48c:	ldr	r0, [r7, #108]	; 0x6c
   2b490:	cmp	r0, #1
   2b494:	blt	2ad3c <ftello64@plt+0x194b0>
   2b498:	ldr	r1, [r7, #116]	; 0x74
   2b49c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   2b4a0:	mov	r9, #0
   2b4a4:	mov	r2, r0
   2b4a8:	mov	r8, #1
   2b4ac:	add	r3, r2, r9
   2b4b0:	add	r3, r3, r3, lsr #31
   2b4b4:	asr	r6, r3, #1
   2b4b8:	add	r5, r6, r6, lsl #1
   2b4bc:	add	r5, r1, r5, lsl #3
   2b4c0:	ldr	r5, [r5, #4]
   2b4c4:	cmp	r5, r4
   2b4c8:	addlt	r9, r8, r3, asr #1
   2b4cc:	movge	r2, r6
   2b4d0:	cmp	r9, r2
   2b4d4:	blt	2b4ac <ftello64@plt+0x19c20>
   2b4d8:	cmp	r9, r0
   2b4dc:	bge	2ad4c <ftello64@plt+0x194c0>
   2b4e0:	ldr	r1, [r7, #116]	; 0x74
   2b4e4:	add	r2, r9, r9, lsl #1
   2b4e8:	add	r1, r1, r2, lsl #3
   2b4ec:	ldr	r1, [r1, #4]
   2b4f0:	cmp	r1, r4
   2b4f4:	mvnne	r9, #0
   2b4f8:	cmp	r0, #1
   2b4fc:	bge	2ad58 <ftello64@plt+0x194cc>
   2b500:	ldr	r4, [sp, #84]	; 0x54
   2b504:	mov	r8, #0
   2b508:	ldr	lr, [sp, #64]	; 0x40
   2b50c:	cmp	r8, r0
   2b510:	blt	2ada4 <ftello64@plt+0x19518>
   2b514:	mvn	r8, #0
   2b518:	ldr	r5, [sp, #80]	; 0x50
   2b51c:	ldr	r4, [r5, #20]
   2b520:	cmp	r4, #1
   2b524:	bge	2adcc <ftello64@plt+0x19540>
   2b528:	b	2af40 <ftello64@plt+0x196b4>
   2b52c:	ldr	r0, [r7, #20]
   2b530:	add	r1, r8, r8, lsl #1
   2b534:	add	r0, r0, r1, lsl #2
   2b538:	ldr	r0, [r0, #8]
   2b53c:	ldr	r1, [r5, #12]
   2b540:	ldr	r2, [sp, #84]	; 0x54
   2b544:	cmp	r2, r1
   2b548:	bgt	2b558 <ftello64@plt+0x19ccc>
   2b54c:	b	2b424 <ftello64@plt+0x19b98>
   2b550:	ldr	r5, [sp, #80]	; 0x50
   2b554:	ldr	r7, [sp, #60]	; 0x3c
   2b558:	mov	r0, sl
   2b55c:	add	sl, r0, #24
   2b560:	ldrb	r0, [r0, #20]
   2b564:	add	r4, r4, #1
   2b568:	cmp	r0, #0
   2b56c:	bne	2b3e4 <ftello64@plt+0x19b58>
   2b570:	ldr	r1, [sp, #68]	; 0x44
   2b574:	ldr	sl, [sp, #48]	; 0x30
   2b578:	ldr	r4, [fp, #-80]	; 0xffffffb0
   2b57c:	add	lr, lr, #1
   2b580:	ldr	r0, [r1, #4]
   2b584:	cmp	lr, r0
   2b588:	blt	2acd8 <ftello64@plt+0x1944c>
   2b58c:	mov	r9, #0
   2b590:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b594:	cmp	r0, #0
   2b598:	beq	2b5a4 <ftello64@plt+0x19d18>
   2b59c:	mov	r0, sl
   2b5a0:	bl	15bb8 <ftello64@plt+0x432c>
   2b5a4:	cmp	r9, #0
   2b5a8:	str	r9, [fp, #-76]	; 0xffffffb4
   2b5ac:	moveq	r9, #0
   2b5b0:	mov	r0, r9
   2b5b4:	sub	sp, fp, #28
   2b5b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b5bc:	mov	ip, #0
   2b5c0:	cmp	ip, lr
   2b5c4:	blt	2ac70 <ftello64@plt+0x193e4>
   2b5c8:	mov	r0, #0
   2b5cc:	str	r0, [fp, #-76]	; 0xffffffb4
   2b5d0:	mov	r9, #0
   2b5d4:	mov	r0, r9
   2b5d8:	sub	sp, fp, #28
   2b5dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b5e0:	mov	r9, r0
   2b5e4:	str	r0, [fp, #-76]	; 0xffffffb4
   2b5e8:	mov	r0, r9
   2b5ec:	sub	sp, fp, #28
   2b5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b5f4:	str	r2, [fp, #-76]	; 0xffffffb4
   2b5f8:	mov	r9, #0
   2b5fc:	mov	r0, r9
   2b600:	sub	sp, fp, #28
   2b604:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b608:	str	r0, [fp, #-72]	; 0xffffffb8
   2b60c:	str	r9, [fp, #-76]	; 0xffffffb4
   2b610:	mov	r0, r9
   2b614:	sub	sp, fp, #28
   2b618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b61c:	mov	r9, r0
   2b620:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b624:	cmp	r0, #0
   2b628:	bne	2b59c <ftello64@plt+0x19d10>
   2b62c:	b	2b5a4 <ftello64@plt+0x19d18>
   2b630:	mov	r9, r0
   2b634:	mov	r0, r9
   2b638:	sub	sp, fp, #28
   2b63c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b640:	mov	sl, #0
   2b644:	mov	r9, #12
   2b648:	str	sl, [fp, #-56]	; 0xffffffc8
   2b64c:	str	sl, [fp, #-52]	; 0xffffffcc
   2b650:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b654:	cmp	r0, #0
   2b658:	bne	2b59c <ftello64@plt+0x19d10>
   2b65c:	b	2b5a4 <ftello64@plt+0x19d18>
   2b660:	mov	r9, #12
   2b664:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b668:	cmp	r0, #0
   2b66c:	bne	2b59c <ftello64@plt+0x19d10>
   2b670:	b	2b5a4 <ftello64@plt+0x19d18>
   2b674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b678:	add	fp, sp, #28
   2b67c:	sub	sp, sp, #12
   2b680:	ldr	ip, [r1, #4]
   2b684:	mov	sl, r0
   2b688:	mov	r0, #0
   2b68c:	cmp	ip, #0
   2b690:	ldrne	lr, [r2, #4]
   2b694:	cmpne	lr, #0
   2b698:	bne	2b6a4 <ftello64@plt+0x19e18>
   2b69c:	sub	sp, fp, #28
   2b6a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b6a4:	mov	r7, r1
   2b6a8:	ldr	r1, [sl, #4]
   2b6ac:	ldr	r6, [sl]
   2b6b0:	add	r3, lr, ip
   2b6b4:	add	r4, r1, r3
   2b6b8:	cmp	r4, r6
   2b6bc:	ble	2b700 <ftello64@plt+0x19e74>
   2b6c0:	mov	r5, r2
   2b6c4:	mov	r2, sl
   2b6c8:	add	r4, r6, r3
   2b6cc:	ldr	r0, [r2, #8]!
   2b6d0:	lsl	r1, r4, #2
   2b6d4:	str	r2, [sp, #8]
   2b6d8:	bl	2e9bc <ftello64@plt+0x1d130>
   2b6dc:	cmp	r0, #0
   2b6e0:	beq	2b884 <ftello64@plt+0x19ff8>
   2b6e4:	str	r4, [sl]
   2b6e8:	str	r0, [sl, #8]
   2b6ec:	mov	r2, r5
   2b6f0:	ldr	r1, [sl, #4]
   2b6f4:	ldr	lr, [r5, #4]
   2b6f8:	ldr	ip, [r7, #4]
   2b6fc:	b	2b708 <ftello64@plt+0x19e7c>
   2b700:	add	r0, sl, #8
   2b704:	str	r0, [sp, #8]
   2b708:	str	r2, [sp, #4]
   2b70c:	ldr	r2, [r2, #8]
   2b710:	ldr	r4, [r7, #8]
   2b714:	add	r3, ip, r1
   2b718:	sub	r8, r1, #1
   2b71c:	add	r9, r3, lr
   2b720:	sub	ip, ip, #1
   2b724:	sub	r3, lr, #1
   2b728:	ldr	r1, [r2, r3, lsl #2]
   2b72c:	ldr	r6, [r4, ip, lsl #2]
   2b730:	cmp	r6, r1
   2b734:	beq	2b760 <ftello64@plt+0x19ed4>
   2b738:	blt	2b750 <ftello64@plt+0x19ec4>
   2b73c:	sub	r5, ip, #1
   2b740:	cmp	ip, #0
   2b744:	mov	ip, r5
   2b748:	bgt	2b72c <ftello64@plt+0x19ea0>
   2b74c:	b	2b7dc <ftello64@plt+0x19f50>
   2b750:	cmp	lr, #2
   2b754:	mov	lr, r3
   2b758:	bge	2b724 <ftello64@plt+0x19e98>
   2b75c:	b	2b7dc <ftello64@plt+0x19f50>
   2b760:	mov	r0, r9
   2b764:	cmp	r8, #0
   2b768:	blt	2b7b4 <ftello64@plt+0x19f28>
   2b76c:	ldr	r1, [sp, #8]
   2b770:	ldr	r9, [r1]
   2b774:	mov	r1, r8
   2b778:	ldr	r5, [r9, r1, lsl #2]
   2b77c:	cmp	r5, r6
   2b780:	ble	2b798 <ftello64@plt+0x19f0c>
   2b784:	sub	r8, r1, #1
   2b788:	cmp	r1, #0
   2b78c:	mov	r1, r8
   2b790:	bgt	2b778 <ftello64@plt+0x19eec>
   2b794:	b	2b7b4 <ftello64@plt+0x19f28>
   2b798:	mov	r8, r1
   2b79c:	bne	2b7b4 <ftello64@plt+0x19f28>
   2b7a0:	mov	r8, r1
   2b7a4:	mov	r9, r0
   2b7a8:	cmp	ip, #1
   2b7ac:	bge	2b7d0 <ftello64@plt+0x19f44>
   2b7b0:	b	2b7dc <ftello64@plt+0x19f50>
   2b7b4:	ldr	r1, [sp, #8]
   2b7b8:	mov	r9, r0
   2b7bc:	sub	r9, r0, #1
   2b7c0:	ldr	r1, [r1]
   2b7c4:	str	r6, [r1, r9, lsl #2]
   2b7c8:	cmp	ip, #1
   2b7cc:	blt	2b7dc <ftello64@plt+0x19f50>
   2b7d0:	cmp	lr, #2
   2b7d4:	mov	lr, r3
   2b7d8:	bge	2b720 <ftello64@plt+0x19e94>
   2b7dc:	ldr	lr, [r7, #4]
   2b7e0:	ldr	r7, [sp, #4]
   2b7e4:	ldr	r2, [sl, #4]
   2b7e8:	ldr	r0, [sl, #8]
   2b7ec:	ldr	r4, [r7, #4]
   2b7f0:	subs	r1, r2, #1
   2b7f4:	add	r3, r1, lr
   2b7f8:	add	r3, r3, r4
   2b7fc:	sub	r5, r3, r9
   2b800:	add	r6, r5, #1
   2b804:	cmpge	r5, #0
   2b808:	add	r7, r6, r2
   2b80c:	str	r7, [sl, #4]
   2b810:	blt	2b868 <ftello64@plt+0x19fdc>
   2b814:	add	r2, r2, r4
   2b818:	add	r2, r2, lr
   2b81c:	sub	r2, r2, r9
   2b820:	add	r7, r0, r2, lsl #2
   2b824:	ldr	r2, [r0, r1, lsl #2]
   2b828:	ldr	r5, [r0, r3, lsl #2]
   2b82c:	cmp	r5, r2
   2b830:	bgt	2b84c <ftello64@plt+0x19fc0>
   2b834:	str	r2, [r7, r1, lsl #2]
   2b838:	sub	r2, r1, #1
   2b83c:	cmp	r1, #0
   2b840:	mov	r1, r2
   2b844:	bgt	2b824 <ftello64@plt+0x19f98>
   2b848:	b	2b868 <ftello64@plt+0x19fdc>
   2b84c:	str	r5, [r7, r1, lsl #2]
   2b850:	sub	r7, r7, #4
   2b854:	subs	r6, r6, #1
   2b858:	sub	r3, r3, #1
   2b85c:	mov	r2, #0
   2b860:	bne	2b824 <ftello64@plt+0x19f98>
   2b864:	b	2b86c <ftello64@plt+0x19fe0>
   2b868:	mov	r2, r6
   2b86c:	add	r1, r0, r9, lsl #2
   2b870:	lsl	r2, r2, #2
   2b874:	bl	11580 <memcpy@plt>
   2b878:	mov	r0, #0
   2b87c:	sub	sp, fp, #28
   2b880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b884:	mov	r0, #12
   2b888:	sub	sp, fp, #28
   2b88c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b894:	add	fp, sp, #28
   2b898:	sub	sp, sp, #44	; 0x2c
   2b89c:	mov	ip, r0
   2b8a0:	ldr	r0, [r0, #28]
   2b8a4:	str	r3, [sp, #4]
   2b8a8:	add	r3, r1, r1, lsl #1
   2b8ac:	mov	r9, #0
   2b8b0:	str	r9, [sp, #36]	; 0x24
   2b8b4:	str	r9, [sp, #32]
   2b8b8:	str	r9, [sp, #40]	; 0x28
   2b8bc:	add	r3, r0, r3, lsl #2
   2b8c0:	mov	r0, r3
   2b8c4:	ldr	lr, [r0, #4]!
   2b8c8:	cmp	lr, #1
   2b8cc:	str	r0, [sp, #24]
   2b8d0:	blt	2bbe0 <ftello64@plt+0x1a354>
   2b8d4:	add	r4, r3, #8
   2b8d8:	mov	sl, #1
   2b8dc:	str	r2, [sp, #28]
   2b8e0:	str	r3, [sp]
   2b8e4:	str	r1, [sp, #12]
   2b8e8:	str	ip, [sp, #8]
   2b8ec:	str	r4, [sp, #20]
   2b8f0:	ldr	r3, [r4]
   2b8f4:	ldr	r0, [r3, r9, lsl #2]
   2b8f8:	cmp	r0, r1
   2b8fc:	beq	2baa4 <ftello64@plt+0x1a218>
   2b900:	ldr	r2, [ip]
   2b904:	add	r2, r2, r0, lsl #3
   2b908:	ldrb	r2, [r2, #4]
   2b90c:	tst	r2, #8
   2b910:	beq	2baa4 <ftello64@plt+0x1a218>
   2b914:	ldr	r2, [ip, #20]
   2b918:	add	r0, r0, r0, lsl #1
   2b91c:	mvn	r8, #0
   2b920:	str	r0, [sp, #16]
   2b924:	add	r0, r2, r0, lsl #2
   2b928:	ldr	r7, [r0, #4]
   2b92c:	ldr	r0, [r0, #8]
   2b930:	cmp	r7, #2
   2b934:	ldr	r5, [r0]
   2b938:	ldrge	r8, [r0, #4]
   2b93c:	cmp	lr, #1
   2b940:	blt	2b980 <ftello64@plt+0x1a0f4>
   2b944:	mov	r2, #0
   2b948:	subs	r7, lr, #1
   2b94c:	beq	2b970 <ftello64@plt+0x1a0e4>
   2b950:	add	r6, r2, r7
   2b954:	lsr	r4, r6, #1
   2b958:	ldr	r0, [r3, r4, lsl #2]
   2b95c:	cmp	r0, r5
   2b960:	movge	r7, r4
   2b964:	addlt	r2, sl, r6, lsr #1
   2b968:	cmp	r2, r7
   2b96c:	bcc	2b950 <ftello64@plt+0x1a0c4>
   2b970:	ldr	r0, [r3, r2, lsl #2]
   2b974:	ldr	r4, [sp, #20]
   2b978:	cmp	r0, r5
   2b97c:	beq	2b9dc <ftello64@plt+0x1a150>
   2b980:	ldr	r0, [sp, #28]
   2b984:	ldr	r0, [r0, #4]
   2b988:	cmp	r0, #1
   2b98c:	blt	2b9dc <ftello64@plt+0x1a150>
   2b990:	subs	r6, r0, #1
   2b994:	ldr	r0, [sp, #28]
   2b998:	mov	r7, #0
   2b99c:	ldr	r1, [r0, #8]
   2b9a0:	beq	2b9c4 <ftello64@plt+0x1a138>
   2b9a4:	add	r0, r7, r6
   2b9a8:	lsr	r4, r0, #1
   2b9ac:	ldr	ip, [r1, r4, lsl #2]
   2b9b0:	cmp	ip, r5
   2b9b4:	movge	r6, r4
   2b9b8:	addlt	r7, sl, r0, lsr #1
   2b9bc:	cmp	r7, r6
   2b9c0:	bcc	2b9a4 <ftello64@plt+0x1a118>
   2b9c4:	ldr	r0, [r1, r7, lsl #2]
   2b9c8:	ldr	r1, [sp, #12]
   2b9cc:	ldr	ip, [sp, #8]
   2b9d0:	ldr	r4, [sp, #20]
   2b9d4:	cmp	r0, r5
   2b9d8:	beq	2ba74 <ftello64@plt+0x1a1e8>
   2b9dc:	cmp	r8, #1
   2b9e0:	blt	2baa4 <ftello64@plt+0x1a218>
   2b9e4:	cmp	lr, #1
   2b9e8:	blt	2ba24 <ftello64@plt+0x1a198>
   2b9ec:	mov	r2, #0
   2b9f0:	subs	r7, lr, #1
   2b9f4:	beq	2ba18 <ftello64@plt+0x1a18c>
   2b9f8:	add	r0, r2, r7
   2b9fc:	lsr	r6, r0, #1
   2ba00:	ldr	r5, [r3, r6, lsl #2]
   2ba04:	cmp	r5, r8
   2ba08:	movge	r7, r6
   2ba0c:	addlt	r2, sl, r0, lsr #1
   2ba10:	cmp	r2, r7
   2ba14:	bcc	2b9f8 <ftello64@plt+0x1a16c>
   2ba18:	ldr	r0, [r3, r2, lsl #2]
   2ba1c:	cmp	r0, r8
   2ba20:	beq	2baa4 <ftello64@plt+0x1a218>
   2ba24:	ldr	r2, [sp, #28]
   2ba28:	ldr	r0, [r2, #4]
   2ba2c:	cmp	r0, #1
   2ba30:	blt	2baa4 <ftello64@plt+0x1a218>
   2ba34:	ldr	r4, [r2, #8]
   2ba38:	subs	r7, r0, #1
   2ba3c:	mov	r3, #0
   2ba40:	beq	2ba64 <ftello64@plt+0x1a1d8>
   2ba44:	add	r0, r3, r7
   2ba48:	lsr	r6, r0, #1
   2ba4c:	ldr	r5, [r4, r6, lsl #2]
   2ba50:	cmp	r5, r8
   2ba54:	movge	r7, r6
   2ba58:	addlt	r3, sl, r0, lsr #1
   2ba5c:	cmp	r3, r7
   2ba60:	bcc	2ba44 <ftello64@plt+0x1a1b8>
   2ba64:	ldr	r0, [r4, r3, lsl #2]
   2ba68:	ldr	r4, [sp, #20]
   2ba6c:	cmp	r0, r8
   2ba70:	bne	2baa4 <ftello64@plt+0x1a218>
   2ba74:	ldr	r0, [ip, #28]
   2ba78:	ldr	r1, [sp, #16]
   2ba7c:	add	r2, r0, r1, lsl #2
   2ba80:	ldr	r1, [sp, #4]
   2ba84:	add	r0, sp, #32
   2ba88:	bl	2b674 <ftello64@plt+0x19de8>
   2ba8c:	cmp	r0, #0
   2ba90:	bne	2bcb8 <ftello64@plt+0x1a42c>
   2ba94:	ldr	r0, [sp, #24]
   2ba98:	ldr	r1, [sp, #12]
   2ba9c:	ldr	ip, [sp, #8]
   2baa0:	ldr	lr, [r0]
   2baa4:	add	r9, r9, #1
   2baa8:	cmp	r9, lr
   2baac:	blt	2b8f0 <ftello64@plt+0x1a064>
   2bab0:	ldr	r2, [sp, #28]
   2bab4:	ldr	r0, [sp]
   2bab8:	cmp	lr, #0
   2babc:	ble	2bbe0 <ftello64@plt+0x1a354>
   2bac0:	ldr	r1, [sp, #36]	; 0x24
   2bac4:	ldr	r9, [r0, #8]
   2bac8:	ldr	r0, [sp, #40]	; 0x28
   2bacc:	subs	lr, r1, #1
   2bad0:	str	r9, [sp, #20]
   2bad4:	blt	2bbf8 <ftello64@plt+0x1a36c>
   2bad8:	mov	ip, #0
   2badc:	mov	r7, #1
   2bae0:	b	2bb04 <ftello64@plt+0x1a278>
   2bae4:	add	r2, r5, r1, lsl #2
   2bae8:	ldr	r2, [r2, #4]
   2baec:	str	r2, [r5, r1, lsl #2]
   2baf0:	add	r1, r1, #1
   2baf4:	ldr	r2, [r3, #4]
   2baf8:	cmp	r1, r2
   2bafc:	blt	2bae4 <ftello64@plt+0x1a258>
   2bb00:	b	2bbc8 <ftello64@plt+0x1a33c>
   2bb04:	ldr	r6, [r9, ip, lsl #2]
   2bb08:	cmp	lr, #0
   2bb0c:	mov	r1, #0
   2bb10:	beq	2bb3c <ftello64@plt+0x1a2b0>
   2bb14:	mov	r1, #0
   2bb18:	mov	r2, lr
   2bb1c:	add	r5, r1, r2
   2bb20:	lsr	r4, r5, #1
   2bb24:	ldr	r3, [r0, r4, lsl #2]
   2bb28:	cmp	r3, r6
   2bb2c:	movge	r2, r4
   2bb30:	addlt	r1, r7, r5, lsr #1
   2bb34:	cmp	r1, r2
   2bb38:	bcc	2bb1c <ftello64@plt+0x1a290>
   2bb3c:	ldr	r1, [r0, r1, lsl #2]
   2bb40:	cmp	r1, r6
   2bb44:	ldr	r1, [sp, #28]
   2bb48:	beq	2bbc8 <ftello64@plt+0x1a33c>
   2bb4c:	ldr	sl, [r1, #4]
   2bb50:	cmp	sl, #1
   2bb54:	blt	2bbc8 <ftello64@plt+0x1a33c>
   2bb58:	ldr	r5, [r1, #8]
   2bb5c:	subs	r4, sl, #1
   2bb60:	beq	2bb90 <ftello64@plt+0x1a304>
   2bb64:	mov	r1, #0
   2bb68:	mov	r8, r4
   2bb6c:	add	r3, r1, r4
   2bb70:	lsr	r2, r3, #1
   2bb74:	ldr	r9, [r5, r2, lsl #2]
   2bb78:	cmp	r9, r6
   2bb7c:	movge	r4, r2
   2bb80:	addlt	r1, r7, r3, lsr #1
   2bb84:	cmp	r1, r4
   2bb88:	bcc	2bb6c <ftello64@plt+0x1a2e0>
   2bb8c:	b	2bb98 <ftello64@plt+0x1a30c>
   2bb90:	mov	r8, r4
   2bb94:	mov	r1, #0
   2bb98:	ldr	r2, [r5, r1, lsl #2]
   2bb9c:	ldr	r3, [sp, #28]
   2bba0:	ldr	r9, [sp, #20]
   2bba4:	mov	r4, r1
   2bba8:	cmp	r2, r6
   2bbac:	mvnne	r4, #0
   2bbb0:	cmp	r4, #0
   2bbb4:	blt	2bbc8 <ftello64@plt+0x1a33c>
   2bbb8:	cmp	sl, r4
   2bbbc:	strgt	r8, [r3, #4]
   2bbc0:	cmpgt	r8, r4
   2bbc4:	bgt	2bae4 <ftello64@plt+0x1a258>
   2bbc8:	ldr	r1, [sp, #24]
   2bbcc:	add	ip, ip, #1
   2bbd0:	ldr	r1, [r1]
   2bbd4:	cmp	ip, r1
   2bbd8:	blt	2bb04 <ftello64@plt+0x1a278>
   2bbdc:	b	2bbe4 <ftello64@plt+0x1a358>
   2bbe0:	ldr	r0, [sp, #40]	; 0x28
   2bbe4:	bl	15bb8 <ftello64@plt+0x432c>
   2bbe8:	mov	r5, #0
   2bbec:	mov	r0, r5
   2bbf0:	sub	sp, fp, #28
   2bbf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bbf8:	ldr	r7, [r2, #4]
   2bbfc:	mov	sl, #0
   2bc00:	mov	r9, #1
   2bc04:	cmp	r7, #1
   2bc08:	blt	2bca0 <ftello64@plt+0x1a414>
   2bc0c:	ldr	r1, [sp, #20]
   2bc10:	ldr	r6, [r2, #8]
   2bc14:	subs	lr, r7, #1
   2bc18:	mov	r5, #0
   2bc1c:	ldr	r1, [r1, sl, lsl #2]
   2bc20:	beq	2bc48 <ftello64@plt+0x1a3bc>
   2bc24:	mov	r4, lr
   2bc28:	add	r3, r5, r4
   2bc2c:	lsr	r2, r3, #1
   2bc30:	ldr	ip, [r6, r2, lsl #2]
   2bc34:	cmp	ip, r1
   2bc38:	movge	r4, r2
   2bc3c:	addlt	r5, r9, r3, lsr #1
   2bc40:	cmp	r5, r4
   2bc44:	bcc	2bc28 <ftello64@plt+0x1a39c>
   2bc48:	ldr	r2, [r6, r5, lsl #2]
   2bc4c:	cmp	r2, r1
   2bc50:	mov	r1, r5
   2bc54:	mvnne	r1, #0
   2bc58:	cmp	r1, #0
   2bc5c:	blt	2bc9c <ftello64@plt+0x1a410>
   2bc60:	ldr	r2, [sp, #28]
   2bc64:	cmp	r7, r1
   2bc68:	ble	2bca0 <ftello64@plt+0x1a414>
   2bc6c:	cmp	lr, r1
   2bc70:	mov	r7, lr
   2bc74:	str	lr, [r2, #4]
   2bc78:	ble	2bca0 <ftello64@plt+0x1a414>
   2bc7c:	add	r1, r6, r5, lsl #2
   2bc80:	ldr	r1, [r1, #4]
   2bc84:	str	r1, [r6, r5, lsl #2]
   2bc88:	add	r5, r5, #1
   2bc8c:	ldr	r7, [r2, #4]
   2bc90:	cmp	r5, r7
   2bc94:	blt	2bc7c <ftello64@plt+0x1a3f0>
   2bc98:	b	2bca0 <ftello64@plt+0x1a414>
   2bc9c:	ldr	r2, [sp, #28]
   2bca0:	ldr	r1, [sp, #24]
   2bca4:	add	sl, sl, #1
   2bca8:	ldr	r1, [r1]
   2bcac:	cmp	sl, r1
   2bcb0:	blt	2bc04 <ftello64@plt+0x1a378>
   2bcb4:	b	2bbe4 <ftello64@plt+0x1a358>
   2bcb8:	mov	r5, r0
   2bcbc:	ldr	r0, [sp, #40]	; 0x28
   2bcc0:	bl	15bb8 <ftello64@plt+0x432c>
   2bcc4:	mov	r0, r5
   2bcc8:	sub	sp, fp, #28
   2bccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bcd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bcd4:	add	fp, sp, #28
   2bcd8:	sub	sp, sp, #44	; 0x2c
   2bcdc:	ldr	r4, [r0, #84]	; 0x54
   2bce0:	mov	r7, r0
   2bce4:	str	r1, [fp, #-32]	; 0xffffffe0
   2bce8:	add	r1, r3, r3, lsl #1
   2bcec:	mov	r6, r2
   2bcf0:	str	r3, [sp, #36]	; 0x24
   2bcf4:	ldr	r0, [r4, #24]
   2bcf8:	add	r0, r0, r1, lsl #2
   2bcfc:	mov	r2, r0
   2bd00:	ldr	r1, [r2, #4]!
   2bd04:	cmp	r1, #1
   2bd08:	str	r2, [sp, #28]
   2bd0c:	blt	2bfc0 <ftello64@plt+0x1a734>
   2bd10:	mov	r1, #1
   2bd14:	cmp	r6, #31
   2bd18:	add	r0, r0, #8
   2bd1c:	mov	sl, #0
   2bd20:	mvn	r2, r1, lsl r6
   2bd24:	lsl	r1, r1, r6
   2bd28:	str	r0, [sp, #32]
   2bd2c:	str	r2, [sp, #16]
   2bd30:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2bd34:	str	r1, [sp, #24]
   2bd38:	mov	r1, #0
   2bd3c:	movwgt	r1, #1
   2bd40:	and	r3, r2, #2
   2bd44:	and	r0, r2, #1
   2bd48:	orr	r1, r1, r3, lsr #1
   2bd4c:	str	r3, [sp, #20]
   2bd50:	str	r0, [sp, #8]
   2bd54:	str	r1, [sp, #12]
   2bd58:	b	2be78 <ftello64@plt+0x1a5ec>
   2bd5c:	ldr	r2, [sp, #12]
   2bd60:	cmp	r2, #0
   2bd64:	beq	2bde4 <ftello64@plt+0x1a558>
   2bd68:	add	r5, r0, r1, lsl #3
   2bd6c:	ldr	r0, [r5]
   2bd70:	cmp	r0, r8
   2bd74:	bne	2bdd0 <ftello64@plt+0x1a544>
   2bd78:	ldr	r0, [r4, #20]
   2bd7c:	add	r1, r8, r8, lsl #1
   2bd80:	add	r0, r0, r1, lsl #2
   2bd84:	ldr	r0, [r0, #8]
   2bd88:	ldr	r3, [r0]
   2bd8c:	ldr	r0, [sp, #36]	; 0x24
   2bd90:	cmp	r3, r0
   2bd94:	beq	2bfd0 <ftello64@plt+0x1a744>
   2bd98:	ldr	r0, [fp, #8]
   2bd9c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2bda0:	mov	r2, r6
   2bda4:	str	r0, [sp]
   2bda8:	mov	r0, r7
   2bdac:	bl	2bcd0 <ftello64@plt+0x1a444>
   2bdb0:	cmp	r0, #0
   2bdb4:	beq	2bdc4 <ftello64@plt+0x1a538>
   2bdb8:	cmn	r0, #1
   2bdbc:	bne	2bdd0 <ftello64@plt+0x1a544>
   2bdc0:	b	2bfe4 <ftello64@plt+0x1a758>
   2bdc4:	ldr	r0, [sp, #20]
   2bdc8:	cmp	r0, #0
   2bdcc:	bne	2bfe0 <ftello64@plt+0x1a754>
   2bdd0:	ldrb	r0, [r5, #20]
   2bdd4:	add	r5, r5, #24
   2bdd8:	cmp	r0, #0
   2bddc:	bne	2bd6c <ftello64@plt+0x1a4e0>
   2bde0:	b	2bfac <ftello64@plt+0x1a720>
   2bde4:	add	r0, r0, r1, lsl #3
   2bde8:	add	r5, r0, #16
   2bdec:	ldr	r0, [r5, #-16]
   2bdf0:	cmp	r0, r8
   2bdf4:	bne	2be40 <ftello64@plt+0x1a5b4>
   2bdf8:	ldr	r0, [r4, #20]
   2bdfc:	add	r1, r8, r8, lsl #1
   2be00:	add	r0, r0, r1, lsl #2
   2be04:	ldr	r0, [r0, #8]
   2be08:	ldr	r3, [r0]
   2be0c:	ldr	r0, [sp, #36]	; 0x24
   2be10:	cmp	r3, r0
   2be14:	beq	2bfd0 <ftello64@plt+0x1a744>
   2be18:	ldr	r0, [fp, #8]
   2be1c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2be20:	mov	r2, r6
   2be24:	str	r0, [sp]
   2be28:	mov	r0, r7
   2be2c:	bl	2bcd0 <ftello64@plt+0x1a444>
   2be30:	cmp	r0, #0
   2be34:	beq	2be54 <ftello64@plt+0x1a5c8>
   2be38:	cmn	r0, #1
   2be3c:	beq	2bfe4 <ftello64@plt+0x1a758>
   2be40:	ldrb	r0, [r5, #4]
   2be44:	add	r5, r5, #24
   2be48:	cmp	r0, #0
   2be4c:	bne	2bdec <ftello64@plt+0x1a560>
   2be50:	b	2bfac <ftello64@plt+0x1a720>
   2be54:	ldr	r0, [r5]
   2be58:	ldr	r1, [sp, #16]
   2be5c:	and	r0, r0, r1
   2be60:	str	r0, [r5]
   2be64:	ldrb	r0, [r5, #4]
   2be68:	add	r5, r5, #24
   2be6c:	cmp	r0, #0
   2be70:	bne	2bdec <ftello64@plt+0x1a560>
   2be74:	b	2bfac <ftello64@plt+0x1a720>
   2be78:	ldr	r0, [sp, #32]
   2be7c:	ldr	r0, [r0]
   2be80:	ldr	r8, [r0, sl, lsl #2]
   2be84:	ldr	r0, [r4]
   2be88:	add	r1, r0, r8, lsl #3
   2be8c:	ldrb	r1, [r1, #4]
   2be90:	cmp	r1, #9
   2be94:	beq	2bf78 <ftello64@plt+0x1a6ec>
   2be98:	cmp	r1, #8
   2be9c:	beq	2bf94 <ftello64@plt+0x1a708>
   2bea0:	cmp	r1, #4
   2bea4:	bne	2bfac <ftello64@plt+0x1a720>
   2bea8:	ldr	r0, [fp, #8]
   2beac:	cmn	r0, #1
   2beb0:	beq	2bfac <ftello64@plt+0x1a720>
   2beb4:	ldr	r1, [fp, #8]
   2beb8:	ldr	r0, [r7, #116]	; 0x74
   2bebc:	cmp	r6, #31
   2bec0:	add	r1, r1, r1, lsl #1
   2bec4:	bgt	2bd5c <ftello64@plt+0x1a4d0>
   2bec8:	add	r0, r0, r1, lsl #3
   2becc:	add	r9, r0, #16
   2bed0:	ldr	r0, [r9, #-16]
   2bed4:	cmp	r0, r8
   2bed8:	bne	2bf64 <ftello64@plt+0x1a6d8>
   2bedc:	ldr	r0, [r9]
   2bee0:	ldr	r1, [sp, #24]
   2bee4:	tst	r0, r1
   2bee8:	beq	2bf64 <ftello64@plt+0x1a6d8>
   2beec:	ldr	r0, [r4, #20]
   2bef0:	add	r1, r8, r8, lsl #1
   2bef4:	add	r0, r0, r1, lsl #2
   2bef8:	ldr	r0, [r0, #8]
   2befc:	ldr	r3, [r0]
   2bf00:	ldr	r0, [sp, #36]	; 0x24
   2bf04:	cmp	r3, r0
   2bf08:	beq	2bfd0 <ftello64@plt+0x1a744>
   2bf0c:	ldr	r0, [fp, #8]
   2bf10:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2bf14:	mov	r2, r6
   2bf18:	str	r0, [sp]
   2bf1c:	mov	r0, r7
   2bf20:	bl	2bcd0 <ftello64@plt+0x1a444>
   2bf24:	cmp	r0, #0
   2bf28:	beq	2bf38 <ftello64@plt+0x1a6ac>
   2bf2c:	cmn	r0, #1
   2bf30:	bne	2bf54 <ftello64@plt+0x1a6c8>
   2bf34:	b	2bfe4 <ftello64@plt+0x1a758>
   2bf38:	ldr	r0, [sp, #12]
   2bf3c:	cmp	r0, #0
   2bf40:	beq	2bf54 <ftello64@plt+0x1a6c8>
   2bf44:	ldr	r0, [sp, #20]
   2bf48:	cmp	r0, #0
   2bf4c:	beq	2bf64 <ftello64@plt+0x1a6d8>
   2bf50:	b	2bfe0 <ftello64@plt+0x1a754>
   2bf54:	ldr	r0, [r9]
   2bf58:	ldr	r1, [sp, #16]
   2bf5c:	and	r0, r0, r1
   2bf60:	str	r0, [r9]
   2bf64:	ldrb	r0, [r9, #4]
   2bf68:	add	r9, r9, #24
   2bf6c:	cmp	r0, #0
   2bf70:	bne	2bed0 <ftello64@plt+0x1a644>
   2bf74:	b	2bfac <ftello64@plt+0x1a720>
   2bf78:	ldr	r1, [sp, #20]
   2bf7c:	cmp	r1, #0
   2bf80:	beq	2bfac <ftello64@plt+0x1a720>
   2bf84:	ldr	r0, [r0, r8, lsl #3]
   2bf88:	cmp	r0, r6
   2bf8c:	bne	2bfac <ftello64@plt+0x1a720>
   2bf90:	b	2bfe0 <ftello64@plt+0x1a754>
   2bf94:	ldr	r1, [sp, #8]
   2bf98:	cmp	r1, #0
   2bf9c:	beq	2bfac <ftello64@plt+0x1a720>
   2bfa0:	ldr	r0, [r0, r8, lsl #3]
   2bfa4:	cmp	r0, r6
   2bfa8:	beq	2bfec <ftello64@plt+0x1a760>
   2bfac:	ldr	r0, [sp, #28]
   2bfb0:	add	sl, sl, #1
   2bfb4:	ldr	r0, [r0]
   2bfb8:	cmp	sl, r0
   2bfbc:	blt	2be78 <ftello64@plt+0x1a5ec>
   2bfc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2bfc4:	ubfx	r0, r0, #1, #1
   2bfc8:	sub	sp, fp, #28
   2bfcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bfd0:	ldr	r0, [sp, #8]
   2bfd4:	rsb	r0, r0, #0
   2bfd8:	sub	sp, fp, #28
   2bfdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bfe0:	mov	r0, #0
   2bfe4:	sub	sp, fp, #28
   2bfe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bfec:	mvn	r0, #0
   2bff0:	sub	sp, fp, #28
   2bff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bff8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2bffc:	add	fp, sp, #24
   2c000:	sub	sp, sp, #64	; 0x40
   2c004:	mov	r5, r1
   2c008:	bl	115d4 <strdup@plt>
   2c00c:	cmp	r0, #0
   2c010:	beq	2c2c4 <ftello64@plt+0x1aa38>
   2c014:	mov	r4, r0
   2c018:	bl	11640 <__ctype_get_mb_cur_max@plt>
   2c01c:	cmp	r0, #2
   2c020:	bcc	2c214 <ftello64@plt+0x1a988>
   2c024:	cmp	r5, #0
   2c028:	beq	2c0cc <ftello64@plt+0x1a840>
   2c02c:	mov	r0, r4
   2c030:	str	r4, [sp, #24]
   2c034:	bl	11718 <strlen@plt>
   2c038:	mov	r7, #0
   2c03c:	add	r1, r4, r0
   2c040:	cmp	r0, #1
   2c044:	mov	r6, r4
   2c048:	str	r7, [sp, #16]
   2c04c:	str	r7, [sp, #12]
   2c050:	strb	r7, [sp, #8]
   2c054:	strb	r7, [sp, #20]
   2c058:	str	r1, [sp, #4]
   2c05c:	blt	2c0ac <ftello64@plt+0x1a820>
   2c060:	add	r6, sp, #4
   2c064:	mov	r0, r6
   2c068:	bl	2ed88 <ftello64@plt+0x1d4fc>
   2c06c:	ldrb	r0, [sp, #32]
   2c070:	cmp	r0, #0
   2c074:	beq	2c0a8 <ftello64@plt+0x1a81c>
   2c078:	ldr	r0, [sp, #36]	; 0x24
   2c07c:	bl	1170c <iswspace@plt>
   2c080:	cmp	r0, #0
   2c084:	beq	2c0a8 <ftello64@plt+0x1a81c>
   2c088:	strb	r7, [sp, #20]
   2c08c:	ldr	r1, [sp, #24]
   2c090:	ldr	r2, [sp, #28]
   2c094:	ldr	r0, [sp, #4]
   2c098:	add	r1, r1, r2
   2c09c:	cmp	r1, r0
   2c0a0:	str	r1, [sp, #24]
   2c0a4:	bcc	2c064 <ftello64@plt+0x1a7d8>
   2c0a8:	ldr	r6, [sp, #24]
   2c0ac:	mov	r0, r6
   2c0b0:	bl	11718 <strlen@plt>
   2c0b4:	add	r2, r0, #1
   2c0b8:	mov	r0, r4
   2c0bc:	mov	r1, r6
   2c0c0:	bl	11544 <memmove@plt>
   2c0c4:	cmp	r5, #1
   2c0c8:	beq	2c2b8 <ftello64@plt+0x1aa2c>
   2c0cc:	add	r0, sp, #4
   2c0d0:	str	r4, [sp, #24]
   2c0d4:	add	r5, r0, #8
   2c0d8:	mov	r0, r4
   2c0dc:	bl	11718 <strlen@plt>
   2c0e0:	mov	r6, #0
   2c0e4:	cmp	r0, #1
   2c0e8:	add	r1, r4, r0
   2c0ec:	strb	r6, [sp, #8]
   2c0f0:	str	r1, [sp, #4]
   2c0f4:	str	r6, [r5]
   2c0f8:	str	r6, [r5, #4]
   2c0fc:	strb	r6, [sp, #20]
   2c100:	blt	2c2b8 <ftello64@plt+0x1aa2c>
   2c104:	add	r5, sp, #4
   2c108:	mov	r7, #0
   2c10c:	b	2c130 <ftello64@plt+0x1a8a4>
   2c110:	ldrb	r0, [sp, #32]
   2c114:	cmp	r0, #0
   2c118:	beq	2c1dc <ftello64@plt+0x1a950>
   2c11c:	ldr	r0, [sp, #36]	; 0x24
   2c120:	bl	1170c <iswspace@plt>
   2c124:	cmp	r0, #0
   2c128:	movne	r7, #1
   2c12c:	b	2c1dc <ftello64@plt+0x1a950>
   2c130:	mov	r0, r5
   2c134:	bl	2ed88 <ftello64@plt+0x1d4fc>
   2c138:	cmp	r7, #1
   2c13c:	beq	2c170 <ftello64@plt+0x1a8e4>
   2c140:	cmp	r7, #0
   2c144:	bne	2c1b8 <ftello64@plt+0x1a92c>
   2c148:	ldrb	r0, [sp, #32]
   2c14c:	mov	r7, #1
   2c150:	cmp	r0, #0
   2c154:	beq	2c1dc <ftello64@plt+0x1a950>
   2c158:	ldr	r0, [sp, #36]	; 0x24
   2c15c:	bl	1170c <iswspace@plt>
   2c160:	cmp	r0, #0
   2c164:	beq	2c110 <ftello64@plt+0x1a884>
   2c168:	mov	r7, #0
   2c16c:	b	2c1dc <ftello64@plt+0x1a950>
   2c170:	ldrb	r0, [sp, #32]
   2c174:	mov	r7, #1
   2c178:	cmp	r0, #0
   2c17c:	beq	2c1dc <ftello64@plt+0x1a950>
   2c180:	ldr	r0, [sp, #36]	; 0x24
   2c184:	bl	1170c <iswspace@plt>
   2c188:	cmp	r0, #0
   2c18c:	beq	2c1dc <ftello64@plt+0x1a950>
   2c190:	ldrb	r0, [sp, #32]
   2c194:	cmp	r0, #0
   2c198:	beq	2c1d8 <ftello64@plt+0x1a94c>
   2c19c:	ldr	r0, [sp, #36]	; 0x24
   2c1a0:	bl	1170c <iswspace@plt>
   2c1a4:	cmp	r0, #0
   2c1a8:	beq	2c1d8 <ftello64@plt+0x1a94c>
   2c1ac:	ldr	r8, [sp, #24]
   2c1b0:	mov	r7, #2
   2c1b4:	b	2c1dc <ftello64@plt+0x1a950>
   2c1b8:	ldrb	r0, [sp, #32]
   2c1bc:	cmp	r0, #0
   2c1c0:	beq	2c1d8 <ftello64@plt+0x1a94c>
   2c1c4:	ldr	r0, [sp, #36]	; 0x24
   2c1c8:	bl	1170c <iswspace@plt>
   2c1cc:	mov	r7, #2
   2c1d0:	cmp	r0, #0
   2c1d4:	bne	2c1dc <ftello64@plt+0x1a950>
   2c1d8:	mov	r7, #1
   2c1dc:	strb	r6, [sp, #20]
   2c1e0:	ldr	r1, [sp, #24]
   2c1e4:	ldr	r2, [sp, #28]
   2c1e8:	ldr	r0, [sp, #4]
   2c1ec:	add	r1, r1, r2
   2c1f0:	cmp	r1, r0
   2c1f4:	str	r1, [sp, #24]
   2c1f8:	bcc	2c130 <ftello64@plt+0x1a8a4>
   2c1fc:	cmp	r7, #2
   2c200:	moveq	r0, #0
   2c204:	strbeq	r0, [r8]
   2c208:	mov	r0, r4
   2c20c:	sub	sp, fp, #24
   2c210:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c214:	cmp	r5, #0
   2c218:	beq	2c274 <ftello64@plt+0x1a9e8>
   2c21c:	ldrb	r7, [r4]
   2c220:	mov	r6, r4
   2c224:	cmp	r7, #0
   2c228:	beq	2c254 <ftello64@plt+0x1a9c8>
   2c22c:	bl	116f4 <__ctype_b_loc@plt>
   2c230:	ldr	r0, [r0]
   2c234:	mov	r6, r4
   2c238:	uxtb	r1, r7
   2c23c:	add	r1, r0, r1, lsl #1
   2c240:	ldrb	r1, [r1, #1]
   2c244:	tst	r1, #32
   2c248:	ldrbne	r7, [r6, #1]!
   2c24c:	cmpne	r7, #0
   2c250:	bne	2c238 <ftello64@plt+0x1a9ac>
   2c254:	mov	r0, r6
   2c258:	bl	11718 <strlen@plt>
   2c25c:	add	r2, r0, #1
   2c260:	mov	r0, r4
   2c264:	mov	r1, r6
   2c268:	bl	11544 <memmove@plt>
   2c26c:	cmp	r5, #1
   2c270:	beq	2c2b8 <ftello64@plt+0x1aa2c>
   2c274:	mov	r0, r4
   2c278:	bl	11718 <strlen@plt>
   2c27c:	add	r0, r4, r0
   2c280:	sub	r5, r0, #1
   2c284:	cmp	r5, r4
   2c288:	bcc	2c2b8 <ftello64@plt+0x1aa2c>
   2c28c:	bl	116f4 <__ctype_b_loc@plt>
   2c290:	mov	r1, #0
   2c294:	ldrb	r2, [r5]
   2c298:	ldr	r3, [r0]
   2c29c:	add	r2, r3, r2, lsl #1
   2c2a0:	ldrb	r2, [r2, #1]
   2c2a4:	tst	r2, #32
   2c2a8:	beq	2c2b8 <ftello64@plt+0x1aa2c>
   2c2ac:	strb	r1, [r5], #-1
   2c2b0:	cmp	r5, r4
   2c2b4:	bcs	2c294 <ftello64@plt+0x1aa08>
   2c2b8:	mov	r0, r4
   2c2bc:	sub	sp, fp, #24
   2c2c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c2c4:	bl	2cee8 <ftello64@plt+0x1b65c>
   2c2c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2c2cc:	add	fp, sp, #24
   2c2d0:	sub	sp, sp, #32
   2c2d4:	ldr	r6, [fp, #12]
   2c2d8:	ldr	r7, [fp, #8]
   2c2dc:	mov	r4, r2
   2c2e0:	mov	r8, r0
   2c2e4:	cmp	r1, #0
   2c2e8:	beq	2c310 <ftello64@plt+0x1aa84>
   2c2ec:	movw	r2, #6495	; 0x195f
   2c2f0:	mov	r5, r1
   2c2f4:	str	r3, [sp, #4]
   2c2f8:	str	r4, [sp]
   2c2fc:	mov	r0, r8
   2c300:	mov	r1, #1
   2c304:	movt	r2, #3
   2c308:	mov	r3, r5
   2c30c:	b	2c328 <ftello64@plt+0x1aa9c>
   2c310:	movw	r2, #6507	; 0x196b
   2c314:	str	r3, [sp]
   2c318:	mov	r0, r8
   2c31c:	mov	r1, #1
   2c320:	mov	r3, r4
   2c324:	movt	r2, #3
   2c328:	bl	1179c <__fprintf_chk@plt>
   2c32c:	movw	r1, #6514	; 0x1972
   2c330:	mov	r0, #0
   2c334:	mov	r2, #5
   2c338:	movt	r1, #3
   2c33c:	bl	115c8 <dcgettext@plt>
   2c340:	movw	r2, #7232	; 0x1c40
   2c344:	mov	r3, r0
   2c348:	movw	r0, #2022	; 0x7e6
   2c34c:	mov	r1, #1
   2c350:	str	r0, [sp]
   2c354:	movt	r2, #3
   2c358:	mov	r0, r8
   2c35c:	bl	1179c <__fprintf_chk@plt>
   2c360:	movw	r4, #3039	; 0xbdf
   2c364:	mov	r1, r8
   2c368:	movt	r4, #3
   2c36c:	mov	r0, r4
   2c370:	bl	114c0 <fputs_unlocked@plt>
   2c374:	movw	r1, #6518	; 0x1976
   2c378:	mov	r0, #0
   2c37c:	mov	r2, #5
   2c380:	movt	r1, #3
   2c384:	bl	115c8 <dcgettext@plt>
   2c388:	movw	r3, #6689	; 0x1a21
   2c38c:	mov	r2, r0
   2c390:	mov	r0, r8
   2c394:	mov	r1, #1
   2c398:	movt	r3, #3
   2c39c:	bl	1179c <__fprintf_chk@plt>
   2c3a0:	mov	r0, r4
   2c3a4:	mov	r1, r8
   2c3a8:	bl	114c0 <fputs_unlocked@plt>
   2c3ac:	cmp	r6, #9
   2c3b0:	bhi	2c3ec <ftello64@plt+0x1ab60>
   2c3b4:	add	r0, pc, #0
   2c3b8:	ldr	pc, [r0, r6, lsl #2]
   2c3bc:	andeq	ip, r2, r4, ror #7
   2c3c0:	strdeq	ip, [r2], -r8
   2c3c4:	andeq	ip, r2, r8, lsr #8
   2c3c8:	andeq	ip, r2, r0, asr r4
   2c3cc:	andeq	ip, r2, r8, ror r4
   2c3d0:	andeq	ip, r2, r0, lsr #9
   2c3d4:	andeq	ip, r2, r8, asr #9
   2c3d8:	andeq	ip, r2, r0, lsl #10
   2c3dc:	andeq	ip, r2, r8, lsr #11
   2c3e0:	andeq	ip, r2, r0, asr r5
   2c3e4:	sub	sp, fp, #24
   2c3e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c3ec:	movw	r1, #7042	; 0x1b82
   2c3f0:	movt	r1, #3
   2c3f4:	b	2c558 <ftello64@plt+0x1accc>
   2c3f8:	movw	r1, #6723	; 0x1a43
   2c3fc:	mov	r0, #0
   2c400:	mov	r2, #5
   2c404:	movt	r1, #3
   2c408:	bl	115c8 <dcgettext@plt>
   2c40c:	ldr	r3, [r7]
   2c410:	mov	r2, r0
   2c414:	mov	r0, r8
   2c418:	mov	r1, #1
   2c41c:	sub	sp, fp, #24
   2c420:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   2c424:	b	1179c <__fprintf_chk@plt>
   2c428:	movw	r1, #6739	; 0x1a53
   2c42c:	mov	r0, #0
   2c430:	mov	r2, #5
   2c434:	movt	r1, #3
   2c438:	bl	115c8 <dcgettext@plt>
   2c43c:	mov	r2, r0
   2c440:	ldr	r3, [r7]
   2c444:	ldr	r0, [r7, #4]
   2c448:	str	r0, [sp]
   2c44c:	b	2c53c <ftello64@plt+0x1acb0>
   2c450:	movw	r1, #6762	; 0x1a6a
   2c454:	mov	r0, #0
   2c458:	mov	r2, #5
   2c45c:	movt	r1, #3
   2c460:	bl	115c8 <dcgettext@plt>
   2c464:	ldr	r3, [r7]
   2c468:	mov	r2, r0
   2c46c:	ldmib	r7, {r0, r1}
   2c470:	stm	sp, {r0, r1}
   2c474:	b	2c53c <ftello64@plt+0x1acb0>
   2c478:	movw	r1, #6790	; 0x1a86
   2c47c:	mov	r0, #0
   2c480:	mov	r2, #5
   2c484:	movt	r1, #3
   2c488:	bl	115c8 <dcgettext@plt>
   2c48c:	ldr	r3, [r7]
   2c490:	mov	r2, r0
   2c494:	ldmib	r7, {r0, r1, r7}
   2c498:	stm	sp, {r0, r1, r7}
   2c49c:	b	2c53c <ftello64@plt+0x1acb0>
   2c4a0:	movw	r1, #6822	; 0x1aa6
   2c4a4:	mov	r0, #0
   2c4a8:	mov	r2, #5
   2c4ac:	movt	r1, #3
   2c4b0:	bl	115c8 <dcgettext@plt>
   2c4b4:	ldr	r3, [r7]
   2c4b8:	mov	r2, r0
   2c4bc:	ldmib	r7, {r0, r1, r6, r7}
   2c4c0:	stm	sp, {r0, r1, r6, r7}
   2c4c4:	b	2c53c <ftello64@plt+0x1acb0>
   2c4c8:	movw	r1, #6858	; 0x1aca
   2c4cc:	mov	r0, #0
   2c4d0:	mov	r2, #5
   2c4d4:	movt	r1, #3
   2c4d8:	bl	115c8 <dcgettext@plt>
   2c4dc:	ldr	r3, [r7]
   2c4e0:	mov	r2, r0
   2c4e4:	ldmib	r7, {r0, r1, r6}
   2c4e8:	ldr	r5, [r7, #16]
   2c4ec:	ldr	r7, [r7, #20]
   2c4f0:	stm	sp, {r0, r1, r6}
   2c4f4:	str	r5, [sp, #12]
   2c4f8:	str	r7, [sp, #16]
   2c4fc:	b	2c53c <ftello64@plt+0x1acb0>
   2c500:	movw	r1, #6898	; 0x1af2
   2c504:	mov	r0, #0
   2c508:	mov	r2, #5
   2c50c:	movt	r1, #3
   2c510:	bl	115c8 <dcgettext@plt>
   2c514:	ldr	r3, [r7]
   2c518:	mov	r2, r0
   2c51c:	ldmib	r7, {r0, r1, r6}
   2c520:	ldr	r5, [r7, #16]
   2c524:	ldr	r4, [r7, #20]
   2c528:	ldr	r7, [r7, #24]
   2c52c:	stm	sp, {r0, r1, r6}
   2c530:	str	r5, [sp, #12]
   2c534:	str	r4, [sp, #16]
   2c538:	str	r7, [sp, #20]
   2c53c:	mov	r0, r8
   2c540:	mov	r1, #1
   2c544:	bl	1179c <__fprintf_chk@plt>
   2c548:	sub	sp, fp, #24
   2c54c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c550:	movw	r1, #6990	; 0x1b4e
   2c554:	movt	r1, #3
   2c558:	mov	r0, #0
   2c55c:	mov	r2, #5
   2c560:	bl	115c8 <dcgettext@plt>
   2c564:	mov	ip, r0
   2c568:	ldr	r3, [r7]
   2c56c:	ldr	r0, [r7, #4]
   2c570:	ldr	r1, [r7, #8]
   2c574:	ldr	r6, [r7, #12]
   2c578:	ldr	r5, [r7, #16]
   2c57c:	ldr	r4, [r7, #20]
   2c580:	ldr	r2, [r7, #24]
   2c584:	ldr	lr, [r7, #28]
   2c588:	ldr	r7, [r7, #32]
   2c58c:	stm	sp, {r0, r1, r6}
   2c590:	str	r5, [sp, #12]
   2c594:	str	r4, [sp, #16]
   2c598:	str	r2, [sp, #20]
   2c59c:	str	lr, [sp, #24]
   2c5a0:	str	r7, [sp, #28]
   2c5a4:	b	2c5ec <ftello64@plt+0x1ad60>
   2c5a8:	movw	r1, #6942	; 0x1b1e
   2c5ac:	mov	r0, #0
   2c5b0:	mov	r2, #5
   2c5b4:	movt	r1, #3
   2c5b8:	bl	115c8 <dcgettext@plt>
   2c5bc:	mov	ip, r0
   2c5c0:	ldr	r3, [r7]
   2c5c4:	ldmib	r7, {r0, r1, r6}
   2c5c8:	ldr	r5, [r7, #16]
   2c5cc:	ldr	r4, [r7, #20]
   2c5d0:	ldr	r2, [r7, #24]
   2c5d4:	ldr	r7, [r7, #28]
   2c5d8:	stm	sp, {r0, r1, r6}
   2c5dc:	str	r5, [sp, #12]
   2c5e0:	str	r4, [sp, #16]
   2c5e4:	str	r2, [sp, #20]
   2c5e8:	str	r7, [sp, #24]
   2c5ec:	mov	r0, r8
   2c5f0:	mov	r1, #1
   2c5f4:	mov	r2, ip
   2c5f8:	bl	1179c <__fprintf_chk@plt>
   2c5fc:	sub	sp, fp, #24
   2c600:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c604:	push	{r4, sl, fp, lr}
   2c608:	add	fp, sp, #8
   2c60c:	sub	sp, sp, #8
   2c610:	ldr	ip, [fp, #8]
   2c614:	mov	lr, #0
   2c618:	ldr	r4, [ip, lr, lsl #2]
   2c61c:	add	lr, lr, #1
   2c620:	cmp	r4, #0
   2c624:	bne	2c618 <ftello64@plt+0x1ad8c>
   2c628:	sub	r4, lr, #1
   2c62c:	str	ip, [sp]
   2c630:	str	r4, [sp, #4]
   2c634:	bl	2c2c8 <ftello64@plt+0x1aa3c>
   2c638:	sub	sp, fp, #8
   2c63c:	pop	{r4, sl, fp, pc}
   2c640:	push	{fp, lr}
   2c644:	mov	fp, sp
   2c648:	sub	sp, sp, #48	; 0x30
   2c64c:	ldr	ip, [fp, #8]
   2c650:	ldr	lr, [ip]
   2c654:	cmp	lr, #0
   2c658:	str	lr, [sp, #8]
   2c65c:	beq	2c6f8 <ftello64@plt+0x1ae6c>
   2c660:	ldr	lr, [ip, #4]
   2c664:	cmp	lr, #0
   2c668:	str	lr, [sp, #12]
   2c66c:	beq	2c700 <ftello64@plt+0x1ae74>
   2c670:	ldr	lr, [ip, #8]
   2c674:	cmp	lr, #0
   2c678:	str	lr, [sp, #16]
   2c67c:	beq	2c708 <ftello64@plt+0x1ae7c>
   2c680:	ldr	lr, [ip, #12]
   2c684:	cmp	lr, #0
   2c688:	str	lr, [sp, #20]
   2c68c:	beq	2c710 <ftello64@plt+0x1ae84>
   2c690:	ldr	lr, [ip, #16]
   2c694:	cmp	lr, #0
   2c698:	str	lr, [sp, #24]
   2c69c:	beq	2c718 <ftello64@plt+0x1ae8c>
   2c6a0:	ldr	lr, [ip, #20]
   2c6a4:	cmp	lr, #0
   2c6a8:	str	lr, [sp, #28]
   2c6ac:	beq	2c720 <ftello64@plt+0x1ae94>
   2c6b0:	ldr	lr, [ip, #24]
   2c6b4:	cmp	lr, #0
   2c6b8:	str	lr, [sp, #32]
   2c6bc:	beq	2c728 <ftello64@plt+0x1ae9c>
   2c6c0:	ldr	lr, [ip, #28]
   2c6c4:	cmp	lr, #0
   2c6c8:	str	lr, [sp, #36]	; 0x24
   2c6cc:	beq	2c730 <ftello64@plt+0x1aea4>
   2c6d0:	ldr	lr, [ip, #32]
   2c6d4:	cmp	lr, #0
   2c6d8:	str	lr, [sp, #40]	; 0x28
   2c6dc:	beq	2c738 <ftello64@plt+0x1aeac>
   2c6e0:	ldr	lr, [ip, #36]	; 0x24
   2c6e4:	mov	ip, #10
   2c6e8:	cmp	lr, #0
   2c6ec:	str	lr, [sp, #44]	; 0x2c
   2c6f0:	movweq	ip, #9
   2c6f4:	b	2c73c <ftello64@plt+0x1aeb0>
   2c6f8:	mov	ip, #0
   2c6fc:	b	2c73c <ftello64@plt+0x1aeb0>
   2c700:	mov	ip, #1
   2c704:	b	2c73c <ftello64@plt+0x1aeb0>
   2c708:	mov	ip, #2
   2c70c:	b	2c73c <ftello64@plt+0x1aeb0>
   2c710:	mov	ip, #3
   2c714:	b	2c73c <ftello64@plt+0x1aeb0>
   2c718:	mov	ip, #4
   2c71c:	b	2c73c <ftello64@plt+0x1aeb0>
   2c720:	mov	ip, #5
   2c724:	b	2c73c <ftello64@plt+0x1aeb0>
   2c728:	mov	ip, #6
   2c72c:	b	2c73c <ftello64@plt+0x1aeb0>
   2c730:	mov	ip, #7
   2c734:	b	2c73c <ftello64@plt+0x1aeb0>
   2c738:	mov	ip, #8
   2c73c:	add	lr, sp, #8
   2c740:	str	ip, [sp, #4]
   2c744:	str	lr, [sp]
   2c748:	bl	2c2c8 <ftello64@plt+0x1aa3c>
   2c74c:	mov	sp, fp
   2c750:	pop	{fp, pc}
   2c754:	push	{fp, lr}
   2c758:	mov	fp, sp
   2c75c:	sub	sp, sp, #56	; 0x38
   2c760:	add	ip, fp, #8
   2c764:	str	ip, [sp, #12]
   2c768:	ldr	lr, [fp, #8]
   2c76c:	cmp	lr, #0
   2c770:	str	lr, [sp, #16]
   2c774:	beq	2c810 <ftello64@plt+0x1af84>
   2c778:	ldr	lr, [ip, #4]
   2c77c:	cmp	lr, #0
   2c780:	str	lr, [sp, #20]
   2c784:	beq	2c818 <ftello64@plt+0x1af8c>
   2c788:	ldr	lr, [ip, #8]
   2c78c:	cmp	lr, #0
   2c790:	str	lr, [sp, #24]
   2c794:	beq	2c820 <ftello64@plt+0x1af94>
   2c798:	ldr	lr, [ip, #12]
   2c79c:	cmp	lr, #0
   2c7a0:	str	lr, [sp, #28]
   2c7a4:	beq	2c828 <ftello64@plt+0x1af9c>
   2c7a8:	ldr	lr, [ip, #16]
   2c7ac:	cmp	lr, #0
   2c7b0:	str	lr, [sp, #32]
   2c7b4:	beq	2c830 <ftello64@plt+0x1afa4>
   2c7b8:	ldr	lr, [ip, #20]
   2c7bc:	cmp	lr, #0
   2c7c0:	str	lr, [sp, #36]	; 0x24
   2c7c4:	beq	2c838 <ftello64@plt+0x1afac>
   2c7c8:	ldr	lr, [ip, #24]
   2c7cc:	cmp	lr, #0
   2c7d0:	str	lr, [sp, #40]	; 0x28
   2c7d4:	beq	2c840 <ftello64@plt+0x1afb4>
   2c7d8:	ldr	lr, [ip, #28]
   2c7dc:	cmp	lr, #0
   2c7e0:	str	lr, [sp, #44]	; 0x2c
   2c7e4:	beq	2c848 <ftello64@plt+0x1afbc>
   2c7e8:	ldr	lr, [ip, #32]
   2c7ec:	cmp	lr, #0
   2c7f0:	str	lr, [sp, #48]	; 0x30
   2c7f4:	beq	2c850 <ftello64@plt+0x1afc4>
   2c7f8:	ldr	lr, [ip, #36]	; 0x24
   2c7fc:	mov	ip, #10
   2c800:	cmp	lr, #0
   2c804:	str	lr, [sp, #52]	; 0x34
   2c808:	movweq	ip, #9
   2c80c:	b	2c854 <ftello64@plt+0x1afc8>
   2c810:	mov	ip, #0
   2c814:	b	2c854 <ftello64@plt+0x1afc8>
   2c818:	mov	ip, #1
   2c81c:	b	2c854 <ftello64@plt+0x1afc8>
   2c820:	mov	ip, #2
   2c824:	b	2c854 <ftello64@plt+0x1afc8>
   2c828:	mov	ip, #3
   2c82c:	b	2c854 <ftello64@plt+0x1afc8>
   2c830:	mov	ip, #4
   2c834:	b	2c854 <ftello64@plt+0x1afc8>
   2c838:	mov	ip, #5
   2c83c:	b	2c854 <ftello64@plt+0x1afc8>
   2c840:	mov	ip, #6
   2c844:	b	2c854 <ftello64@plt+0x1afc8>
   2c848:	mov	ip, #7
   2c84c:	b	2c854 <ftello64@plt+0x1afc8>
   2c850:	mov	ip, #8
   2c854:	add	lr, sp, #16
   2c858:	str	ip, [sp, #4]
   2c85c:	str	lr, [sp]
   2c860:	bl	2c2c8 <ftello64@plt+0x1aa3c>
   2c864:	mov	sp, fp
   2c868:	pop	{fp, pc}
   2c86c:	push	{fp, lr}
   2c870:	mov	fp, sp
   2c874:	movw	r0, #8676	; 0x21e4
   2c878:	movt	r0, #4
   2c87c:	ldr	r1, [r0]
   2c880:	movw	r0, #3039	; 0xbdf
   2c884:	movt	r0, #3
   2c888:	bl	114c0 <fputs_unlocked@plt>
   2c88c:	movw	r1, #7102	; 0x1bbe
   2c890:	mov	r0, #0
   2c894:	mov	r2, #5
   2c898:	movt	r1, #3
   2c89c:	bl	115c8 <dcgettext@plt>
   2c8a0:	movw	r2, #7122	; 0x1bd2
   2c8a4:	mov	r1, r0
   2c8a8:	mov	r0, #1
   2c8ac:	movt	r2, #3
   2c8b0:	bl	11784 <__printf_chk@plt>
   2c8b4:	movw	r1, #7144	; 0x1be8
   2c8b8:	mov	r0, #0
   2c8bc:	mov	r2, #5
   2c8c0:	movt	r1, #3
   2c8c4:	bl	115c8 <dcgettext@plt>
   2c8c8:	movw	r2, #4222	; 0x107e
   2c8cc:	movw	r3, #4531	; 0x11b3
   2c8d0:	mov	r1, r0
   2c8d4:	mov	r0, #1
   2c8d8:	movt	r2, #3
   2c8dc:	movt	r3, #3
   2c8e0:	bl	11784 <__printf_chk@plt>
   2c8e4:	movw	r1, #7164	; 0x1bfc
   2c8e8:	mov	r0, #0
   2c8ec:	mov	r2, #5
   2c8f0:	movt	r1, #3
   2c8f4:	bl	115c8 <dcgettext@plt>
   2c8f8:	movw	r2, #7203	; 0x1c23
   2c8fc:	mov	r1, r0
   2c900:	mov	r0, #1
   2c904:	movt	r2, #3
   2c908:	pop	{fp, lr}
   2c90c:	b	11784 <__printf_chk@plt>
   2c910:	push	{r4, r5, r6, sl, fp, lr}
   2c914:	add	fp, sp, #16
   2c918:	mov	r4, r2
   2c91c:	mov	r5, r1
   2c920:	mov	r6, r0
   2c924:	bl	2fdec <ftello64@plt+0x1e560>
   2c928:	cmp	r0, #0
   2c92c:	popne	{r4, r5, r6, sl, fp, pc}
   2c930:	cmp	r6, #0
   2c934:	beq	2c948 <ftello64@plt+0x1b0bc>
   2c938:	cmp	r5, #0
   2c93c:	cmpne	r4, #0
   2c940:	bne	2c948 <ftello64@plt+0x1b0bc>
   2c944:	pop	{r4, r5, r6, sl, fp, pc}
   2c948:	bl	2cee8 <ftello64@plt+0x1b65c>
   2c94c:	push	{r4, r5, r6, sl, fp, lr}
   2c950:	add	fp, sp, #16
   2c954:	mov	r4, r2
   2c958:	mov	r5, r1
   2c95c:	mov	r6, r0
   2c960:	bl	2fdec <ftello64@plt+0x1e560>
   2c964:	cmp	r0, #0
   2c968:	popne	{r4, r5, r6, sl, fp, pc}
   2c96c:	cmp	r6, #0
   2c970:	beq	2c984 <ftello64@plt+0x1b0f8>
   2c974:	cmp	r5, #0
   2c978:	cmpne	r4, #0
   2c97c:	bne	2c984 <ftello64@plt+0x1b0f8>
   2c980:	pop	{r4, r5, r6, sl, fp, pc}
   2c984:	bl	2cee8 <ftello64@plt+0x1b65c>
   2c988:	push	{fp, lr}
   2c98c:	mov	fp, sp
   2c990:	bl	2e98c <ftello64@plt+0x1d100>
   2c994:	cmp	r0, #0
   2c998:	popne	{fp, pc}
   2c99c:	bl	2cee8 <ftello64@plt+0x1b65c>
   2c9a0:	push	{fp, lr}
   2c9a4:	mov	fp, sp
   2c9a8:	bl	2e98c <ftello64@plt+0x1d100>
   2c9ac:	cmp	r0, #0
   2c9b0:	popne	{fp, pc}
   2c9b4:	bl	2cee8 <ftello64@plt+0x1b65c>
   2c9b8:	push	{fp, lr}
   2c9bc:	mov	fp, sp
   2c9c0:	bl	2e98c <ftello64@plt+0x1d100>
   2c9c4:	cmp	r0, #0
   2c9c8:	popne	{fp, pc}
   2c9cc:	bl	2cee8 <ftello64@plt+0x1b65c>
   2c9d0:	push	{r4, r5, fp, lr}
   2c9d4:	add	fp, sp, #8
   2c9d8:	mov	r4, r1
   2c9dc:	mov	r5, r0
   2c9e0:	bl	2e9bc <ftello64@plt+0x1d130>
   2c9e4:	cmp	r0, #0
   2c9e8:	popne	{r4, r5, fp, pc}
   2c9ec:	cmp	r5, #0
   2c9f0:	beq	2ca00 <ftello64@plt+0x1b174>
   2c9f4:	cmp	r4, #0
   2c9f8:	bne	2ca00 <ftello64@plt+0x1b174>
   2c9fc:	pop	{r4, r5, fp, pc}
   2ca00:	bl	2cee8 <ftello64@plt+0x1b65c>
   2ca04:	push	{fp, lr}
   2ca08:	mov	fp, sp
   2ca0c:	cmp	r1, #0
   2ca10:	orreq	r1, r1, #1
   2ca14:	bl	2e9bc <ftello64@plt+0x1d130>
   2ca18:	cmp	r0, #0
   2ca1c:	popne	{fp, pc}
   2ca20:	bl	2cee8 <ftello64@plt+0x1b65c>
   2ca24:	push	{fp, lr}
   2ca28:	mov	fp, sp
   2ca2c:	clz	r3, r2
   2ca30:	lsr	ip, r3, #5
   2ca34:	clz	r3, r1
   2ca38:	lsr	r3, r3, #5
   2ca3c:	orrs	r3, r3, ip
   2ca40:	movwne	r1, #1
   2ca44:	movwne	r2, #1
   2ca48:	bl	2fdec <ftello64@plt+0x1e560>
   2ca4c:	cmp	r0, #0
   2ca50:	popne	{fp, pc}
   2ca54:	bl	2cee8 <ftello64@plt+0x1b65c>
   2ca58:	push	{fp, lr}
   2ca5c:	mov	fp, sp
   2ca60:	mov	r2, r1
   2ca64:	mov	r1, r0
   2ca68:	mov	r0, #0
   2ca6c:	bl	2fdec <ftello64@plt+0x1e560>
   2ca70:	cmp	r0, #0
   2ca74:	popne	{fp, pc}
   2ca78:	bl	2cee8 <ftello64@plt+0x1b65c>
   2ca7c:	push	{fp, lr}
   2ca80:	mov	fp, sp
   2ca84:	mov	r2, r1
   2ca88:	mov	r1, r0
   2ca8c:	clz	r0, r2
   2ca90:	clz	r3, r1
   2ca94:	lsr	r0, r0, #5
   2ca98:	lsr	r3, r3, #5
   2ca9c:	orrs	r0, r3, r0
   2caa0:	movwne	r1, #1
   2caa4:	movwne	r2, #1
   2caa8:	mov	r0, #0
   2caac:	bl	2fdec <ftello64@plt+0x1e560>
   2cab0:	cmp	r0, #0
   2cab4:	popne	{fp, pc}
   2cab8:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cabc:	push	{r4, r5, r6, sl, fp, lr}
   2cac0:	add	fp, sp, #16
   2cac4:	ldr	r5, [r1]
   2cac8:	mov	r4, r1
   2cacc:	mov	r6, r0
   2cad0:	cmp	r0, #0
   2cad4:	beq	2caec <ftello64@plt+0x1b260>
   2cad8:	mov	r0, #1
   2cadc:	add	r0, r0, r5, lsr #1
   2cae0:	adds	r5, r5, r0
   2cae4:	bcc	2caf4 <ftello64@plt+0x1b268>
   2cae8:	b	2cb30 <ftello64@plt+0x1b2a4>
   2caec:	cmp	r5, #0
   2caf0:	movweq	r5, #64	; 0x40
   2caf4:	mov	r0, r6
   2caf8:	mov	r1, r5
   2cafc:	mov	r2, #1
   2cb00:	bl	2fdec <ftello64@plt+0x1e560>
   2cb04:	cmp	r5, #0
   2cb08:	mov	r1, r5
   2cb0c:	movwne	r1, #1
   2cb10:	cmp	r0, #0
   2cb14:	bne	2cb28 <ftello64@plt+0x1b29c>
   2cb18:	clz	r2, r6
   2cb1c:	lsr	r2, r2, #5
   2cb20:	orrs	r1, r2, r1
   2cb24:	bne	2cb30 <ftello64@plt+0x1b2a4>
   2cb28:	str	r5, [r4]
   2cb2c:	pop	{r4, r5, r6, sl, fp, pc}
   2cb30:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cb34:	push	{r4, r5, r6, r7, fp, lr}
   2cb38:	add	fp, sp, #16
   2cb3c:	ldr	r5, [r1]
   2cb40:	mov	r6, r2
   2cb44:	mov	r4, r1
   2cb48:	mov	r7, r0
   2cb4c:	cmp	r0, #0
   2cb50:	beq	2cb68 <ftello64@plt+0x1b2dc>
   2cb54:	mov	r0, #1
   2cb58:	add	r0, r0, r5, lsr #1
   2cb5c:	adds	r5, r5, r0
   2cb60:	bcc	2cb80 <ftello64@plt+0x1b2f4>
   2cb64:	b	2cbb4 <ftello64@plt+0x1b328>
   2cb68:	cmp	r5, #0
   2cb6c:	bne	2cb80 <ftello64@plt+0x1b2f4>
   2cb70:	mov	r0, #64	; 0x40
   2cb74:	cmp	r6, #64	; 0x40
   2cb78:	udiv	r5, r0, r6
   2cb7c:	addhi	r5, r5, #1
   2cb80:	mov	r0, r7
   2cb84:	mov	r1, r5
   2cb88:	mov	r2, r6
   2cb8c:	bl	2fdec <ftello64@plt+0x1e560>
   2cb90:	cmp	r0, #0
   2cb94:	bne	2cbac <ftello64@plt+0x1b320>
   2cb98:	cmp	r7, #0
   2cb9c:	beq	2cbb4 <ftello64@plt+0x1b328>
   2cba0:	cmp	r6, #0
   2cba4:	cmpne	r5, #0
   2cba8:	bne	2cbb4 <ftello64@plt+0x1b328>
   2cbac:	str	r5, [r4]
   2cbb0:	pop	{r4, r5, r6, r7, fp, pc}
   2cbb4:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cbb8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2cbbc:	add	fp, sp, #24
   2cbc0:	mov	r8, r1
   2cbc4:	ldr	r1, [r1]
   2cbc8:	mov	r5, r0
   2cbcc:	add	r0, r1, r1, asr #1
   2cbd0:	cmp	r0, r1
   2cbd4:	mvnvs	r0, #-2147483648	; 0x80000000
   2cbd8:	cmp	r0, r3
   2cbdc:	mov	r7, r0
   2cbe0:	movgt	r7, r3
   2cbe4:	cmn	r3, #1
   2cbe8:	movle	r7, r0
   2cbec:	ldr	r0, [fp, #8]
   2cbf0:	cmn	r0, #1
   2cbf4:	ble	2cc1c <ftello64@plt+0x1b390>
   2cbf8:	cmp	r0, #0
   2cbfc:	beq	2cc70 <ftello64@plt+0x1b3e4>
   2cc00:	cmn	r7, #1
   2cc04:	ble	2cc44 <ftello64@plt+0x1b3b8>
   2cc08:	mvn	r4, #-2147483648	; 0x80000000
   2cc0c:	udiv	r6, r4, r0
   2cc10:	cmp	r6, r7
   2cc14:	bge	2cc70 <ftello64@plt+0x1b3e4>
   2cc18:	b	2cc80 <ftello64@plt+0x1b3f4>
   2cc1c:	cmn	r7, #1
   2cc20:	ble	2cc60 <ftello64@plt+0x1b3d4>
   2cc24:	cmn	r0, #1
   2cc28:	beq	2cc70 <ftello64@plt+0x1b3e4>
   2cc2c:	mov	r6, #-2147483648	; 0x80000000
   2cc30:	mvn	r4, #-2147483648	; 0x80000000
   2cc34:	sdiv	r6, r6, r0
   2cc38:	cmp	r6, r7
   2cc3c:	bge	2cc70 <ftello64@plt+0x1b3e4>
   2cc40:	b	2cc80 <ftello64@plt+0x1b3f4>
   2cc44:	beq	2cc70 <ftello64@plt+0x1b3e4>
   2cc48:	mov	r6, #-2147483648	; 0x80000000
   2cc4c:	mvn	r4, #-2147483648	; 0x80000000
   2cc50:	sdiv	r6, r6, r7
   2cc54:	cmp	r6, r0
   2cc58:	bge	2cc70 <ftello64@plt+0x1b3e4>
   2cc5c:	b	2cc80 <ftello64@plt+0x1b3f4>
   2cc60:	mvn	r4, #-2147483648	; 0x80000000
   2cc64:	sdiv	r6, r4, r0
   2cc68:	cmp	r7, r6
   2cc6c:	blt	2cc80 <ftello64@plt+0x1b3f4>
   2cc70:	mul	r6, r7, r0
   2cc74:	mov	r4, #64	; 0x40
   2cc78:	cmp	r6, #63	; 0x3f
   2cc7c:	bgt	2cc88 <ftello64@plt+0x1b3fc>
   2cc80:	sdiv	r7, r4, r0
   2cc84:	mul	r6, r7, r0
   2cc88:	cmp	r5, #0
   2cc8c:	moveq	r4, #0
   2cc90:	streq	r4, [r8]
   2cc94:	sub	r4, r7, r1
   2cc98:	cmp	r4, r2
   2cc9c:	bge	2cd48 <ftello64@plt+0x1b4bc>
   2cca0:	add	r7, r1, r2
   2cca4:	mov	r6, #0
   2cca8:	mov	r2, #0
   2ccac:	cmp	r7, r3
   2ccb0:	movwgt	r6, #1
   2ccb4:	cmn	r3, #1
   2ccb8:	movwgt	r2, #1
   2ccbc:	cmp	r7, r1
   2ccc0:	bvs	2cd7c <ftello64@plt+0x1b4f0>
   2ccc4:	ands	r1, r2, r6
   2ccc8:	bne	2cd7c <ftello64@plt+0x1b4f0>
   2cccc:	cmn	r0, #1
   2ccd0:	ble	2ccf8 <ftello64@plt+0x1b46c>
   2ccd4:	cmp	r0, #0
   2ccd8:	beq	2cd44 <ftello64@plt+0x1b4b8>
   2ccdc:	cmn	r7, #1
   2cce0:	ble	2cd1c <ftello64@plt+0x1b490>
   2cce4:	mvn	r1, #-2147483648	; 0x80000000
   2cce8:	udiv	r1, r1, r0
   2ccec:	cmp	r1, r7
   2ccf0:	bge	2cd44 <ftello64@plt+0x1b4b8>
   2ccf4:	b	2cd7c <ftello64@plt+0x1b4f0>
   2ccf8:	cmn	r7, #1
   2ccfc:	ble	2cd34 <ftello64@plt+0x1b4a8>
   2cd00:	cmn	r0, #1
   2cd04:	beq	2cd44 <ftello64@plt+0x1b4b8>
   2cd08:	mov	r1, #-2147483648	; 0x80000000
   2cd0c:	sdiv	r1, r1, r0
   2cd10:	cmp	r1, r7
   2cd14:	bge	2cd44 <ftello64@plt+0x1b4b8>
   2cd18:	b	2cd7c <ftello64@plt+0x1b4f0>
   2cd1c:	beq	2cd44 <ftello64@plt+0x1b4b8>
   2cd20:	mov	r1, #-2147483648	; 0x80000000
   2cd24:	sdiv	r1, r1, r7
   2cd28:	cmp	r1, r0
   2cd2c:	bge	2cd44 <ftello64@plt+0x1b4b8>
   2cd30:	b	2cd7c <ftello64@plt+0x1b4f0>
   2cd34:	mvn	r1, #-2147483648	; 0x80000000
   2cd38:	sdiv	r1, r1, r0
   2cd3c:	cmp	r7, r1
   2cd40:	blt	2cd7c <ftello64@plt+0x1b4f0>
   2cd44:	mul	r6, r7, r0
   2cd48:	mov	r0, r5
   2cd4c:	mov	r1, r6
   2cd50:	bl	2e9bc <ftello64@plt+0x1d130>
   2cd54:	cmp	r6, #0
   2cd58:	movwne	r6, #1
   2cd5c:	cmp	r0, #0
   2cd60:	bne	2cd74 <ftello64@plt+0x1b4e8>
   2cd64:	clz	r1, r5
   2cd68:	lsr	r1, r1, #5
   2cd6c:	orrs	r1, r1, r6
   2cd70:	bne	2cd7c <ftello64@plt+0x1b4f0>
   2cd74:	str	r7, [r8]
   2cd78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2cd7c:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cd80:	push	{fp, lr}
   2cd84:	mov	fp, sp
   2cd88:	mov	r1, #1
   2cd8c:	bl	2e938 <ftello64@plt+0x1d0ac>
   2cd90:	cmp	r0, #0
   2cd94:	popne	{fp, pc}
   2cd98:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cd9c:	push	{fp, lr}
   2cda0:	mov	fp, sp
   2cda4:	bl	2e938 <ftello64@plt+0x1d0ac>
   2cda8:	cmp	r0, #0
   2cdac:	popne	{fp, pc}
   2cdb0:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cdb4:	push	{fp, lr}
   2cdb8:	mov	fp, sp
   2cdbc:	mov	r1, #1
   2cdc0:	bl	2e938 <ftello64@plt+0x1d0ac>
   2cdc4:	cmp	r0, #0
   2cdc8:	popne	{fp, pc}
   2cdcc:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cdd0:	push	{fp, lr}
   2cdd4:	mov	fp, sp
   2cdd8:	bl	2e938 <ftello64@plt+0x1d0ac>
   2cddc:	cmp	r0, #0
   2cde0:	popne	{fp, pc}
   2cde4:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cde8:	push	{r4, r5, r6, sl, fp, lr}
   2cdec:	add	fp, sp, #16
   2cdf0:	mov	r5, r0
   2cdf4:	mov	r0, r1
   2cdf8:	mov	r4, r1
   2cdfc:	bl	2e98c <ftello64@plt+0x1d100>
   2ce00:	cmp	r0, #0
   2ce04:	beq	2ce20 <ftello64@plt+0x1b594>
   2ce08:	mov	r1, r5
   2ce0c:	mov	r2, r4
   2ce10:	mov	r6, r0
   2ce14:	bl	11580 <memcpy@plt>
   2ce18:	mov	r0, r6
   2ce1c:	pop	{r4, r5, r6, sl, fp, pc}
   2ce20:	bl	2cee8 <ftello64@plt+0x1b65c>
   2ce24:	push	{r4, r5, r6, sl, fp, lr}
   2ce28:	add	fp, sp, #16
   2ce2c:	mov	r5, r0
   2ce30:	mov	r0, r1
   2ce34:	mov	r4, r1
   2ce38:	bl	2e98c <ftello64@plt+0x1d100>
   2ce3c:	cmp	r0, #0
   2ce40:	beq	2ce5c <ftello64@plt+0x1b5d0>
   2ce44:	mov	r1, r5
   2ce48:	mov	r2, r4
   2ce4c:	mov	r6, r0
   2ce50:	bl	11580 <memcpy@plt>
   2ce54:	mov	r0, r6
   2ce58:	pop	{r4, r5, r6, sl, fp, pc}
   2ce5c:	bl	2cee8 <ftello64@plt+0x1b65c>
   2ce60:	push	{r4, r5, r6, sl, fp, lr}
   2ce64:	add	fp, sp, #16
   2ce68:	mov	r5, r0
   2ce6c:	add	r0, r1, #1
   2ce70:	mov	r4, r1
   2ce74:	bl	2e98c <ftello64@plt+0x1d100>
   2ce78:	cmp	r0, #0
   2ce7c:	beq	2cea4 <ftello64@plt+0x1b618>
   2ce80:	mov	r6, r0
   2ce84:	mov	r0, #0
   2ce88:	mov	r1, r5
   2ce8c:	mov	r2, r4
   2ce90:	strb	r0, [r6, r4]
   2ce94:	mov	r0, r6
   2ce98:	bl	11580 <memcpy@plt>
   2ce9c:	mov	r0, r6
   2cea0:	pop	{r4, r5, r6, sl, fp, pc}
   2cea4:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cea8:	push	{r4, r5, r6, sl, fp, lr}
   2ceac:	add	fp, sp, #16
   2ceb0:	mov	r4, r0
   2ceb4:	bl	11718 <strlen@plt>
   2ceb8:	add	r5, r0, #1
   2cebc:	mov	r0, r5
   2cec0:	bl	2e98c <ftello64@plt+0x1d100>
   2cec4:	cmp	r0, #0
   2cec8:	beq	2cee4 <ftello64@plt+0x1b658>
   2cecc:	mov	r1, r4
   2ced0:	mov	r2, r5
   2ced4:	mov	r6, r0
   2ced8:	bl	11580 <memcpy@plt>
   2cedc:	mov	r0, r6
   2cee0:	pop	{r4, r5, r6, sl, fp, pc}
   2cee4:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cee8:	push	{fp, lr}
   2ceec:	mov	fp, sp
   2cef0:	movw	r0, #8576	; 0x2180
   2cef4:	movw	r1, #7279	; 0x1c6f
   2cef8:	mov	r2, #5
   2cefc:	movt	r0, #4
   2cf00:	movt	r1, #3
   2cf04:	ldr	r4, [r0]
   2cf08:	mov	r0, #0
   2cf0c:	bl	115c8 <dcgettext@plt>
   2cf10:	movw	r2, #5606	; 0x15e6
   2cf14:	mov	r3, r0
   2cf18:	mov	r0, r4
   2cf1c:	mov	r1, #0
   2cf20:	movt	r2, #3
   2cf24:	bl	11670 <error@plt>
   2cf28:	bl	11868 <abort@plt>
   2cf2c:	push	{r4, sl, fp, lr}
   2cf30:	add	fp, sp, #8
   2cf34:	sub	sp, sp, #8
   2cf38:	ldr	r4, [fp, #8]
   2cf3c:	str	r4, [sp]
   2cf40:	bl	2fe28 <ftello64@plt+0x1e59c>
   2cf44:	mov	r4, r0
   2cf48:	cmn	r0, #1
   2cf4c:	bgt	2cf60 <ftello64@plt+0x1b6d4>
   2cf50:	bl	11730 <__errno_location@plt>
   2cf54:	ldr	r0, [r0]
   2cf58:	cmp	r0, #12
   2cf5c:	beq	2cf6c <ftello64@plt+0x1b6e0>
   2cf60:	mov	r0, r4
   2cf64:	sub	sp, fp, #8
   2cf68:	pop	{r4, sl, fp, pc}
   2cf6c:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cf70:	push	{r4, sl, fp, lr}
   2cf74:	add	fp, sp, #8
   2cf78:	bl	300d8 <ftello64@plt+0x1e84c>
   2cf7c:	mov	r4, r0
   2cf80:	cmp	r0, #0
   2cf84:	bne	2cf98 <ftello64@plt+0x1b70c>
   2cf88:	bl	11730 <__errno_location@plt>
   2cf8c:	ldr	r0, [r0]
   2cf90:	cmp	r0, #12
   2cf94:	beq	2cfa0 <ftello64@plt+0x1b714>
   2cf98:	mov	r0, r4
   2cf9c:	pop	{r4, sl, fp, pc}
   2cfa0:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cfa4:	push	{r4, sl, fp, lr}
   2cfa8:	add	fp, sp, #8
   2cfac:	bl	3031c <ftello64@plt+0x1ea90>
   2cfb0:	mov	r4, r0
   2cfb4:	cmp	r0, #0
   2cfb8:	bne	2cfcc <ftello64@plt+0x1b740>
   2cfbc:	bl	11730 <__errno_location@plt>
   2cfc0:	ldr	r0, [r0]
   2cfc4:	cmp	r0, #12
   2cfc8:	beq	2cfd4 <ftello64@plt+0x1b748>
   2cfcc:	mov	r0, r4
   2cfd0:	pop	{r4, sl, fp, pc}
   2cfd4:	bl	2cee8 <ftello64@plt+0x1b65c>
   2cfd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cfdc:	add	fp, sp, #28
   2cfe0:	sub	sp, sp, #36	; 0x24
   2cfe4:	cmp	r2, #37	; 0x25
   2cfe8:	bcs	2e918 <ftello64@plt+0x1d08c>
   2cfec:	ldr	r8, [fp, #8]
   2cff0:	mov	r9, r3
   2cff4:	mov	r6, r2
   2cff8:	mov	r7, r1
   2cffc:	mov	r4, r0
   2d000:	bl	11730 <__errno_location@plt>
   2d004:	add	sl, sp, #32
   2d008:	cmp	r7, #0
   2d00c:	mov	r5, r0
   2d010:	mov	r0, #0
   2d014:	mov	r2, r6
   2d018:	mov	r3, #0
   2d01c:	movne	sl, r7
   2d020:	str	r0, [r5]
   2d024:	mov	r0, r4
   2d028:	mov	r1, sl
   2d02c:	bl	11820 <__strtoll_internal@plt>
   2d030:	mov	r7, r1
   2d034:	ldr	r1, [sl]
   2d038:	cmp	r1, r4
   2d03c:	beq	2d078 <ftello64@plt+0x1b7ec>
   2d040:	mov	r6, r0
   2d044:	ldr	r0, [r5]
   2d048:	cmp	r0, #0
   2d04c:	beq	2d204 <ftello64@plt+0x1b978>
   2d050:	mov	r5, #4
   2d054:	cmp	r0, #34	; 0x22
   2d058:	bne	2d45c <ftello64@plt+0x1bbd0>
   2d05c:	mov	r5, #1
   2d060:	cmp	r8, #0
   2d064:	beq	2d210 <ftello64@plt+0x1b984>
   2d068:	ldrb	r4, [r1]
   2d06c:	cmp	r4, #0
   2d070:	bne	2d0c0 <ftello64@plt+0x1b834>
   2d074:	b	2d210 <ftello64@plt+0x1b984>
   2d078:	mov	r5, #4
   2d07c:	cmp	r8, #0
   2d080:	beq	2d45c <ftello64@plt+0x1bbd0>
   2d084:	mov	r6, r1
   2d088:	ldrb	r1, [r4]
   2d08c:	cmp	r1, #0
   2d090:	beq	2d45c <ftello64@plt+0x1bbd0>
   2d094:	mov	r0, r8
   2d098:	bl	11724 <strchr@plt>
   2d09c:	cmp	r0, #0
   2d0a0:	beq	2d45c <ftello64@plt+0x1bbd0>
   2d0a4:	mov	r1, r6
   2d0a8:	mov	r5, #0
   2d0ac:	mov	r6, #1
   2d0b0:	mov	r7, #0
   2d0b4:	ldrb	r4, [r1]
   2d0b8:	cmp	r4, #0
   2d0bc:	beq	2d210 <ftello64@plt+0x1b984>
   2d0c0:	str	r1, [sp, #20]
   2d0c4:	mov	r0, r8
   2d0c8:	mov	r1, r4
   2d0cc:	bl	11724 <strchr@plt>
   2d0d0:	cmp	r0, #0
   2d0d4:	beq	2d454 <ftello64@plt+0x1bbc8>
   2d0d8:	sub	r0, r4, #69	; 0x45
   2d0dc:	mov	r1, #1
   2d0e0:	mov	r3, #0
   2d0e4:	mov	r2, #1024	; 0x400
   2d0e8:	cmp	r0, #47	; 0x2f
   2d0ec:	str	r1, [sp, #16]
   2d0f0:	bhi	2d228 <ftello64@plt+0x1b99c>
   2d0f4:	add	r1, pc, #0
   2d0f8:	ldr	pc, [r1, r0, lsl #2]
   2d0fc:			; <UNDEFINED> instruction: 0x0002d1bc
   2d100:	andeq	sp, r2, r8, lsr #4
   2d104:			; <UNDEFINED> instruction: 0x0002d1bc
   2d108:	andeq	sp, r2, r8, lsr #4
   2d10c:	andeq	sp, r2, r8, lsr #4
   2d110:	andeq	sp, r2, r8, lsr #4
   2d114:			; <UNDEFINED> instruction: 0x0002d1bc
   2d118:	andeq	sp, r2, r8, lsr #4
   2d11c:			; <UNDEFINED> instruction: 0x0002d1bc
   2d120:	andeq	sp, r2, r8, lsr #4
   2d124:	andeq	sp, r2, r8, lsr #4
   2d128:			; <UNDEFINED> instruction: 0x0002d1bc
   2d12c:	andeq	sp, r2, r8, lsr #4
   2d130:	andeq	sp, r2, r8, lsr #4
   2d134:	andeq	sp, r2, r8, lsr #4
   2d138:			; <UNDEFINED> instruction: 0x0002d1bc
   2d13c:	andeq	sp, r2, r8, lsr #4
   2d140:	andeq	sp, r2, r8, lsr #4
   2d144:	andeq	sp, r2, r8, lsr #4
   2d148:	andeq	sp, r2, r8, lsr #4
   2d14c:			; <UNDEFINED> instruction: 0x0002d1bc
   2d150:			; <UNDEFINED> instruction: 0x0002d1bc
   2d154:	andeq	sp, r2, r8, lsr #4
   2d158:	andeq	sp, r2, r8, lsr #4
   2d15c:	andeq	sp, r2, r8, lsr #4
   2d160:	andeq	sp, r2, r8, lsr #4
   2d164:	andeq	sp, r2, r8, lsr #4
   2d168:	andeq	sp, r2, r8, lsr #4
   2d16c:	andeq	sp, r2, r8, lsr #4
   2d170:	andeq	sp, r2, r8, lsr #4
   2d174:	andeq	sp, r2, r8, lsr #4
   2d178:	andeq	sp, r2, r8, lsr #4
   2d17c:	andeq	sp, r2, r8, lsr #4
   2d180:	andeq	sp, r2, r8, lsr #4
   2d184:			; <UNDEFINED> instruction: 0x0002d1bc
   2d188:	andeq	sp, r2, r8, lsr #4
   2d18c:	andeq	sp, r2, r8, lsr #4
   2d190:	andeq	sp, r2, r8, lsr #4
   2d194:			; <UNDEFINED> instruction: 0x0002d1bc
   2d198:	andeq	sp, r2, r8, lsr #4
   2d19c:			; <UNDEFINED> instruction: 0x0002d1bc
   2d1a0:	andeq	sp, r2, r8, lsr #4
   2d1a4:	andeq	sp, r2, r8, lsr #4
   2d1a8:	andeq	sp, r2, r8, lsr #4
   2d1ac:	andeq	sp, r2, r8, lsr #4
   2d1b0:	andeq	sp, r2, r8, lsr #4
   2d1b4:	andeq	sp, r2, r8, lsr #4
   2d1b8:			; <UNDEFINED> instruction: 0x0002d1bc
   2d1bc:	mov	r0, r8
   2d1c0:	mov	r1, #48	; 0x30
   2d1c4:	bl	11724 <strchr@plt>
   2d1c8:	cmp	r0, #0
   2d1cc:	beq	2d220 <ftello64@plt+0x1b994>
   2d1d0:	ldr	r1, [sp, #20]
   2d1d4:	ldrb	r0, [r1, #1]
   2d1d8:	cmp	r0, #66	; 0x42
   2d1dc:	cmpne	r0, #68	; 0x44
   2d1e0:	bne	2d35c <ftello64@plt+0x1bad0>
   2d1e4:	mov	r0, #2
   2d1e8:	mov	r2, #1000	; 0x3e8
   2d1ec:	mov	r3, #0
   2d1f0:	str	r0, [sp, #16]
   2d1f4:	sub	r0, r4, #66	; 0x42
   2d1f8:	cmp	r0, #53	; 0x35
   2d1fc:	bls	2d234 <ftello64@plt+0x1b9a8>
   2d200:	b	2d454 <ftello64@plt+0x1bbc8>
   2d204:	mov	r5, r0
   2d208:	cmp	r8, #0
   2d20c:	bne	2d068 <ftello64@plt+0x1b7dc>
   2d210:	strd	r6, [r9]
   2d214:	mov	r0, r5
   2d218:	sub	sp, fp, #28
   2d21c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d220:	mov	r3, #0
   2d224:	mov	r2, #1024	; 0x400
   2d228:	sub	r0, r4, #66	; 0x42
   2d22c:	cmp	r0, #53	; 0x35
   2d230:	bhi	2d454 <ftello64@plt+0x1bbc8>
   2d234:	add	r1, pc, #8
   2d238:	str	r3, [sp, #28]
   2d23c:	str	r2, [sp, #24]
   2d240:	ldr	pc, [r1, r0, lsl #2]
   2d244:	andeq	sp, r2, ip, lsr #9
   2d248:	andeq	sp, r2, r4, asr r4
   2d24c:	andeq	sp, r2, r4, asr r4
   2d250:	andeq	sp, r2, r0, asr #9
   2d254:	andeq	sp, r2, r4, asr r4
   2d258:	andeq	sp, r2, ip, lsl r3
   2d25c:	andeq	sp, r2, r4, asr r4
   2d260:	andeq	sp, r2, r4, asr r4
   2d264:	andeq	sp, r2, r4, asr r4
   2d268:	muleq	r2, r0, r3
   2d26c:	andeq	sp, r2, r4, asr r4
   2d270:	andeq	sp, r2, r0, asr #7
   2d274:	andeq	sp, r2, r4, asr r4
   2d278:	andeq	sp, r2, r4, asr r4
   2d27c:	andeq	sp, r2, r4, lsl #10
   2d280:	andeq	sp, r2, r4, asr r4
   2d284:	andeq	sp, r2, r4, asr r4
   2d288:	andeq	sp, r2, r4, asr r4
   2d28c:	andeq	sp, r2, r0, lsl #8
   2d290:	andeq	sp, r2, r4, asr r4
   2d294:	andeq	sp, r2, r4, asr r4
   2d298:	andeq	sp, r2, r4, asr r4
   2d29c:	andeq	sp, r2, r4, asr r4
   2d2a0:	andeq	sp, r2, r8, asr #10
   2d2a4:	andeq	sp, r2, r8, ror #8
   2d2a8:	andeq	sp, r2, r4, asr r4
   2d2ac:	andeq	sp, r2, r4, asr r4
   2d2b0:	andeq	sp, r2, r4, asr r4
   2d2b4:	andeq	sp, r2, r4, asr r4
   2d2b8:	andeq	sp, r2, r4, asr r4
   2d2bc:	andeq	sp, r2, r4, asr r4
   2d2c0:	andeq	sp, r2, r4, asr r4
   2d2c4:	andeq	sp, r2, ip, lsl #11
   2d2c8:	andeq	lr, r2, r4, lsl #10
   2d2cc:	andeq	sp, r2, r4, asr r4
   2d2d0:	andeq	sp, r2, r4, asr r4
   2d2d4:	andeq	sp, r2, r4, asr r4
   2d2d8:	andeq	sp, r2, ip, lsl r3
   2d2dc:	andeq	sp, r2, r4, asr r4
   2d2e0:	andeq	sp, r2, r4, asr r4
   2d2e4:	andeq	sp, r2, r4, asr r4
   2d2e8:	muleq	r2, r0, r3
   2d2ec:	andeq	sp, r2, r4, asr r4
   2d2f0:	andeq	sp, r2, r0, asr #7
   2d2f4:	andeq	sp, r2, r4, asr r4
   2d2f8:	andeq	sp, r2, r4, asr r4
   2d2fc:	andeq	sp, r2, r4, asr r4
   2d300:	andeq	sp, r2, r4, asr r4
   2d304:	andeq	sp, r2, r4, asr r4
   2d308:	andeq	sp, r2, r4, asr r4
   2d30c:	andeq	sp, r2, r0, lsl #8
   2d310:	andeq	sp, r2, r4, asr r4
   2d314:	andeq	sp, r2, r4, asr r4
   2d318:	andeq	sp, r2, r0, lsr #11
   2d31c:	cmn	r7, #1
   2d320:	str	r9, [sp, #12]
   2d324:	ble	2d5b4 <ftello64@plt+0x1bd28>
   2d328:	ldr	r3, [sp, #28]
   2d32c:	mvn	r0, #0
   2d330:	mvn	r1, #-2147483648	; 0x80000000
   2d334:	mvn	r8, #0
   2d338:	mvn	r9, #-2147483648	; 0x80000000
   2d33c:	bl	30804 <ftello64@plt+0x1ef78>
   2d340:	ldr	r2, [sp, #24]
   2d344:	ldr	r3, [sp, #28]
   2d348:	subs	r0, r0, r6
   2d34c:	mov	r4, #1
   2d350:	sbcs	r0, r1, r7
   2d354:	bge	2d5f4 <ftello64@plt+0x1bd68>
   2d358:	b	2d60c <ftello64@plt+0x1bd80>
   2d35c:	cmp	r0, #105	; 0x69
   2d360:	mov	r3, #0
   2d364:	bne	2d444 <ftello64@plt+0x1bbb8>
   2d368:	ldrb	r0, [r1, #2]
   2d36c:	mov	r1, #1
   2d370:	mov	r2, #1024	; 0x400
   2d374:	cmp	r0, #66	; 0x42
   2d378:	movweq	r1, #3
   2d37c:	str	r1, [sp, #16]
   2d380:	sub	r0, r4, #66	; 0x42
   2d384:	cmp	r0, #53	; 0x35
   2d388:	bls	2d234 <ftello64@plt+0x1b9a8>
   2d38c:	b	2d454 <ftello64@plt+0x1bbc8>
   2d390:	cmn	r7, #1
   2d394:	ble	2d648 <ftello64@plt+0x1bdbc>
   2d398:	ldr	r3, [sp, #28]
   2d39c:	mvn	r0, #0
   2d3a0:	mvn	r1, #-2147483648	; 0x80000000
   2d3a4:	bl	30804 <ftello64@plt+0x1ef78>
   2d3a8:	ldr	r2, [sp, #24]
   2d3ac:	ldr	r3, [sp, #28]
   2d3b0:	subs	r0, r0, r6
   2d3b4:	sbcs	r0, r1, r7
   2d3b8:	bge	2d67c <ftello64@plt+0x1bdf0>
   2d3bc:	b	2dd8c <ftello64@plt+0x1c500>
   2d3c0:	cmn	r7, #1
   2d3c4:	str	r9, [sp, #12]
   2d3c8:	ble	2d690 <ftello64@plt+0x1be04>
   2d3cc:	ldr	r3, [sp, #28]
   2d3d0:	mvn	r0, #0
   2d3d4:	mvn	r1, #-2147483648	; 0x80000000
   2d3d8:	mvn	r8, #0
   2d3dc:	mvn	r9, #-2147483648	; 0x80000000
   2d3e0:	bl	30804 <ftello64@plt+0x1ef78>
   2d3e4:	ldr	r2, [sp, #24]
   2d3e8:	ldr	r3, [sp, #28]
   2d3ec:	subs	r0, r0, r6
   2d3f0:	mov	r4, #1
   2d3f4:	sbcs	r0, r1, r7
   2d3f8:	bge	2d6d0 <ftello64@plt+0x1be44>
   2d3fc:	b	2d6e8 <ftello64@plt+0x1be5c>
   2d400:	cmn	r7, #1
   2d404:	str	r9, [sp, #12]
   2d408:	ble	2d720 <ftello64@plt+0x1be94>
   2d40c:	ldr	r3, [sp, #28]
   2d410:	mvn	r0, #0
   2d414:	mvn	r1, #-2147483648	; 0x80000000
   2d418:	mvn	r9, #-2147483648	; 0x80000000
   2d41c:	str	r0, [sp, #8]
   2d420:	mvn	r0, #0
   2d424:	bl	30804 <ftello64@plt+0x1ef78>
   2d428:	ldr	r2, [sp, #24]
   2d42c:	ldr	r3, [sp, #28]
   2d430:	subs	r0, r0, r6
   2d434:	mov	r4, #1
   2d438:	sbcs	r0, r1, r7
   2d43c:	bge	2d764 <ftello64@plt+0x1bed8>
   2d440:	b	2d780 <ftello64@plt+0x1bef4>
   2d444:	mov	r2, #1024	; 0x400
   2d448:	sub	r0, r4, #66	; 0x42
   2d44c:	cmp	r0, #53	; 0x35
   2d450:	bls	2d234 <ftello64@plt+0x1b9a8>
   2d454:	orr	r5, r5, #2
   2d458:	strd	r6, [r9]
   2d45c:	mov	r0, r5
   2d460:	sub	sp, fp, #28
   2d464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d468:	cmp	r7, #0
   2d46c:	str	r9, [sp, #12]
   2d470:	blt	2da68 <ftello64@plt+0x1c1dc>
   2d474:	ldr	r3, [sp, #28]
   2d478:	mvn	r0, #0
   2d47c:	mvn	r1, #-2147483648	; 0x80000000
   2d480:	mvn	r9, #-2147483648	; 0x80000000
   2d484:	str	r0, [sp, #8]
   2d488:	mvn	r0, #0
   2d48c:	bl	30804 <ftello64@plt+0x1ef78>
   2d490:	ldr	r2, [sp, #24]
   2d494:	ldr	r3, [sp, #28]
   2d498:	subs	r0, r0, r6
   2d49c:	mov	r4, #1
   2d4a0:	sbcs	r0, r1, r7
   2d4a4:	bge	2daac <ftello64@plt+0x1c220>
   2d4a8:	b	2dac8 <ftello64@plt+0x1c23c>
   2d4ac:	cmn	r7, #1
   2d4b0:	ble	2db04 <ftello64@plt+0x1c278>
   2d4b4:	cmp	r7, #2097152	; 0x200000
   2d4b8:	blt	2db34 <ftello64@plt+0x1c2a8>
   2d4bc:	b	2dd8c <ftello64@plt+0x1c500>
   2d4c0:	cmp	r7, #0
   2d4c4:	str	r9, [sp, #12]
   2d4c8:	blt	2db44 <ftello64@plt+0x1c2b8>
   2d4cc:	ldr	r3, [sp, #28]
   2d4d0:	mvn	r0, #0
   2d4d4:	mvn	r1, #-2147483648	; 0x80000000
   2d4d8:	mvn	r9, #-2147483648	; 0x80000000
   2d4dc:	str	r0, [sp, #8]
   2d4e0:	mvn	r0, #0
   2d4e4:	bl	30804 <ftello64@plt+0x1ef78>
   2d4e8:	ldr	r2, [sp, #24]
   2d4ec:	ldr	r3, [sp, #28]
   2d4f0:	subs	r0, r0, r6
   2d4f4:	mov	r4, #1
   2d4f8:	sbcs	r0, r1, r7
   2d4fc:	bge	2db88 <ftello64@plt+0x1c2fc>
   2d500:	b	2dba4 <ftello64@plt+0x1c318>
   2d504:	cmp	r7, #0
   2d508:	str	r9, [sp, #12]
   2d50c:	blt	2dbe0 <ftello64@plt+0x1c354>
   2d510:	ldr	r3, [sp, #28]
   2d514:	mvn	r0, #0
   2d518:	mvn	r1, #-2147483648	; 0x80000000
   2d51c:	mvn	r8, #-2147483648	; 0x80000000
   2d520:	str	r0, [sp, #8]
   2d524:	mvn	r0, #0
   2d528:	bl	30804 <ftello64@plt+0x1ef78>
   2d52c:	ldr	r2, [sp, #24]
   2d530:	ldr	r3, [sp, #28]
   2d534:	subs	r0, r0, r6
   2d538:	mov	r4, #1
   2d53c:	sbcs	r0, r1, r7
   2d540:	bge	2dc24 <ftello64@plt+0x1c398>
   2d544:	b	2dc40 <ftello64@plt+0x1c3b4>
   2d548:	cmp	r7, #0
   2d54c:	str	r9, [sp, #12]
   2d550:	blt	2dc7c <ftello64@plt+0x1c3f0>
   2d554:	ldr	r3, [sp, #28]
   2d558:	mvn	r0, #0
   2d55c:	mvn	r1, #-2147483648	; 0x80000000
   2d560:	mvn	r9, #-2147483648	; 0x80000000
   2d564:	str	r0, [sp, #8]
   2d568:	mvn	r0, #0
   2d56c:	bl	30804 <ftello64@plt+0x1ef78>
   2d570:	ldr	r2, [sp, #24]
   2d574:	ldr	r3, [sp, #28]
   2d578:	subs	r0, r0, r6
   2d57c:	mov	r4, #1
   2d580:	sbcs	r0, r1, r7
   2d584:	bge	2dcc0 <ftello64@plt+0x1c434>
   2d588:	b	2dcdc <ftello64@plt+0x1c450>
   2d58c:	cmn	r7, #1
   2d590:	ble	2dd1c <ftello64@plt+0x1c490>
   2d594:	cmp	r7, #4194304	; 0x400000
   2d598:	blt	2dd4c <ftello64@plt+0x1c4c0>
   2d59c:	b	2dd8c <ftello64@plt+0x1c500>
   2d5a0:	cmn	r7, #1
   2d5a4:	ble	2dd5c <ftello64@plt+0x1c4d0>
   2d5a8:	cmp	r7, #1073741824	; 0x40000000
   2d5ac:	bge	2dd8c <ftello64@plt+0x1c500>
   2d5b0:	b	2ddac <ftello64@plt+0x1c520>
   2d5b4:	and	r0, r6, r7
   2d5b8:	cmn	r0, #1
   2d5bc:	beq	2d5f4 <ftello64@plt+0x1bd68>
   2d5c0:	mov	r0, #0
   2d5c4:	mov	r1, #-2147483648	; 0x80000000
   2d5c8:	mov	r2, r6
   2d5cc:	mov	r3, r7
   2d5d0:	mov	r8, #0
   2d5d4:	mov	r9, #-2147483648	; 0x80000000
   2d5d8:	bl	30730 <ftello64@plt+0x1eea4>
   2d5dc:	ldr	r2, [sp, #24]
   2d5e0:	ldr	r3, [sp, #28]
   2d5e4:	mov	r4, #1
   2d5e8:	subs	r0, r0, r2
   2d5ec:	sbcs	r0, r1, r3
   2d5f0:	blt	2d7bc <ftello64@plt+0x1bf30>
   2d5f4:	umull	r8, r0, r6, r2
   2d5f8:	mov	r4, #0
   2d5fc:	mla	r0, r6, r3, r0
   2d600:	mla	r9, r7, r2, r0
   2d604:	cmp	r9, #0
   2d608:	blt	2d7bc <ftello64@plt+0x1bf30>
   2d60c:	ldr	r3, [sp, #28]
   2d610:	mvn	r0, #-2147483648	; 0x80000000
   2d614:	mvn	r1, #-2147483648	; 0x80000000
   2d618:	mov	r6, r4
   2d61c:	mvn	r4, #0
   2d620:	str	r0, [sp, #8]
   2d624:	mvn	r0, #0
   2d628:	bl	30804 <ftello64@plt+0x1ef78>
   2d62c:	ldr	r2, [sp, #24]
   2d630:	ldr	r3, [sp, #28]
   2d634:	subs	r0, r0, r8
   2d638:	mov	r7, #1
   2d63c:	sbcs	r0, r1, r9
   2d640:	bge	2d7f8 <ftello64@plt+0x1bf6c>
   2d644:	b	2d814 <ftello64@plt+0x1bf88>
   2d648:	and	r0, r6, r7
   2d64c:	cmn	r0, #1
   2d650:	beq	2d67c <ftello64@plt+0x1bdf0>
   2d654:	mov	r0, #0
   2d658:	mov	r1, #-2147483648	; 0x80000000
   2d65c:	mov	r2, r6
   2d660:	mov	r3, r7
   2d664:	bl	30730 <ftello64@plt+0x1eea4>
   2d668:	ldr	r2, [sp, #24]
   2d66c:	ldr	r3, [sp, #28]
   2d670:	subs	r0, r0, r2
   2d674:	sbcs	r0, r1, r3
   2d678:	blt	2dd8c <ftello64@plt+0x1c500>
   2d67c:	umull	r0, r1, r6, r2
   2d680:	mla	r1, r6, r3, r1
   2d684:	mov	r6, r0
   2d688:	mla	r7, r7, r2, r1
   2d68c:	b	2e504 <ftello64@plt+0x1cc78>
   2d690:	and	r0, r6, r7
   2d694:	cmn	r0, #1
   2d698:	beq	2d6d0 <ftello64@plt+0x1be44>
   2d69c:	mov	r0, #0
   2d6a0:	mov	r1, #-2147483648	; 0x80000000
   2d6a4:	mov	r2, r6
   2d6a8:	mov	r3, r7
   2d6ac:	mov	r8, #0
   2d6b0:	mov	r9, #-2147483648	; 0x80000000
   2d6b4:	bl	30730 <ftello64@plt+0x1eea4>
   2d6b8:	ldr	r2, [sp, #24]
   2d6bc:	ldr	r3, [sp, #28]
   2d6c0:	mov	r4, #1
   2d6c4:	subs	r0, r0, r2
   2d6c8:	sbcs	r0, r1, r3
   2d6cc:	blt	2d8a8 <ftello64@plt+0x1c01c>
   2d6d0:	umull	r8, r0, r6, r2
   2d6d4:	mov	r4, #0
   2d6d8:	mla	r0, r6, r3, r0
   2d6dc:	mla	r9, r7, r2, r0
   2d6e0:	cmp	r9, #0
   2d6e4:	blt	2d8a8 <ftello64@plt+0x1c01c>
   2d6e8:	ldr	r3, [sp, #28]
   2d6ec:	mvn	r0, #0
   2d6f0:	mvn	r1, #-2147483648	; 0x80000000
   2d6f4:	str	r4, [sp, #8]
   2d6f8:	mvn	r6, #0
   2d6fc:	mvn	r7, #-2147483648	; 0x80000000
   2d700:	bl	30804 <ftello64@plt+0x1ef78>
   2d704:	ldr	r4, [sp, #24]
   2d708:	ldr	r3, [sp, #28]
   2d70c:	subs	r0, r0, r8
   2d710:	mov	r2, #1
   2d714:	sbcs	r0, r1, r9
   2d718:	bge	2d8e0 <ftello64@plt+0x1c054>
   2d71c:	b	2da18 <ftello64@plt+0x1c18c>
   2d720:	and	r0, r6, r7
   2d724:	cmn	r0, #1
   2d728:	beq	2d764 <ftello64@plt+0x1bed8>
   2d72c:	mov	r0, #0
   2d730:	mov	r1, #-2147483648	; 0x80000000
   2d734:	mov	r2, r6
   2d738:	mov	r3, r7
   2d73c:	bl	30730 <ftello64@plt+0x1eea4>
   2d740:	ldr	r2, [sp, #24]
   2d744:	ldr	r3, [sp, #28]
   2d748:	mov	r4, #1
   2d74c:	mov	r9, #-2147483648	; 0x80000000
   2d750:	subs	r0, r0, r2
   2d754:	sbcs	r0, r1, r3
   2d758:	mov	r0, #0
   2d75c:	str	r0, [sp, #8]
   2d760:	blt	2d8f4 <ftello64@plt+0x1c068>
   2d764:	umull	r1, r0, r6, r2
   2d768:	mov	r4, #0
   2d76c:	mla	r0, r6, r3, r0
   2d770:	str	r1, [sp, #8]
   2d774:	mla	r9, r7, r2, r0
   2d778:	cmp	r9, #0
   2d77c:	blt	2d8f4 <ftello64@plt+0x1c068>
   2d780:	ldr	r3, [sp, #28]
   2d784:	mvn	r0, #0
   2d788:	mvn	r1, #-2147483648	; 0x80000000
   2d78c:	str	r4, [sp, #4]
   2d790:	mvn	r6, #0
   2d794:	mvn	r8, #-2147483648	; 0x80000000
   2d798:	bl	30804 <ftello64@plt+0x1ef78>
   2d79c:	ldr	r4, [sp, #8]
   2d7a0:	ldr	r2, [sp, #24]
   2d7a4:	ldr	r3, [sp, #28]
   2d7a8:	mov	r7, #1
   2d7ac:	subs	r0, r0, r4
   2d7b0:	sbcs	r0, r1, r9
   2d7b4:	bge	2d930 <ftello64@plt+0x1c0a4>
   2d7b8:	b	2d948 <ftello64@plt+0x1c0bc>
   2d7bc:	mov	r0, #-2147483648	; 0x80000000
   2d7c0:	mov	r1, #-2147483648	; 0x80000000
   2d7c4:	mov	r2, r8
   2d7c8:	mov	r3, r9
   2d7cc:	mov	r6, r4
   2d7d0:	mov	r4, #0
   2d7d4:	str	r0, [sp, #8]
   2d7d8:	mov	r0, #0
   2d7dc:	bl	30730 <ftello64@plt+0x1eea4>
   2d7e0:	ldr	r2, [sp, #24]
   2d7e4:	ldr	r3, [sp, #28]
   2d7e8:	mov	r7, #1
   2d7ec:	subs	r0, r0, r2
   2d7f0:	sbcs	r0, r1, r3
   2d7f4:	blt	2d868 <ftello64@plt+0x1bfdc>
   2d7f8:	umull	r4, r0, r8, r2
   2d7fc:	mov	r7, r6
   2d800:	mla	r0, r8, r3, r0
   2d804:	mla	r0, r9, r2, r0
   2d808:	cmp	r0, #0
   2d80c:	str	r0, [sp, #8]
   2d810:	blt	2d868 <ftello64@plt+0x1bfdc>
   2d814:	ldr	r3, [sp, #28]
   2d818:	mvn	r0, #0
   2d81c:	mvn	r1, #-2147483648	; 0x80000000
   2d820:	mov	r9, r7
   2d824:	mvn	r6, #0
   2d828:	mvn	r7, #-2147483648	; 0x80000000
   2d82c:	bl	30804 <ftello64@plt+0x1ef78>
   2d830:	ldr	r8, [sp, #8]
   2d834:	ldr	r3, [sp, #24]
   2d838:	ldr	ip, [sp, #28]
   2d83c:	subs	r0, r0, r4
   2d840:	mov	r2, #1
   2d844:	sbcs	r0, r1, r8
   2d848:	blt	2d85c <ftello64@plt+0x1bfd0>
   2d84c:	umull	r6, r0, r4, r3
   2d850:	mov	r2, #0
   2d854:	mla	r0, r4, ip, r0
   2d858:	mla	r7, r8, r3, r0
   2d85c:	orr	r3, r2, r9
   2d860:	ldr	r9, [sp, #12]
   2d864:	b	2e504 <ftello64@plt+0x1cc78>
   2d868:	ldr	r8, [sp, #8]
   2d86c:	mov	r0, #0
   2d870:	mov	r1, #-2147483648	; 0x80000000
   2d874:	mov	r2, r4
   2d878:	mov	r9, r7
   2d87c:	mov	r6, #0
   2d880:	mov	r7, #-2147483648	; 0x80000000
   2d884:	mov	r3, r8
   2d888:	bl	30730 <ftello64@plt+0x1eea4>
   2d88c:	ldr	r3, [sp, #24]
   2d890:	ldr	ip, [sp, #28]
   2d894:	mov	r2, #1
   2d898:	subs	r0, r0, r3
   2d89c:	sbcs	r0, r1, ip
   2d8a0:	bge	2d84c <ftello64@plt+0x1bfc0>
   2d8a4:	b	2d85c <ftello64@plt+0x1bfd0>
   2d8a8:	mov	r0, #0
   2d8ac:	mov	r1, #-2147483648	; 0x80000000
   2d8b0:	mov	r2, r8
   2d8b4:	mov	r3, r9
   2d8b8:	str	r4, [sp, #8]
   2d8bc:	mov	r6, #0
   2d8c0:	mov	r7, #-2147483648	; 0x80000000
   2d8c4:	bl	30730 <ftello64@plt+0x1eea4>
   2d8c8:	ldr	r4, [sp, #24]
   2d8cc:	ldr	r3, [sp, #28]
   2d8d0:	mov	r2, #1
   2d8d4:	subs	r0, r0, r4
   2d8d8:	sbcs	r0, r1, r3
   2d8dc:	blt	2da18 <ftello64@plt+0x1c18c>
   2d8e0:	umull	r6, r0, r8, r4
   2d8e4:	mov	r2, #0
   2d8e8:	mla	r0, r8, r3, r0
   2d8ec:	mla	r7, r9, r4, r0
   2d8f0:	b	2da18 <ftello64@plt+0x1c18c>
   2d8f4:	str	r4, [sp, #4]
   2d8f8:	ldr	r4, [sp, #8]
   2d8fc:	mov	r0, #0
   2d900:	mov	r1, #-2147483648	; 0x80000000
   2d904:	mov	r3, r9
   2d908:	mov	r2, r4
   2d90c:	bl	30730 <ftello64@plt+0x1eea4>
   2d910:	ldr	r2, [sp, #24]
   2d914:	ldr	r3, [sp, #28]
   2d918:	mov	r7, #1
   2d91c:	mov	r6, #0
   2d920:	mov	r8, #-2147483648	; 0x80000000
   2d924:	subs	r0, r0, r2
   2d928:	sbcs	r0, r1, r3
   2d92c:	blt	2d980 <ftello64@plt+0x1c0f4>
   2d930:	umull	r6, r0, r4, r2
   2d934:	ldr	r7, [sp, #4]
   2d938:	mla	r0, r4, r3, r0
   2d93c:	mla	r8, r9, r2, r0
   2d940:	cmp	r8, #0
   2d944:	blt	2d980 <ftello64@plt+0x1c0f4>
   2d948:	ldr	r3, [sp, #28]
   2d94c:	mvn	r0, #0
   2d950:	mvn	r1, #-2147483648	; 0x80000000
   2d954:	str	r7, [sp, #8]
   2d958:	mvn	r4, #0
   2d95c:	mvn	r9, #-2147483648	; 0x80000000
   2d960:	bl	30804 <ftello64@plt+0x1ef78>
   2d964:	ldr	r2, [sp, #24]
   2d968:	ldr	r3, [sp, #28]
   2d96c:	subs	r0, r0, r6
   2d970:	mov	r7, #1
   2d974:	sbcs	r0, r1, r8
   2d978:	bge	2d9b8 <ftello64@plt+0x1c12c>
   2d97c:	b	2d9d0 <ftello64@plt+0x1c144>
   2d980:	mov	r0, #0
   2d984:	mov	r1, #-2147483648	; 0x80000000
   2d988:	mov	r2, r6
   2d98c:	mov	r3, r8
   2d990:	str	r7, [sp, #8]
   2d994:	bl	30730 <ftello64@plt+0x1eea4>
   2d998:	ldr	r2, [sp, #24]
   2d99c:	ldr	r3, [sp, #28]
   2d9a0:	mov	r7, #1
   2d9a4:	mov	r4, #0
   2d9a8:	mov	r9, #-2147483648	; 0x80000000
   2d9ac:	subs	r0, r0, r2
   2d9b0:	sbcs	r0, r1, r3
   2d9b4:	blt	2da28 <ftello64@plt+0x1c19c>
   2d9b8:	umull	r4, r0, r6, r2
   2d9bc:	ldr	r7, [sp, #8]
   2d9c0:	mla	r0, r6, r3, r0
   2d9c4:	mla	r9, r8, r2, r0
   2d9c8:	cmp	r9, #0
   2d9cc:	blt	2da28 <ftello64@plt+0x1c19c>
   2d9d0:	ldr	r3, [sp, #28]
   2d9d4:	mvn	r0, #0
   2d9d8:	mvn	r1, #-2147483648	; 0x80000000
   2d9dc:	str	r7, [sp, #8]
   2d9e0:	mvn	r6, #0
   2d9e4:	mvn	r7, #-2147483648	; 0x80000000
   2d9e8:	bl	30804 <ftello64@plt+0x1ef78>
   2d9ec:	ldr	r3, [sp, #24]
   2d9f0:	ldr	ip, [sp, #28]
   2d9f4:	subs	r0, r0, r4
   2d9f8:	mov	r2, #1
   2d9fc:	mov	r8, r4
   2da00:	sbcs	r0, r1, r9
   2da04:	blt	2da18 <ftello64@plt+0x1c18c>
   2da08:	umull	r6, r0, r8, r3
   2da0c:	mov	r2, #0
   2da10:	mla	r0, r8, ip, r0
   2da14:	mla	r7, r9, r3, r0
   2da18:	ldr	r0, [sp, #8]
   2da1c:	ldr	r9, [sp, #12]
   2da20:	orr	r3, r2, r0
   2da24:	b	2e504 <ftello64@plt+0x1cc78>
   2da28:	mov	r0, #0
   2da2c:	mov	r1, #-2147483648	; 0x80000000
   2da30:	mov	r2, r4
   2da34:	mov	r3, r9
   2da38:	str	r7, [sp, #8]
   2da3c:	mov	r8, r4
   2da40:	bl	30730 <ftello64@plt+0x1eea4>
   2da44:	ldr	r3, [sp, #24]
   2da48:	ldr	ip, [sp, #28]
   2da4c:	mov	r2, #1
   2da50:	mov	r6, #0
   2da54:	mov	r7, #-2147483648	; 0x80000000
   2da58:	subs	r0, r0, r3
   2da5c:	sbcs	r0, r1, ip
   2da60:	bge	2da08 <ftello64@plt+0x1c17c>
   2da64:	b	2da18 <ftello64@plt+0x1c18c>
   2da68:	and	r0, r6, r7
   2da6c:	cmn	r0, #1
   2da70:	beq	2daac <ftello64@plt+0x1c220>
   2da74:	mov	r0, #0
   2da78:	mov	r1, #-2147483648	; 0x80000000
   2da7c:	mov	r2, r6
   2da80:	mov	r3, r7
   2da84:	bl	30730 <ftello64@plt+0x1eea4>
   2da88:	ldr	r2, [sp, #24]
   2da8c:	ldr	r3, [sp, #28]
   2da90:	mov	r4, #1
   2da94:	mov	r9, #-2147483648	; 0x80000000
   2da98:	subs	r0, r0, r2
   2da9c:	sbcs	r0, r1, r3
   2daa0:	mov	r0, #0
   2daa4:	str	r0, [sp, #8]
   2daa8:	blt	2ddbc <ftello64@plt+0x1c530>
   2daac:	umull	r1, r0, r6, r2
   2dab0:	mov	r4, #0
   2dab4:	mla	r0, r6, r3, r0
   2dab8:	str	r1, [sp, #8]
   2dabc:	mla	r9, r7, r2, r0
   2dac0:	cmp	r9, #0
   2dac4:	blt	2ddbc <ftello64@plt+0x1c530>
   2dac8:	ldr	r3, [sp, #28]
   2dacc:	mvn	r0, #0
   2dad0:	mvn	r1, #-2147483648	; 0x80000000
   2dad4:	str	r4, [sp, #4]
   2dad8:	mvn	r8, #0
   2dadc:	mvn	r4, #-2147483648	; 0x80000000
   2dae0:	bl	30804 <ftello64@plt+0x1ef78>
   2dae4:	ldr	r6, [sp, #8]
   2dae8:	ldr	r2, [sp, #24]
   2daec:	ldr	r3, [sp, #28]
   2daf0:	mov	r7, #1
   2daf4:	subs	r0, r0, r6
   2daf8:	sbcs	r0, r1, r9
   2dafc:	bge	2ddf8 <ftello64@plt+0x1c56c>
   2db00:	b	2de10 <ftello64@plt+0x1c584>
   2db04:	and	r0, r6, r7
   2db08:	cmn	r0, #1
   2db0c:	beq	2db34 <ftello64@plt+0x1c2a8>
   2db10:	mov	r0, #0
   2db14:	mov	r1, #-2147483648	; 0x80000000
   2db18:	mov	r2, r6
   2db1c:	mov	r3, r7
   2db20:	bl	30730 <ftello64@plt+0x1eea4>
   2db24:	ldr	r3, [sp, #28]
   2db28:	subs	r0, r0, #1024	; 0x400
   2db2c:	sbcs	r0, r1, #0
   2db30:	blt	2dd8c <ftello64@plt+0x1c500>
   2db34:	lsl	r0, r7, #10
   2db38:	orr	r7, r0, r6, lsr #22
   2db3c:	lsl	r6, r6, #10
   2db40:	b	2e504 <ftello64@plt+0x1cc78>
   2db44:	and	r0, r6, r7
   2db48:	cmn	r0, #1
   2db4c:	beq	2db88 <ftello64@plt+0x1c2fc>
   2db50:	mov	r0, #0
   2db54:	mov	r1, #-2147483648	; 0x80000000
   2db58:	mov	r2, r6
   2db5c:	mov	r3, r7
   2db60:	bl	30730 <ftello64@plt+0x1eea4>
   2db64:	ldr	r2, [sp, #24]
   2db68:	ldr	r3, [sp, #28]
   2db6c:	mov	r4, #1
   2db70:	mov	r9, #-2147483648	; 0x80000000
   2db74:	subs	r0, r0, r2
   2db78:	sbcs	r0, r1, r3
   2db7c:	mov	r0, #0
   2db80:	str	r0, [sp, #8]
   2db84:	blt	2e0d4 <ftello64@plt+0x1c848>
   2db88:	umull	r1, r0, r6, r2
   2db8c:	mov	r4, #0
   2db90:	mla	r0, r6, r3, r0
   2db94:	str	r1, [sp, #8]
   2db98:	mla	r9, r7, r2, r0
   2db9c:	cmp	r9, #0
   2dba0:	blt	2e0d4 <ftello64@plt+0x1c848>
   2dba4:	ldr	r3, [sp, #28]
   2dba8:	mvn	r0, #0
   2dbac:	mvn	r1, #-2147483648	; 0x80000000
   2dbb0:	str	r4, [sp, #4]
   2dbb4:	mvn	r8, #0
   2dbb8:	mvn	r4, #-2147483648	; 0x80000000
   2dbbc:	bl	30804 <ftello64@plt+0x1ef78>
   2dbc0:	ldr	r6, [sp, #8]
   2dbc4:	ldr	r2, [sp, #24]
   2dbc8:	ldr	r3, [sp, #28]
   2dbcc:	mov	r7, #1
   2dbd0:	subs	r0, r0, r6
   2dbd4:	sbcs	r0, r1, r9
   2dbd8:	bge	2e110 <ftello64@plt+0x1c884>
   2dbdc:	b	2e128 <ftello64@plt+0x1c89c>
   2dbe0:	and	r0, r6, r7
   2dbe4:	cmn	r0, #1
   2dbe8:	beq	2dc24 <ftello64@plt+0x1c398>
   2dbec:	mov	r0, #0
   2dbf0:	mov	r1, #-2147483648	; 0x80000000
   2dbf4:	mov	r2, r6
   2dbf8:	mov	r3, r7
   2dbfc:	bl	30730 <ftello64@plt+0x1eea4>
   2dc00:	ldr	r2, [sp, #24]
   2dc04:	ldr	r3, [sp, #28]
   2dc08:	mov	r4, #1
   2dc0c:	mov	r8, #-2147483648	; 0x80000000
   2dc10:	subs	r0, r0, r2
   2dc14:	sbcs	r0, r1, r3
   2dc18:	mov	r0, #0
   2dc1c:	str	r0, [sp, #8]
   2dc20:	blt	2e350 <ftello64@plt+0x1cac4>
   2dc24:	umull	r1, r0, r6, r2
   2dc28:	mov	r4, #0
   2dc2c:	mla	r0, r6, r3, r0
   2dc30:	str	r1, [sp, #8]
   2dc34:	mla	r8, r7, r2, r0
   2dc38:	cmp	r8, #0
   2dc3c:	blt	2e350 <ftello64@plt+0x1cac4>
   2dc40:	ldr	r3, [sp, #28]
   2dc44:	mvn	r0, #0
   2dc48:	mvn	r1, #-2147483648	; 0x80000000
   2dc4c:	str	r4, [sp, #4]
   2dc50:	mvn	r9, #0
   2dc54:	mvn	r4, #-2147483648	; 0x80000000
   2dc58:	bl	30804 <ftello64@plt+0x1ef78>
   2dc5c:	ldr	r6, [sp, #8]
   2dc60:	ldr	r2, [sp, #24]
   2dc64:	ldr	r3, [sp, #28]
   2dc68:	mov	r7, #1
   2dc6c:	subs	r0, r0, r6
   2dc70:	sbcs	r0, r1, r8
   2dc74:	bge	2e38c <ftello64@plt+0x1cb00>
   2dc78:	b	2e3a4 <ftello64@plt+0x1cb18>
   2dc7c:	and	r0, r6, r7
   2dc80:	cmn	r0, #1
   2dc84:	beq	2dcc0 <ftello64@plt+0x1c434>
   2dc88:	mov	r0, #0
   2dc8c:	mov	r1, #-2147483648	; 0x80000000
   2dc90:	mov	r2, r6
   2dc94:	mov	r3, r7
   2dc98:	bl	30730 <ftello64@plt+0x1eea4>
   2dc9c:	ldr	r2, [sp, #24]
   2dca0:	ldr	r3, [sp, #28]
   2dca4:	mov	r4, #1
   2dca8:	mov	r9, #-2147483648	; 0x80000000
   2dcac:	subs	r0, r0, r2
   2dcb0:	sbcs	r0, r1, r3
   2dcb4:	mov	r0, #0
   2dcb8:	str	r0, [sp, #8]
   2dcbc:	blt	2e56c <ftello64@plt+0x1cce0>
   2dcc0:	umull	r1, r0, r6, r2
   2dcc4:	mov	r4, #0
   2dcc8:	mla	r0, r6, r3, r0
   2dccc:	str	r1, [sp, #8]
   2dcd0:	mla	r9, r7, r2, r0
   2dcd4:	cmp	r9, #0
   2dcd8:	blt	2e56c <ftello64@plt+0x1cce0>
   2dcdc:	ldr	r3, [sp, #28]
   2dce0:	mvn	r0, #0
   2dce4:	mvn	r1, #-2147483648	; 0x80000000
   2dce8:	str	r4, [sp]
   2dcec:	mvn	r8, #-2147483648	; 0x80000000
   2dcf0:	str	r0, [sp, #4]
   2dcf4:	mvn	r0, #0
   2dcf8:	bl	30804 <ftello64@plt+0x1ef78>
   2dcfc:	ldr	r6, [sp, #8]
   2dd00:	ldr	r2, [sp, #24]
   2dd04:	ldr	r3, [sp, #28]
   2dd08:	mov	r7, #1
   2dd0c:	subs	r0, r0, r6
   2dd10:	sbcs	r0, r1, r9
   2dd14:	bge	2e5ac <ftello64@plt+0x1cd20>
   2dd18:	b	2e5c8 <ftello64@plt+0x1cd3c>
   2dd1c:	and	r0, r6, r7
   2dd20:	cmn	r0, #1
   2dd24:	beq	2dd4c <ftello64@plt+0x1c4c0>
   2dd28:	mov	r0, #0
   2dd2c:	mov	r1, #-2147483648	; 0x80000000
   2dd30:	mov	r2, r6
   2dd34:	mov	r3, r7
   2dd38:	bl	30730 <ftello64@plt+0x1eea4>
   2dd3c:	ldr	r3, [sp, #28]
   2dd40:	subs	r0, r0, #512	; 0x200
   2dd44:	sbcs	r0, r1, #0
   2dd48:	blt	2dd8c <ftello64@plt+0x1c500>
   2dd4c:	lsl	r0, r7, #9
   2dd50:	orr	r7, r0, r6, lsr #23
   2dd54:	lsl	r6, r6, #9
   2dd58:	b	2e504 <ftello64@plt+0x1cc78>
   2dd5c:	and	r0, r6, r7
   2dd60:	cmn	r0, #1
   2dd64:	beq	2ddac <ftello64@plt+0x1c520>
   2dd68:	mov	r0, #0
   2dd6c:	mov	r1, #-2147483648	; 0x80000000
   2dd70:	mov	r2, r6
   2dd74:	mov	r3, r7
   2dd78:	bl	30730 <ftello64@plt+0x1eea4>
   2dd7c:	ldr	r3, [sp, #28]
   2dd80:	subs	r0, r0, #2
   2dd84:	sbcs	r0, r1, #0
   2dd88:	bge	2ddac <ftello64@plt+0x1c520>
   2dd8c:	mvn	r0, #-2147483648	; 0x80000000
   2dd90:	cmp	r7, #0
   2dd94:	mvn	r6, #0
   2dd98:	mov	r3, #1
   2dd9c:	movlt	r0, #-2147483648	; 0x80000000
   2dda0:	movwlt	r6, #0
   2dda4:	mov	r7, r0
   2dda8:	b	2e504 <ftello64@plt+0x1cc78>
   2ddac:	lsl	r0, r7, #1
   2ddb0:	orr	r7, r0, r6, lsr #31
   2ddb4:	lsl	r6, r6, #1
   2ddb8:	b	2e504 <ftello64@plt+0x1cc78>
   2ddbc:	ldr	r6, [sp, #8]
   2ddc0:	mov	r0, #0
   2ddc4:	mov	r1, #-2147483648	; 0x80000000
   2ddc8:	mov	r3, r9
   2ddcc:	str	r4, [sp, #4]
   2ddd0:	mov	r2, r6
   2ddd4:	bl	30730 <ftello64@plt+0x1eea4>
   2ddd8:	ldr	r2, [sp, #24]
   2dddc:	ldr	r3, [sp, #28]
   2dde0:	mov	r7, #1
   2dde4:	mov	r8, #0
   2dde8:	mov	r4, #-2147483648	; 0x80000000
   2ddec:	subs	r0, r0, r2
   2ddf0:	sbcs	r0, r1, r3
   2ddf4:	blt	2de48 <ftello64@plt+0x1c5bc>
   2ddf8:	umull	r8, r0, r6, r2
   2ddfc:	ldr	r7, [sp, #4]
   2de00:	mla	r0, r6, r3, r0
   2de04:	mla	r4, r9, r2, r0
   2de08:	cmp	r4, #0
   2de0c:	blt	2de48 <ftello64@plt+0x1c5bc>
   2de10:	ldr	r3, [sp, #28]
   2de14:	mvn	r0, #0
   2de18:	mvn	r1, #-2147483648	; 0x80000000
   2de1c:	str	r7, [sp, #8]
   2de20:	mvn	r7, #0
   2de24:	mvn	r9, #-2147483648	; 0x80000000
   2de28:	bl	30804 <ftello64@plt+0x1ef78>
   2de2c:	ldr	r2, [sp, #24]
   2de30:	ldr	r3, [sp, #28]
   2de34:	subs	r0, r0, r8
   2de38:	mov	r6, #1
   2de3c:	sbcs	r0, r1, r4
   2de40:	bge	2de80 <ftello64@plt+0x1c5f4>
   2de44:	b	2de98 <ftello64@plt+0x1c60c>
   2de48:	mov	r0, #0
   2de4c:	mov	r1, #-2147483648	; 0x80000000
   2de50:	mov	r2, r8
   2de54:	mov	r3, r4
   2de58:	str	r7, [sp, #8]
   2de5c:	bl	30730 <ftello64@plt+0x1eea4>
   2de60:	ldr	r2, [sp, #24]
   2de64:	ldr	r3, [sp, #28]
   2de68:	mov	r6, #1
   2de6c:	mov	r7, #0
   2de70:	mov	r9, #-2147483648	; 0x80000000
   2de74:	subs	r0, r0, r2
   2de78:	sbcs	r0, r1, r3
   2de7c:	blt	2ded8 <ftello64@plt+0x1c64c>
   2de80:	umull	r7, r0, r8, r2
   2de84:	ldr	r6, [sp, #8]
   2de88:	mla	r0, r8, r3, r0
   2de8c:	mla	r9, r4, r2, r0
   2de90:	cmp	r9, #0
   2de94:	blt	2ded8 <ftello64@plt+0x1c64c>
   2de98:	ldr	r3, [sp, #28]
   2de9c:	mvn	r0, #0
   2dea0:	mvn	r1, #-2147483648	; 0x80000000
   2dea4:	str	r6, [sp, #8]
   2dea8:	mvn	r8, #0
   2deac:	mvn	r4, #-2147483648	; 0x80000000
   2deb0:	bl	30804 <ftello64@plt+0x1ef78>
   2deb4:	ldr	r2, [sp, #24]
   2deb8:	ldr	r3, [sp, #28]
   2debc:	subs	r0, r0, r7
   2dec0:	sbcs	r0, r1, r9
   2dec4:	bge	2df1c <ftello64@plt+0x1c690>
   2dec8:	mov	r0, #1
   2decc:	mov	r6, #0
   2ded0:	str	r0, [sp, #8]
   2ded4:	b	2df34 <ftello64@plt+0x1c6a8>
   2ded8:	mov	r0, #0
   2dedc:	mov	r1, #-2147483648	; 0x80000000
   2dee0:	mov	r2, r7
   2dee4:	mov	r3, r9
   2dee8:	str	r6, [sp, #8]
   2deec:	bl	30730 <ftello64@plt+0x1eea4>
   2def0:	ldr	r2, [sp, #24]
   2def4:	ldr	r3, [sp, #28]
   2def8:	subs	r0, r0, r2
   2defc:	sbcs	r0, r1, r3
   2df00:	bge	2df1c <ftello64@plt+0x1c690>
   2df04:	mov	r0, #1
   2df08:	mov	r8, #0
   2df0c:	mov	r4, #-2147483648	; 0x80000000
   2df10:	mov	r6, #0
   2df14:	str	r0, [sp, #8]
   2df18:	b	2df6c <ftello64@plt+0x1c6e0>
   2df1c:	umull	r8, r0, r7, r2
   2df20:	mov	r6, #0
   2df24:	mla	r0, r7, r3, r0
   2df28:	mla	r4, r9, r2, r0
   2df2c:	cmp	r4, #0
   2df30:	blt	2df6c <ftello64@plt+0x1c6e0>
   2df34:	ldr	r3, [sp, #28]
   2df38:	mvn	r0, #0
   2df3c:	mvn	r1, #-2147483648	; 0x80000000
   2df40:	mvn	r9, #0
   2df44:	mvn	r7, #-2147483648	; 0x80000000
   2df48:	bl	30804 <ftello64@plt+0x1ef78>
   2df4c:	ldr	r2, [sp, #24]
   2df50:	ldr	r3, [sp, #28]
   2df54:	subs	r0, r0, r8
   2df58:	sbcs	r0, r1, r4
   2df5c:	bge	2dfa8 <ftello64@plt+0x1c71c>
   2df60:	mov	r0, #1
   2df64:	str	r0, [sp, #8]
   2df68:	b	2dfbc <ftello64@plt+0x1c730>
   2df6c:	mov	r0, #0
   2df70:	mov	r1, #-2147483648	; 0x80000000
   2df74:	mov	r2, r8
   2df78:	mov	r3, r4
   2df7c:	bl	30730 <ftello64@plt+0x1eea4>
   2df80:	ldr	r2, [sp, #24]
   2df84:	ldr	r3, [sp, #28]
   2df88:	subs	r0, r0, r2
   2df8c:	sbcs	r0, r1, r3
   2df90:	bge	2dfa8 <ftello64@plt+0x1c71c>
   2df94:	mov	r0, #1
   2df98:	mov	r9, #0
   2df9c:	mov	r7, #-2147483648	; 0x80000000
   2dfa0:	str	r0, [sp, #8]
   2dfa4:	b	2dff8 <ftello64@plt+0x1c76c>
   2dfa8:	umull	r9, r0, r8, r2
   2dfac:	mla	r0, r8, r3, r0
   2dfb0:	mla	r7, r4, r2, r0
   2dfb4:	cmp	r7, #0
   2dfb8:	blt	2dff8 <ftello64@plt+0x1c76c>
   2dfbc:	ldr	r3, [sp, #28]
   2dfc0:	mvn	r0, #0
   2dfc4:	mvn	r1, #-2147483648	; 0x80000000
   2dfc8:	mvn	r8, #0
   2dfcc:	mvn	r4, #-2147483648	; 0x80000000
   2dfd0:	bl	30804 <ftello64@plt+0x1ef78>
   2dfd4:	ldr	r2, [sp, #24]
   2dfd8:	ldr	r3, [sp, #28]
   2dfdc:	subs	r0, r0, r9
   2dfe0:	sbcs	r0, r1, r7
   2dfe4:	bge	2e038 <ftello64@plt+0x1c7ac>
   2dfe8:	ldr	r9, [sp, #12]
   2dfec:	mov	r0, #1
   2dff0:	str	r0, [sp, #8]
   2dff4:	b	2e050 <ftello64@plt+0x1c7c4>
   2dff8:	mov	r0, #0
   2dffc:	mov	r1, #-2147483648	; 0x80000000
   2e000:	mov	r2, r9
   2e004:	mov	r3, r7
   2e008:	bl	30730 <ftello64@plt+0x1eea4>
   2e00c:	ldr	r2, [sp, #24]
   2e010:	ldr	r3, [sp, #28]
   2e014:	subs	r0, r0, r2
   2e018:	sbcs	r0, r1, r3
   2e01c:	bge	2e038 <ftello64@plt+0x1c7ac>
   2e020:	ldr	r9, [sp, #12]
   2e024:	mov	r0, #1
   2e028:	mov	r8, #0
   2e02c:	mov	r4, #-2147483648	; 0x80000000
   2e030:	str	r0, [sp, #8]
   2e034:	b	2e0a0 <ftello64@plt+0x1c814>
   2e038:	umull	r8, r0, r9, r2
   2e03c:	mla	r0, r9, r3, r0
   2e040:	ldr	r9, [sp, #12]
   2e044:	mla	r4, r7, r2, r0
   2e048:	cmp	r4, #0
   2e04c:	blt	2e0a0 <ftello64@plt+0x1c814>
   2e050:	ldr	r3, [sp, #28]
   2e054:	mvn	r0, #0
   2e058:	mvn	r1, #-2147483648	; 0x80000000
   2e05c:	mvn	r6, #0
   2e060:	bl	30804 <ftello64@plt+0x1ef78>
   2e064:	ldr	r7, [sp, #24]
   2e068:	ldr	r3, [sp, #28]
   2e06c:	subs	r0, r0, r8
   2e070:	mov	r2, #1
   2e074:	sbcs	r0, r1, r4
   2e078:	mvn	r0, #-2147483648	; 0x80000000
   2e07c:	blt	2e090 <ftello64@plt+0x1c804>
   2e080:	umull	r6, r0, r8, r7
   2e084:	mov	r2, #0
   2e088:	mla	r0, r8, r3, r0
   2e08c:	mla	r0, r4, r7, r0
   2e090:	ldr	r1, [sp, #8]
   2e094:	mov	r7, r0
   2e098:	orr	r3, r2, r1
   2e09c:	b	2e504 <ftello64@plt+0x1cc78>
   2e0a0:	mov	r0, #0
   2e0a4:	mov	r1, #-2147483648	; 0x80000000
   2e0a8:	mov	r2, r8
   2e0ac:	mov	r3, r4
   2e0b0:	bl	30730 <ftello64@plt+0x1eea4>
   2e0b4:	ldr	r7, [sp, #24]
   2e0b8:	ldr	r3, [sp, #28]
   2e0bc:	mov	r2, #1
   2e0c0:	subs	r0, r0, r7
   2e0c4:	sbcs	r0, r1, r3
   2e0c8:	mov	r0, #-2147483648	; 0x80000000
   2e0cc:	bge	2e080 <ftello64@plt+0x1c7f4>
   2e0d0:	b	2e090 <ftello64@plt+0x1c804>
   2e0d4:	ldr	r6, [sp, #8]
   2e0d8:	mov	r0, #0
   2e0dc:	mov	r1, #-2147483648	; 0x80000000
   2e0e0:	mov	r3, r9
   2e0e4:	str	r4, [sp, #4]
   2e0e8:	mov	r2, r6
   2e0ec:	bl	30730 <ftello64@plt+0x1eea4>
   2e0f0:	ldr	r2, [sp, #24]
   2e0f4:	ldr	r3, [sp, #28]
   2e0f8:	mov	r7, #1
   2e0fc:	mov	r8, #0
   2e100:	mov	r4, #-2147483648	; 0x80000000
   2e104:	subs	r0, r0, r2
   2e108:	sbcs	r0, r1, r3
   2e10c:	blt	2e164 <ftello64@plt+0x1c8d8>
   2e110:	umull	r8, r0, r6, r2
   2e114:	ldr	r7, [sp, #4]
   2e118:	mla	r0, r6, r3, r0
   2e11c:	mla	r4, r9, r2, r0
   2e120:	cmp	r4, #0
   2e124:	blt	2e164 <ftello64@plt+0x1c8d8>
   2e128:	ldr	r3, [sp, #28]
   2e12c:	mvn	r0, #0
   2e130:	mvn	r1, #-2147483648	; 0x80000000
   2e134:	str	r7, [sp, #4]
   2e138:	mvn	r7, #0
   2e13c:	mvn	r9, #-2147483648	; 0x80000000
   2e140:	bl	30804 <ftello64@plt+0x1ef78>
   2e144:	ldr	r2, [sp, #24]
   2e148:	ldr	r3, [sp, #28]
   2e14c:	subs	r0, r0, r8
   2e150:	mov	r6, #1
   2e154:	sbcs	r0, r1, r4
   2e158:	str	r6, [sp, #8]
   2e15c:	bge	2e1a0 <ftello64@plt+0x1c914>
   2e160:	b	2e1bc <ftello64@plt+0x1c930>
   2e164:	mov	r0, #0
   2e168:	mov	r1, #-2147483648	; 0x80000000
   2e16c:	mov	r2, r8
   2e170:	mov	r3, r4
   2e174:	str	r7, [sp, #4]
   2e178:	bl	30730 <ftello64@plt+0x1eea4>
   2e17c:	ldr	r2, [sp, #24]
   2e180:	ldr	r3, [sp, #28]
   2e184:	mov	r7, #1
   2e188:	mov	r9, #-2147483648	; 0x80000000
   2e18c:	str	r7, [sp, #8]
   2e190:	mov	r7, #0
   2e194:	subs	r0, r0, r2
   2e198:	sbcs	r0, r1, r3
   2e19c:	blt	2e1f4 <ftello64@plt+0x1c968>
   2e1a0:	umull	r7, r0, r8, r2
   2e1a4:	mla	r0, r8, r3, r0
   2e1a8:	mla	r9, r4, r2, r0
   2e1ac:	ldr	r0, [sp, #4]
   2e1b0:	cmp	r9, #0
   2e1b4:	str	r0, [sp, #8]
   2e1b8:	blt	2e1f4 <ftello64@plt+0x1c968>
   2e1bc:	ldr	r3, [sp, #28]
   2e1c0:	mvn	r0, #0
   2e1c4:	mvn	r1, #-2147483648	; 0x80000000
   2e1c8:	mvn	r4, #0
   2e1cc:	mvn	r8, #-2147483648	; 0x80000000
   2e1d0:	bl	30804 <ftello64@plt+0x1ef78>
   2e1d4:	ldr	r2, [sp, #24]
   2e1d8:	ldr	r3, [sp, #28]
   2e1dc:	subs	r0, r0, r7
   2e1e0:	sbcs	r0, r1, r9
   2e1e4:	bge	2e230 <ftello64@plt+0x1c9a4>
   2e1e8:	mov	r0, #1
   2e1ec:	str	r0, [sp, #8]
   2e1f0:	b	2e244 <ftello64@plt+0x1c9b8>
   2e1f4:	mov	r0, #0
   2e1f8:	mov	r1, #-2147483648	; 0x80000000
   2e1fc:	mov	r2, r7
   2e200:	mov	r3, r9
   2e204:	bl	30730 <ftello64@plt+0x1eea4>
   2e208:	ldr	r2, [sp, #24]
   2e20c:	ldr	r3, [sp, #28]
   2e210:	subs	r0, r0, r2
   2e214:	sbcs	r0, r1, r3
   2e218:	bge	2e230 <ftello64@plt+0x1c9a4>
   2e21c:	mov	r0, #1
   2e220:	mov	r4, #0
   2e224:	mov	r8, #-2147483648	; 0x80000000
   2e228:	str	r0, [sp, #8]
   2e22c:	b	2e278 <ftello64@plt+0x1c9ec>
   2e230:	umull	r4, r0, r7, r2
   2e234:	mla	r0, r7, r3, r0
   2e238:	mla	r8, r9, r2, r0
   2e23c:	cmp	r8, #0
   2e240:	blt	2e278 <ftello64@plt+0x1c9ec>
   2e244:	ldr	r3, [sp, #28]
   2e248:	mvn	r0, #0
   2e24c:	mvn	r1, #-2147483648	; 0x80000000
   2e250:	mvn	r6, #0
   2e254:	mvn	r9, #-2147483648	; 0x80000000
   2e258:	bl	30804 <ftello64@plt+0x1ef78>
   2e25c:	ldr	r2, [sp, #24]
   2e260:	ldr	r3, [sp, #28]
   2e264:	subs	r0, r0, r4
   2e268:	sbcs	r0, r1, r8
   2e26c:	bge	2e2b0 <ftello64@plt+0x1ca24>
   2e270:	mov	r8, #1
   2e274:	b	2e2c8 <ftello64@plt+0x1ca3c>
   2e278:	mov	r0, #0
   2e27c:	mov	r1, #-2147483648	; 0x80000000
   2e280:	mov	r2, r4
   2e284:	mov	r3, r8
   2e288:	bl	30730 <ftello64@plt+0x1eea4>
   2e28c:	ldr	r2, [sp, #24]
   2e290:	ldr	r3, [sp, #28]
   2e294:	subs	r0, r0, r2
   2e298:	sbcs	r0, r1, r3
   2e29c:	bge	2e2b0 <ftello64@plt+0x1ca24>
   2e2a0:	mov	r8, #1
   2e2a4:	mov	r6, #0
   2e2a8:	mov	r9, #-2147483648	; 0x80000000
   2e2ac:	b	2e318 <ftello64@plt+0x1ca8c>
   2e2b0:	umull	r6, r0, r4, r2
   2e2b4:	mla	r0, r4, r3, r0
   2e2b8:	mla	r9, r8, r2, r0
   2e2bc:	ldr	r8, [sp, #8]
   2e2c0:	cmp	r9, #0
   2e2c4:	blt	2e318 <ftello64@plt+0x1ca8c>
   2e2c8:	ldr	r3, [sp, #28]
   2e2cc:	mvn	r0, #0
   2e2d0:	mvn	r1, #-2147483648	; 0x80000000
   2e2d4:	mvn	r4, #0
   2e2d8:	mvn	r7, #-2147483648	; 0x80000000
   2e2dc:	bl	30804 <ftello64@plt+0x1ef78>
   2e2e0:	ldr	r3, [sp, #24]
   2e2e4:	ldr	ip, [sp, #28]
   2e2e8:	subs	r0, r0, r6
   2e2ec:	mov	r2, #1
   2e2f0:	sbcs	r0, r1, r9
   2e2f4:	blt	2e308 <ftello64@plt+0x1ca7c>
   2e2f8:	umull	r4, r0, r6, r3
   2e2fc:	mov	r2, #0
   2e300:	mla	r0, r6, ip, r0
   2e304:	mla	r7, r9, r3, r0
   2e308:	ldr	r9, [sp, #12]
   2e30c:	orr	r3, r2, r8
   2e310:	mov	r6, r4
   2e314:	b	2e504 <ftello64@plt+0x1cc78>
   2e318:	mov	r0, #0
   2e31c:	mov	r1, #-2147483648	; 0x80000000
   2e320:	mov	r2, r6
   2e324:	mov	r3, r9
   2e328:	bl	30730 <ftello64@plt+0x1eea4>
   2e32c:	ldr	r3, [sp, #24]
   2e330:	ldr	ip, [sp, #28]
   2e334:	mov	r2, #1
   2e338:	mov	r4, #0
   2e33c:	mov	r7, #-2147483648	; 0x80000000
   2e340:	subs	r0, r0, r3
   2e344:	sbcs	r0, r1, ip
   2e348:	bge	2e2f8 <ftello64@plt+0x1ca6c>
   2e34c:	b	2e308 <ftello64@plt+0x1ca7c>
   2e350:	ldr	r6, [sp, #8]
   2e354:	mov	r0, #0
   2e358:	mov	r1, #-2147483648	; 0x80000000
   2e35c:	mov	r3, r8
   2e360:	str	r4, [sp, #4]
   2e364:	mov	r2, r6
   2e368:	bl	30730 <ftello64@plt+0x1eea4>
   2e36c:	ldr	r2, [sp, #24]
   2e370:	ldr	r3, [sp, #28]
   2e374:	mov	r7, #1
   2e378:	mov	r9, #0
   2e37c:	mov	r4, #-2147483648	; 0x80000000
   2e380:	subs	r0, r0, r2
   2e384:	sbcs	r0, r1, r3
   2e388:	blt	2e3e0 <ftello64@plt+0x1cb54>
   2e38c:	umull	r9, r0, r6, r2
   2e390:	ldr	r7, [sp, #4]
   2e394:	mla	r0, r6, r3, r0
   2e398:	mla	r4, r8, r2, r0
   2e39c:	cmp	r4, #0
   2e3a0:	blt	2e3e0 <ftello64@plt+0x1cb54>
   2e3a4:	ldr	r3, [sp, #28]
   2e3a8:	mvn	r0, #0
   2e3ac:	mvn	r1, #-2147483648	; 0x80000000
   2e3b0:	str	r7, [sp, #4]
   2e3b4:	mvn	r8, #0
   2e3b8:	mvn	r7, #-2147483648	; 0x80000000
   2e3bc:	bl	30804 <ftello64@plt+0x1ef78>
   2e3c0:	ldr	r2, [sp, #24]
   2e3c4:	ldr	r3, [sp, #28]
   2e3c8:	subs	r0, r0, r9
   2e3cc:	mov	r6, #1
   2e3d0:	sbcs	r0, r1, r4
   2e3d4:	str	r6, [sp, #8]
   2e3d8:	bge	2e41c <ftello64@plt+0x1cb90>
   2e3dc:	b	2e438 <ftello64@plt+0x1cbac>
   2e3e0:	mov	r0, #0
   2e3e4:	mov	r1, #-2147483648	; 0x80000000
   2e3e8:	mov	r2, r9
   2e3ec:	mov	r3, r4
   2e3f0:	str	r7, [sp, #4]
   2e3f4:	bl	30730 <ftello64@plt+0x1eea4>
   2e3f8:	ldr	r2, [sp, #24]
   2e3fc:	ldr	r3, [sp, #28]
   2e400:	mov	r7, #1
   2e404:	mov	r8, #0
   2e408:	str	r7, [sp, #8]
   2e40c:	mov	r7, #-2147483648	; 0x80000000
   2e410:	subs	r0, r0, r2
   2e414:	sbcs	r0, r1, r3
   2e418:	blt	2e46c <ftello64@plt+0x1cbe0>
   2e41c:	umull	r8, r0, r9, r2
   2e420:	mla	r0, r9, r3, r0
   2e424:	mla	r7, r4, r2, r0
   2e428:	ldr	r0, [sp, #4]
   2e42c:	cmp	r7, #0
   2e430:	str	r0, [sp, #8]
   2e434:	blt	2e46c <ftello64@plt+0x1cbe0>
   2e438:	ldr	r3, [sp, #28]
   2e43c:	mvn	r0, #0
   2e440:	mvn	r1, #-2147483648	; 0x80000000
   2e444:	mvn	r4, #0
   2e448:	mvn	r9, #-2147483648	; 0x80000000
   2e44c:	bl	30804 <ftello64@plt+0x1ef78>
   2e450:	ldr	r2, [sp, #24]
   2e454:	ldr	r3, [sp, #28]
   2e458:	subs	r0, r0, r8
   2e45c:	sbcs	r0, r1, r7
   2e460:	bge	2e4a4 <ftello64@plt+0x1cc18>
   2e464:	mov	r8, #1
   2e468:	b	2e4bc <ftello64@plt+0x1cc30>
   2e46c:	mov	r0, #0
   2e470:	mov	r1, #-2147483648	; 0x80000000
   2e474:	mov	r2, r8
   2e478:	mov	r3, r7
   2e47c:	bl	30730 <ftello64@plt+0x1eea4>
   2e480:	ldr	r2, [sp, #24]
   2e484:	ldr	r3, [sp, #28]
   2e488:	subs	r0, r0, r2
   2e48c:	sbcs	r0, r1, r3
   2e490:	bge	2e4a4 <ftello64@plt+0x1cc18>
   2e494:	mov	r8, #1
   2e498:	mov	r4, #0
   2e49c:	mov	r9, #-2147483648	; 0x80000000
   2e4a0:	b	2e534 <ftello64@plt+0x1cca8>
   2e4a4:	umull	r4, r0, r8, r2
   2e4a8:	mla	r0, r8, r3, r0
   2e4ac:	ldr	r8, [sp, #8]
   2e4b0:	mla	r9, r7, r2, r0
   2e4b4:	cmp	r9, #0
   2e4b8:	blt	2e534 <ftello64@plt+0x1cca8>
   2e4bc:	ldr	r3, [sp, #28]
   2e4c0:	mvn	r0, #0
   2e4c4:	mvn	r1, #-2147483648	; 0x80000000
   2e4c8:	mvn	r6, #0
   2e4cc:	mvn	r7, #-2147483648	; 0x80000000
   2e4d0:	bl	30804 <ftello64@plt+0x1ef78>
   2e4d4:	ldr	r3, [sp, #24]
   2e4d8:	ldr	ip, [sp, #28]
   2e4dc:	subs	r0, r0, r4
   2e4e0:	mov	r2, #1
   2e4e4:	sbcs	r0, r1, r9
   2e4e8:	blt	2e4fc <ftello64@plt+0x1cc70>
   2e4ec:	umull	r6, r0, r4, r3
   2e4f0:	mov	r2, #0
   2e4f4:	mla	r0, r4, ip, r0
   2e4f8:	mla	r7, r9, r3, r0
   2e4fc:	ldr	r9, [sp, #12]
   2e500:	orr	r3, r2, r8
   2e504:	ldr	r1, [sp, #20]
   2e508:	ldr	r2, [sp, #16]
   2e50c:	orr	r5, r3, r5
   2e510:	add	r0, r1, r2
   2e514:	str	r0, [sl]
   2e518:	ldrb	r0, [r1, r2]
   2e51c:	cmp	r0, #0
   2e520:	orrne	r5, r5, #2
   2e524:	strd	r6, [r9]
   2e528:	mov	r0, r5
   2e52c:	sub	sp, fp, #28
   2e530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e534:	mov	r0, #0
   2e538:	mov	r1, #-2147483648	; 0x80000000
   2e53c:	mov	r2, r4
   2e540:	mov	r3, r9
   2e544:	bl	30730 <ftello64@plt+0x1eea4>
   2e548:	ldr	r3, [sp, #24]
   2e54c:	ldr	ip, [sp, #28]
   2e550:	mov	r2, #1
   2e554:	mov	r6, #0
   2e558:	mov	r7, #-2147483648	; 0x80000000
   2e55c:	subs	r0, r0, r3
   2e560:	sbcs	r0, r1, ip
   2e564:	bge	2e4ec <ftello64@plt+0x1cc60>
   2e568:	b	2e4fc <ftello64@plt+0x1cc70>
   2e56c:	ldr	r6, [sp, #8]
   2e570:	mov	r0, #0
   2e574:	mov	r1, #-2147483648	; 0x80000000
   2e578:	mov	r3, r9
   2e57c:	str	r4, [sp]
   2e580:	mov	r2, r6
   2e584:	bl	30730 <ftello64@plt+0x1eea4>
   2e588:	ldr	r2, [sp, #24]
   2e58c:	ldr	r3, [sp, #28]
   2e590:	mov	r7, #1
   2e594:	mov	r8, #-2147483648	; 0x80000000
   2e598:	subs	r0, r0, r2
   2e59c:	sbcs	r0, r1, r3
   2e5a0:	mov	r0, #0
   2e5a4:	str	r0, [sp, #4]
   2e5a8:	blt	2e608 <ftello64@plt+0x1cd7c>
   2e5ac:	umull	r1, r0, r6, r2
   2e5b0:	ldr	r7, [sp]
   2e5b4:	mla	r0, r6, r3, r0
   2e5b8:	str	r1, [sp, #4]
   2e5bc:	mla	r8, r9, r2, r0
   2e5c0:	cmp	r8, #0
   2e5c4:	blt	2e608 <ftello64@plt+0x1cd7c>
   2e5c8:	ldr	r3, [sp, #28]
   2e5cc:	mvn	r0, #0
   2e5d0:	mvn	r1, #-2147483648	; 0x80000000
   2e5d4:	str	r7, [sp]
   2e5d8:	mvn	r7, #0
   2e5dc:	mvn	r4, #-2147483648	; 0x80000000
   2e5e0:	bl	30804 <ftello64@plt+0x1ef78>
   2e5e4:	mov	r6, #1
   2e5e8:	ldr	r2, [sp, #24]
   2e5ec:	ldr	r3, [sp, #28]
   2e5f0:	str	r6, [sp, #8]
   2e5f4:	ldr	r6, [sp, #4]
   2e5f8:	subs	r0, r0, r6
   2e5fc:	sbcs	r0, r1, r8
   2e600:	bge	2e648 <ftello64@plt+0x1cdbc>
   2e604:	b	2e664 <ftello64@plt+0x1cdd8>
   2e608:	ldr	r6, [sp, #4]
   2e60c:	mov	r0, #0
   2e610:	mov	r1, #-2147483648	; 0x80000000
   2e614:	mov	r3, r8
   2e618:	str	r7, [sp]
   2e61c:	mov	r2, r6
   2e620:	bl	30730 <ftello64@plt+0x1eea4>
   2e624:	ldr	r2, [sp, #24]
   2e628:	ldr	r3, [sp, #28]
   2e62c:	mov	r7, #1
   2e630:	mov	r4, #-2147483648	; 0x80000000
   2e634:	str	r7, [sp, #8]
   2e638:	mov	r7, #0
   2e63c:	subs	r0, r0, r2
   2e640:	sbcs	r0, r1, r3
   2e644:	blt	2e69c <ftello64@plt+0x1ce10>
   2e648:	umull	r7, r0, r6, r2
   2e64c:	mla	r0, r6, r3, r0
   2e650:	mla	r4, r8, r2, r0
   2e654:	ldr	r0, [sp]
   2e658:	cmp	r4, #0
   2e65c:	str	r0, [sp, #8]
   2e660:	blt	2e69c <ftello64@plt+0x1ce10>
   2e664:	ldr	r3, [sp, #28]
   2e668:	mvn	r0, #0
   2e66c:	mvn	r1, #-2147483648	; 0x80000000
   2e670:	mvn	r9, #0
   2e674:	mvn	r8, #-2147483648	; 0x80000000
   2e678:	bl	30804 <ftello64@plt+0x1ef78>
   2e67c:	ldr	r2, [sp, #24]
   2e680:	ldr	r3, [sp, #28]
   2e684:	subs	r0, r0, r7
   2e688:	sbcs	r0, r1, r4
   2e68c:	bge	2e6d8 <ftello64@plt+0x1ce4c>
   2e690:	mov	r0, #1
   2e694:	str	r0, [sp, #8]
   2e698:	b	2e6ec <ftello64@plt+0x1ce60>
   2e69c:	mov	r0, #0
   2e6a0:	mov	r1, #-2147483648	; 0x80000000
   2e6a4:	mov	r2, r7
   2e6a8:	mov	r3, r4
   2e6ac:	bl	30730 <ftello64@plt+0x1eea4>
   2e6b0:	ldr	r2, [sp, #24]
   2e6b4:	ldr	r3, [sp, #28]
   2e6b8:	subs	r0, r0, r2
   2e6bc:	sbcs	r0, r1, r3
   2e6c0:	bge	2e6d8 <ftello64@plt+0x1ce4c>
   2e6c4:	mov	r0, #1
   2e6c8:	mov	r9, #0
   2e6cc:	mov	r8, #-2147483648	; 0x80000000
   2e6d0:	str	r0, [sp, #8]
   2e6d4:	b	2e724 <ftello64@plt+0x1ce98>
   2e6d8:	umull	r9, r0, r7, r2
   2e6dc:	mla	r0, r7, r3, r0
   2e6e0:	mla	r8, r4, r2, r0
   2e6e4:	cmp	r8, #0
   2e6e8:	blt	2e724 <ftello64@plt+0x1ce98>
   2e6ec:	ldr	r3, [sp, #28]
   2e6f0:	mvn	r0, #0
   2e6f4:	mvn	r1, #-2147483648	; 0x80000000
   2e6f8:	mvn	r4, #0
   2e6fc:	mvn	r7, #-2147483648	; 0x80000000
   2e700:	bl	30804 <ftello64@plt+0x1ef78>
   2e704:	ldr	r2, [sp, #24]
   2e708:	ldr	r3, [sp, #28]
   2e70c:	subs	r0, r0, r9
   2e710:	sbcs	r0, r1, r8
   2e714:	bge	2e760 <ftello64@plt+0x1ced4>
   2e718:	mov	r0, #1
   2e71c:	str	r0, [sp, #8]
   2e720:	b	2e774 <ftello64@plt+0x1cee8>
   2e724:	mov	r0, #0
   2e728:	mov	r1, #-2147483648	; 0x80000000
   2e72c:	mov	r2, r9
   2e730:	mov	r3, r8
   2e734:	bl	30730 <ftello64@plt+0x1eea4>
   2e738:	ldr	r2, [sp, #24]
   2e73c:	ldr	r3, [sp, #28]
   2e740:	subs	r0, r0, r2
   2e744:	sbcs	r0, r1, r3
   2e748:	bge	2e760 <ftello64@plt+0x1ced4>
   2e74c:	mov	r0, #1
   2e750:	mov	r4, #0
   2e754:	mov	r7, #-2147483648	; 0x80000000
   2e758:	str	r0, [sp, #8]
   2e75c:	b	2e7ac <ftello64@plt+0x1cf20>
   2e760:	umull	r4, r0, r9, r2
   2e764:	mla	r0, r9, r3, r0
   2e768:	mla	r7, r8, r2, r0
   2e76c:	cmp	r7, #0
   2e770:	blt	2e7ac <ftello64@plt+0x1cf20>
   2e774:	ldr	r3, [sp, #28]
   2e778:	mvn	r0, #0
   2e77c:	mvn	r1, #-2147483648	; 0x80000000
   2e780:	mvn	r8, #0
   2e784:	mvn	r9, #-2147483648	; 0x80000000
   2e788:	bl	30804 <ftello64@plt+0x1ef78>
   2e78c:	ldr	r2, [sp, #24]
   2e790:	ldr	r3, [sp, #28]
   2e794:	subs	r0, r0, r4
   2e798:	sbcs	r0, r1, r7
   2e79c:	bge	2e7e8 <ftello64@plt+0x1cf5c>
   2e7a0:	mov	r0, #1
   2e7a4:	str	r0, [sp, #8]
   2e7a8:	b	2e7fc <ftello64@plt+0x1cf70>
   2e7ac:	mov	r0, #0
   2e7b0:	mov	r1, #-2147483648	; 0x80000000
   2e7b4:	mov	r2, r4
   2e7b8:	mov	r3, r7
   2e7bc:	bl	30730 <ftello64@plt+0x1eea4>
   2e7c0:	ldr	r2, [sp, #24]
   2e7c4:	ldr	r3, [sp, #28]
   2e7c8:	subs	r0, r0, r2
   2e7cc:	sbcs	r0, r1, r3
   2e7d0:	bge	2e7e8 <ftello64@plt+0x1cf5c>
   2e7d4:	mov	r0, #1
   2e7d8:	mov	r8, #0
   2e7dc:	mov	r9, #-2147483648	; 0x80000000
   2e7e0:	str	r0, [sp, #8]
   2e7e4:	b	2e838 <ftello64@plt+0x1cfac>
   2e7e8:	umull	r8, r0, r4, r2
   2e7ec:	mla	r0, r4, r3, r0
   2e7f0:	mla	r9, r7, r2, r0
   2e7f4:	cmp	r9, #0
   2e7f8:	blt	2e838 <ftello64@plt+0x1cfac>
   2e7fc:	ldr	r3, [sp, #28]
   2e800:	mvn	r0, #0
   2e804:	mvn	r1, #-2147483648	; 0x80000000
   2e808:	mvn	r4, #0
   2e80c:	mvn	r6, #-2147483648	; 0x80000000
   2e810:	bl	30804 <ftello64@plt+0x1ef78>
   2e814:	ldr	r2, [sp, #24]
   2e818:	ldr	r3, [sp, #28]
   2e81c:	subs	r0, r0, r8
   2e820:	sbcs	r0, r1, r9
   2e824:	bge	2e878 <ftello64@plt+0x1cfec>
   2e828:	ldr	r9, [sp, #12]
   2e82c:	mov	r0, #1
   2e830:	str	r0, [sp, #8]
   2e834:	b	2e890 <ftello64@plt+0x1d004>
   2e838:	mov	r0, #0
   2e83c:	mov	r1, #-2147483648	; 0x80000000
   2e840:	mov	r2, r8
   2e844:	mov	r3, r9
   2e848:	bl	30730 <ftello64@plt+0x1eea4>
   2e84c:	ldr	r2, [sp, #24]
   2e850:	ldr	r3, [sp, #28]
   2e854:	subs	r0, r0, r2
   2e858:	sbcs	r0, r1, r3
   2e85c:	bge	2e878 <ftello64@plt+0x1cfec>
   2e860:	ldr	r9, [sp, #12]
   2e864:	mov	r0, #1
   2e868:	mov	r4, #0
   2e86c:	mov	r6, #-2147483648	; 0x80000000
   2e870:	str	r0, [sp, #8]
   2e874:	b	2e8dc <ftello64@plt+0x1d050>
   2e878:	umull	r4, r0, r8, r2
   2e87c:	mla	r0, r8, r3, r0
   2e880:	mla	r6, r9, r2, r0
   2e884:	ldr	r9, [sp, #12]
   2e888:	cmp	r6, #0
   2e88c:	blt	2e8dc <ftello64@plt+0x1d050>
   2e890:	ldr	r3, [sp, #28]
   2e894:	mvn	r0, #0
   2e898:	mvn	r1, #-2147483648	; 0x80000000
   2e89c:	mov	r8, r6
   2e8a0:	mvn	r6, #0
   2e8a4:	mvn	r7, #-2147483648	; 0x80000000
   2e8a8:	bl	30804 <ftello64@plt+0x1ef78>
   2e8ac:	ldr	r3, [sp, #24]
   2e8b0:	ldr	ip, [sp, #28]
   2e8b4:	subs	r0, r0, r4
   2e8b8:	mov	r2, #1
   2e8bc:	sbcs	r0, r1, r8
   2e8c0:	blt	2e8d4 <ftello64@plt+0x1d048>
   2e8c4:	umull	r6, r0, r4, r3
   2e8c8:	mov	r2, #0
   2e8cc:	mla	r0, r4, ip, r0
   2e8d0:	mla	r7, r8, r3, r0
   2e8d4:	ldr	r0, [sp, #8]
   2e8d8:	b	2da20 <ftello64@plt+0x1c194>
   2e8dc:	mov	r0, #0
   2e8e0:	mov	r1, #-2147483648	; 0x80000000
   2e8e4:	mov	r2, r4
   2e8e8:	mov	r3, r6
   2e8ec:	bl	30730 <ftello64@plt+0x1eea4>
   2e8f0:	ldr	r3, [sp, #24]
   2e8f4:	ldr	ip, [sp, #28]
   2e8f8:	mov	r8, r6
   2e8fc:	mov	r2, #1
   2e900:	mov	r6, #0
   2e904:	mov	r7, #-2147483648	; 0x80000000
   2e908:	subs	r0, r0, r3
   2e90c:	sbcs	r0, r1, ip
   2e910:	bge	2e8c4 <ftello64@plt+0x1d038>
   2e914:	b	2e8d4 <ftello64@plt+0x1d048>
   2e918:	movw	r0, #7296	; 0x1c80
   2e91c:	movw	r1, #7334	; 0x1ca6
   2e920:	movw	r3, #7350	; 0x1cb6
   2e924:	mov	r2, #85	; 0x55
   2e928:	movt	r0, #3
   2e92c:	movt	r1, #3
   2e930:	movt	r3, #3
   2e934:	bl	11880 <__assert_fail@plt>
   2e938:	clz	r2, r1
   2e93c:	clz	r3, r0
   2e940:	lsr	r2, r2, #5
   2e944:	lsr	r3, r3, #5
   2e948:	orrs	r2, r3, r2
   2e94c:	movwne	r1, #1
   2e950:	movwne	r0, #1
   2e954:	cmp	r1, #0
   2e958:	beq	2e988 <ftello64@plt+0x1d0fc>
   2e95c:	mvn	r2, #-2147483648	; 0x80000000
   2e960:	udiv	r2, r2, r1
   2e964:	cmp	r2, r0
   2e968:	bcs	2e988 <ftello64@plt+0x1d0fc>
   2e96c:	push	{fp, lr}
   2e970:	mov	fp, sp
   2e974:	bl	11730 <__errno_location@plt>
   2e978:	mov	r1, #12
   2e97c:	str	r1, [r0]
   2e980:	mov	r0, #0
   2e984:	pop	{fp, pc}
   2e988:	b	114b4 <calloc@plt>
   2e98c:	cmp	r0, #0
   2e990:	movweq	r0, #1
   2e994:	cmn	r0, #1
   2e998:	ble	2e9a0 <ftello64@plt+0x1d114>
   2e99c:	b	11688 <malloc@plt>
   2e9a0:	push	{fp, lr}
   2e9a4:	mov	fp, sp
   2e9a8:	bl	11730 <__errno_location@plt>
   2e9ac:	mov	r1, #12
   2e9b0:	str	r1, [r0]
   2e9b4:	mov	r0, #0
   2e9b8:	pop	{fp, pc}
   2e9bc:	push	{fp, lr}
   2e9c0:	mov	fp, sp
   2e9c4:	cmp	r0, #0
   2e9c8:	beq	2e9e4 <ftello64@plt+0x1d158>
   2e9cc:	cmp	r1, #0
   2e9d0:	beq	2e9f0 <ftello64@plt+0x1d164>
   2e9d4:	cmn	r1, #1
   2e9d8:	ble	2e9fc <ftello64@plt+0x1d170>
   2e9dc:	pop	{fp, lr}
   2e9e0:	b	115ec <realloc@plt>
   2e9e4:	mov	r0, r1
   2e9e8:	pop	{fp, lr}
   2e9ec:	b	2e98c <ftello64@plt+0x1d100>
   2e9f0:	bl	15bb8 <ftello64@plt+0x432c>
   2e9f4:	mov	r0, #0
   2e9f8:	pop	{fp, pc}
   2e9fc:	bl	11730 <__errno_location@plt>
   2ea00:	mov	r1, #12
   2ea04:	str	r1, [r0]
   2ea08:	mov	r0, #0
   2ea0c:	pop	{fp, pc}
   2ea10:	cmp	r0, r1
   2ea14:	moveq	r0, #0
   2ea18:	bxeq	lr
   2ea1c:	ldrb	r3, [r1]
   2ea20:	ldrb	ip, [r0]
   2ea24:	sub	r2, r3, #65	; 0x41
   2ea28:	cmp	r2, #26
   2ea2c:	sub	r2, ip, #65	; 0x41
   2ea30:	addcc	r3, r3, #32
   2ea34:	cmp	r2, #26
   2ea38:	addcc	ip, ip, #32
   2ea3c:	uxtb	r3, r3
   2ea40:	uxtb	r2, ip
   2ea44:	cmp	r2, #0
   2ea48:	beq	2ea5c <ftello64@plt+0x1d1d0>
   2ea4c:	add	r1, r1, #1
   2ea50:	add	r0, r0, #1
   2ea54:	cmp	r2, r3
   2ea58:	beq	2ea1c <ftello64@plt+0x1d190>
   2ea5c:	sub	r0, r2, r3
   2ea60:	bx	lr
   2ea64:	push	{r4, r5, r6, sl, fp, lr}
   2ea68:	add	fp, sp, #16
   2ea6c:	mov	r4, r0
   2ea70:	bl	11658 <__fpending@plt>
   2ea74:	ldr	r6, [r4]
   2ea78:	mov	r5, r0
   2ea7c:	mov	r0, r4
   2ea80:	bl	2eba8 <ftello64@plt+0x1d31c>
   2ea84:	tst	r6, #32
   2ea88:	bne	2eac0 <ftello64@plt+0x1d234>
   2ea8c:	cmp	r0, #0
   2ea90:	mov	r4, r0
   2ea94:	mvnne	r4, #0
   2ea98:	cmp	r5, #0
   2ea9c:	bne	2eacc <ftello64@plt+0x1d240>
   2eaa0:	cmp	r0, #0
   2eaa4:	beq	2eacc <ftello64@plt+0x1d240>
   2eaa8:	bl	11730 <__errno_location@plt>
   2eaac:	ldr	r0, [r0]
   2eab0:	subs	r4, r0, #9
   2eab4:	mvnne	r4, #0
   2eab8:	mov	r0, r4
   2eabc:	pop	{r4, r5, r6, sl, fp, pc}
   2eac0:	mvn	r4, #0
   2eac4:	cmp	r0, #0
   2eac8:	beq	2ead4 <ftello64@plt+0x1d248>
   2eacc:	mov	r0, r4
   2ead0:	pop	{r4, r5, r6, sl, fp, pc}
   2ead4:	bl	11730 <__errno_location@plt>
   2ead8:	mov	r1, #0
   2eadc:	str	r1, [r0]
   2eae0:	mov	r0, r4
   2eae4:	pop	{r4, r5, r6, sl, fp, pc}
   2eae8:	push	{r4, r5, r6, r7, fp, lr}
   2eaec:	add	fp, sp, #16
   2eaf0:	mov	r4, r0
   2eaf4:	ldr	r0, [r0, #4]
   2eaf8:	mov	r5, r1
   2eafc:	cmp	r0, r1
   2eb00:	movcs	r0, #1
   2eb04:	strcs	r5, [r4]
   2eb08:	popcs	{r4, r5, r6, r7, fp, pc}
   2eb0c:	mov	r6, r3
   2eb10:	cmp	r3, #0
   2eb14:	beq	2eb3c <ftello64@plt+0x1d2b0>
   2eb18:	mvn	r0, #0
   2eb1c:	udiv	r0, r0, r6
   2eb20:	cmp	r0, r5
   2eb24:	bcs	2eb3c <ftello64@plt+0x1d2b0>
   2eb28:	bl	11730 <__errno_location@plt>
   2eb2c:	mov	r1, #12
   2eb30:	str	r1, [r0]
   2eb34:	mov	r0, #0
   2eb38:	pop	{r4, r5, r6, r7, fp, pc}
   2eb3c:	ldr	r0, [r4, #8]
   2eb40:	mul	r1, r6, r5
   2eb44:	cmp	r0, r2
   2eb48:	beq	2eb60 <ftello64@plt+0x1d2d4>
   2eb4c:	bl	2e9bc <ftello64@plt+0x1d130>
   2eb50:	mov	r7, r0
   2eb54:	cmp	r0, #0
   2eb58:	bne	2eb90 <ftello64@plt+0x1d304>
   2eb5c:	b	2eba0 <ftello64@plt+0x1d314>
   2eb60:	mov	r0, r1
   2eb64:	bl	2e98c <ftello64@plt+0x1d100>
   2eb68:	cmp	r0, #0
   2eb6c:	beq	2eba0 <ftello64@plt+0x1d314>
   2eb70:	ldr	r1, [r4, #8]
   2eb74:	mov	r7, r0
   2eb78:	cmp	r1, #0
   2eb7c:	beq	2eb90 <ftello64@plt+0x1d304>
   2eb80:	ldr	r0, [r4]
   2eb84:	mul	r2, r0, r6
   2eb88:	mov	r0, r7
   2eb8c:	bl	11580 <memcpy@plt>
   2eb90:	mov	r0, #1
   2eb94:	str	r5, [r4]
   2eb98:	stmib	r4, {r5, r7}
   2eb9c:	pop	{r4, r5, r6, r7, fp, pc}
   2eba0:	mov	r0, #0
   2eba4:	pop	{r4, r5, r6, r7, fp, pc}
   2eba8:	push	{r4, r5, r6, sl, fp, lr}
   2ebac:	add	fp, sp, #16
   2ebb0:	sub	sp, sp, #8
   2ebb4:	mov	r4, r0
   2ebb8:	bl	11790 <fileno@plt>
   2ebbc:	cmn	r0, #1
   2ebc0:	ble	2ec34 <ftello64@plt+0x1d3a8>
   2ebc4:	mov	r0, r4
   2ebc8:	bl	116ac <__freading@plt>
   2ebcc:	cmp	r0, #0
   2ebd0:	beq	2ebfc <ftello64@plt+0x1d370>
   2ebd4:	mov	r0, r4
   2ebd8:	bl	11790 <fileno@plt>
   2ebdc:	mov	r1, #1
   2ebe0:	mov	r2, #0
   2ebe4:	mov	r3, #0
   2ebe8:	str	r1, [sp]
   2ebec:	bl	11634 <lseek64@plt>
   2ebf0:	and	r0, r0, r1
   2ebf4:	cmn	r0, #1
   2ebf8:	beq	2ec34 <ftello64@plt+0x1d3a8>
   2ebfc:	mov	r0, r4
   2ec00:	bl	2ec44 <ftello64@plt+0x1d3b8>
   2ec04:	cmp	r0, #0
   2ec08:	beq	2ec34 <ftello64@plt+0x1d3a8>
   2ec0c:	bl	11730 <__errno_location@plt>
   2ec10:	ldr	r6, [r0]
   2ec14:	mov	r5, r0
   2ec18:	mov	r0, r4
   2ec1c:	bl	117b4 <fclose@plt>
   2ec20:	cmp	r6, #0
   2ec24:	strne	r6, [r5]
   2ec28:	mvnne	r0, #0
   2ec2c:	sub	sp, fp, #16
   2ec30:	pop	{r4, r5, r6, sl, fp, pc}
   2ec34:	mov	r0, r4
   2ec38:	sub	sp, fp, #16
   2ec3c:	pop	{r4, r5, r6, sl, fp, lr}
   2ec40:	b	117b4 <fclose@plt>
   2ec44:	push	{r4, sl, fp, lr}
   2ec48:	add	fp, sp, #8
   2ec4c:	sub	sp, sp, #8
   2ec50:	mov	r4, r0
   2ec54:	cmp	r0, #0
   2ec58:	beq	2ec74 <ftello64@plt+0x1d3e8>
   2ec5c:	mov	r0, r4
   2ec60:	bl	116ac <__freading@plt>
   2ec64:	cmp	r0, #0
   2ec68:	ldrbne	r0, [r4, #1]
   2ec6c:	tstne	r0, #1
   2ec70:	bne	2ec84 <ftello64@plt+0x1d3f8>
   2ec74:	mov	r0, r4
   2ec78:	sub	sp, fp, #8
   2ec7c:	pop	{r4, sl, fp, lr}
   2ec80:	b	1152c <fflush@plt>
   2ec84:	mov	r0, #1
   2ec88:	mov	r2, #0
   2ec8c:	mov	r3, #0
   2ec90:	str	r0, [sp]
   2ec94:	mov	r0, r4
   2ec98:	bl	2ecac <ftello64@plt+0x1d420>
   2ec9c:	mov	r0, r4
   2eca0:	sub	sp, fp, #8
   2eca4:	pop	{r4, sl, fp, lr}
   2eca8:	b	1152c <fflush@plt>
   2ecac:	push	{r4, r5, r6, r7, fp, lr}
   2ecb0:	add	fp, sp, #16
   2ecb4:	sub	sp, sp, #8
   2ecb8:	mov	r4, r0
   2ecbc:	ldr	r0, [r0, #4]
   2ecc0:	mov	r5, r3
   2ecc4:	mov	r6, r2
   2ecc8:	ldr	r1, [r4, #8]
   2eccc:	cmp	r1, r0
   2ecd0:	bne	2ecec <ftello64@plt+0x1d460>
   2ecd4:	ldrd	r0, [r4, #16]
   2ecd8:	cmp	r1, r0
   2ecdc:	bne	2ecec <ftello64@plt+0x1d460>
   2ece0:	ldr	r0, [r4, #36]	; 0x24
   2ece4:	cmp	r0, #0
   2ece8:	beq	2ed04 <ftello64@plt+0x1d478>
   2ecec:	mov	r0, r4
   2ecf0:	mov	r2, r6
   2ecf4:	mov	r3, r5
   2ecf8:	sub	sp, fp, #16
   2ecfc:	pop	{r4, r5, r6, r7, fp, lr}
   2ed00:	b	117cc <fseeko64@plt>
   2ed04:	ldr	r7, [fp, #8]
   2ed08:	mov	r0, r4
   2ed0c:	bl	11790 <fileno@plt>
   2ed10:	mov	r2, r6
   2ed14:	mov	r3, r5
   2ed18:	str	r7, [sp]
   2ed1c:	bl	11634 <lseek64@plt>
   2ed20:	and	r2, r0, r1
   2ed24:	cmn	r2, #1
   2ed28:	mvneq	r0, #0
   2ed2c:	subeq	sp, fp, #16
   2ed30:	popeq	{r4, r5, r6, r7, fp, pc}
   2ed34:	strd	r0, [r4, #80]	; 0x50
   2ed38:	ldr	r0, [r4]
   2ed3c:	bic	r0, r0, #16
   2ed40:	str	r0, [r4]
   2ed44:	mov	r0, #0
   2ed48:	sub	sp, fp, #16
   2ed4c:	pop	{r4, r5, r6, r7, fp, pc}
   2ed50:	push	{fp, lr}
   2ed54:	mov	fp, sp
   2ed58:	mov	r0, #14
   2ed5c:	bl	11808 <nl_langinfo@plt>
   2ed60:	movw	r1, #3040	; 0xbe0
   2ed64:	cmp	r0, #0
   2ed68:	movt	r1, #3
   2ed6c:	movne	r1, r0
   2ed70:	movw	r0, #7428	; 0x1d04
   2ed74:	ldrb	r2, [r1]
   2ed78:	movt	r0, #3
   2ed7c:	cmp	r2, #0
   2ed80:	movne	r0, r1
   2ed84:	pop	{fp, pc}
   2ed88:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ed8c:	add	fp, sp, #24
   2ed90:	mov	r4, r0
   2ed94:	ldrb	r0, [r0, #16]
   2ed98:	cmp	r0, #0
   2ed9c:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   2eda0:	ldrb	r0, [r4, #4]
   2eda4:	cmp	r0, #0
   2eda8:	beq	2ee0c <ftello64@plt+0x1d580>
   2edac:	mov	r5, r4
   2edb0:	ldr	r6, [r5, #20]!
   2edb4:	sub	r8, r5, #12
   2edb8:	ldr	r0, [r4]
   2edbc:	add	r7, r4, #32
   2edc0:	mov	r1, r6
   2edc4:	mov	r3, r8
   2edc8:	sub	r2, r0, r6
   2edcc:	mov	r0, r7
   2edd0:	bl	2effc <ftello64@plt+0x1d770>
   2edd4:	cmn	r0, #2
   2edd8:	str	r0, [r4, #24]
   2eddc:	beq	2ee9c <ftello64@plt+0x1d610>
   2ede0:	cmp	r0, #0
   2ede4:	beq	2ee50 <ftello64@plt+0x1d5c4>
   2ede8:	cmn	r0, #1
   2edec:	bne	2ee74 <ftello64@plt+0x1d5e8>
   2edf0:	mov	r0, #0
   2edf4:	strb	r0, [r4, #28]
   2edf8:	mov	r0, #1
   2edfc:	str	r0, [r4, #24]
   2ee00:	mov	r0, #1
   2ee04:	strb	r0, [r4, #16]
   2ee08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ee0c:	ldr	r6, [r4, #20]
   2ee10:	movw	r2, #7632	; 0x1dd0
   2ee14:	movt	r2, #3
   2ee18:	ldrb	r0, [r6]
   2ee1c:	ubfx	r1, r0, #5, #3
   2ee20:	ldr	r1, [r2, r1, lsl #2]
   2ee24:	and	r2, r0, #31
   2ee28:	mov	r0, #1
   2ee2c:	tst	r1, r0, lsl r2
   2ee30:	beq	2eec0 <ftello64@plt+0x1d634>
   2ee34:	str	r0, [r4, #24]
   2ee38:	ldrb	r1, [r6]
   2ee3c:	strb	r0, [r4, #28]
   2ee40:	str	r1, [r4, #32]
   2ee44:	mov	r0, #1
   2ee48:	strb	r0, [r4, #16]
   2ee4c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ee50:	mov	r0, #1
   2ee54:	str	r0, [r4, #24]
   2ee58:	ldr	r0, [r4, #20]
   2ee5c:	ldrb	r0, [r0]
   2ee60:	cmp	r0, #0
   2ee64:	bne	2eee4 <ftello64@plt+0x1d658>
   2ee68:	ldr	r0, [r7]
   2ee6c:	cmp	r0, #0
   2ee70:	bne	2ef04 <ftello64@plt+0x1d678>
   2ee74:	mov	r0, #1
   2ee78:	strb	r0, [r4, #28]
   2ee7c:	mov	r0, r8
   2ee80:	bl	115a4 <mbsinit@plt>
   2ee84:	cmp	r0, #0
   2ee88:	movne	r0, #0
   2ee8c:	strbne	r0, [r4, #4]
   2ee90:	mov	r0, #1
   2ee94:	strb	r0, [r4, #16]
   2ee98:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ee9c:	mov	r1, #0
   2eea0:	ldr	r0, [r5]
   2eea4:	strb	r1, [r4, #28]
   2eea8:	ldr	r1, [r4]
   2eeac:	sub	r0, r1, r0
   2eeb0:	str	r0, [r4, #24]
   2eeb4:	mov	r0, #1
   2eeb8:	strb	r0, [r4, #16]
   2eebc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2eec0:	add	r8, r4, #8
   2eec4:	mov	r0, r8
   2eec8:	bl	115a4 <mbsinit@plt>
   2eecc:	cmp	r0, #0
   2eed0:	beq	2ef24 <ftello64@plt+0x1d698>
   2eed4:	mov	r0, #1
   2eed8:	add	r5, r4, #20
   2eedc:	strb	r0, [r4, #4]
   2eee0:	b	2edb8 <ftello64@plt+0x1d52c>
   2eee4:	movw	r0, #7518	; 0x1d5e
   2eee8:	movw	r1, #7457	; 0x1d21
   2eeec:	movw	r3, #7472	; 0x1d30
   2eef0:	mov	r2, #162	; 0xa2
   2eef4:	movt	r0, #3
   2eef8:	movt	r1, #3
   2eefc:	movt	r3, #3
   2ef00:	bl	11880 <__assert_fail@plt>
   2ef04:	movw	r0, #7541	; 0x1d75
   2ef08:	movw	r1, #7457	; 0x1d21
   2ef0c:	movw	r3, #7472	; 0x1d30
   2ef10:	mov	r2, #163	; 0xa3
   2ef14:	movt	r0, #3
   2ef18:	movt	r1, #3
   2ef1c:	movt	r3, #3
   2ef20:	bl	11880 <__assert_fail@plt>
   2ef24:	movw	r0, #7434	; 0x1d0a
   2ef28:	movw	r1, #7457	; 0x1d21
   2ef2c:	movw	r3, #7472	; 0x1d30
   2ef30:	mov	r2, #135	; 0x87
   2ef34:	movt	r0, #3
   2ef38:	movt	r1, #3
   2ef3c:	movt	r3, #3
   2ef40:	bl	11880 <__assert_fail@plt>
   2ef44:	ldr	r3, [r0, #20]
   2ef48:	ldr	r2, [r0]
   2ef4c:	add	r3, r3, r1
   2ef50:	add	r1, r2, r1
   2ef54:	str	r3, [r0, #20]
   2ef58:	str	r1, [r0]
   2ef5c:	bx	lr
   2ef60:	push	{r4, r5, r6, sl, fp, lr}
   2ef64:	add	fp, sp, #16
   2ef68:	mov	r4, r0
   2ef6c:	ldr	r0, [r1]
   2ef70:	mov	r5, r1
   2ef74:	str	r0, [r4]
   2ef78:	add	r0, r4, #8
   2ef7c:	ldrb	r1, [r1, #4]
   2ef80:	cmp	r1, #0
   2ef84:	strb	r1, [r4, #4]
   2ef88:	beq	2ef9c <ftello64@plt+0x1d710>
   2ef8c:	ldr	r1, [r5, #8]
   2ef90:	ldr	r2, [r5, #12]
   2ef94:	stm	r0, {r1, r2}
   2ef98:	b	2efa8 <ftello64@plt+0x1d71c>
   2ef9c:	mov	r1, #0
   2efa0:	str	r1, [r0]
   2efa4:	str	r1, [r0, #4]
   2efa8:	ldrb	r0, [r5, #16]
   2efac:	strb	r0, [r4, #16]
   2efb0:	add	r0, r5, #36	; 0x24
   2efb4:	ldr	r1, [r5, #20]
   2efb8:	cmp	r1, r0
   2efbc:	beq	2efc8 <ftello64@plt+0x1d73c>
   2efc0:	mov	r6, r1
   2efc4:	b	2efd8 <ftello64@plt+0x1d74c>
   2efc8:	ldr	r2, [r5, #24]
   2efcc:	add	r6, r4, #36	; 0x24
   2efd0:	mov	r0, r6
   2efd4:	bl	11580 <memcpy@plt>
   2efd8:	str	r6, [r4, #20]
   2efdc:	ldr	r0, [r5, #24]
   2efe0:	str	r0, [r4, #24]
   2efe4:	ldrb	r0, [r5, #28]
   2efe8:	strb	r0, [r4, #28]
   2efec:	cmp	r0, #0
   2eff0:	ldrne	r0, [r5, #32]
   2eff4:	strne	r0, [r4, #32]
   2eff8:	pop	{r4, r5, r6, sl, fp, pc}
   2effc:	push	{r4, r5, r6, r7, fp, lr}
   2f000:	add	fp, sp, #16
   2f004:	sub	sp, sp, #8
   2f008:	add	r5, sp, #4
   2f00c:	cmp	r0, #0
   2f010:	mov	r7, r2
   2f014:	mov	r4, r1
   2f018:	movne	r5, r0
   2f01c:	mov	r0, r5
   2f020:	bl	11664 <mbrtowc@plt>
   2f024:	mov	r6, r0
   2f028:	cmp	r7, #0
   2f02c:	beq	2f050 <ftello64@plt+0x1d7c4>
   2f030:	cmn	r6, #2
   2f034:	bcc	2f050 <ftello64@plt+0x1d7c4>
   2f038:	mov	r0, #0
   2f03c:	bl	3042c <ftello64@plt+0x1eba0>
   2f040:	cmp	r0, #0
   2f044:	ldrbeq	r0, [r4]
   2f048:	moveq	r6, #1
   2f04c:	streq	r0, [r5]
   2f050:	mov	r0, r6
   2f054:	sub	sp, fp, #16
   2f058:	pop	{r4, r5, r6, r7, fp, pc}
   2f05c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f060:	add	fp, sp, #28
   2f064:	sub	sp, sp, #308	; 0x134
   2f068:	mov	r5, r1
   2f06c:	mov	r6, r0
   2f070:	bl	11640 <__ctype_get_mb_cur_max@plt>
   2f074:	cmp	r0, #2
   2f078:	bcc	2f0c4 <ftello64@plt+0x1d838>
   2f07c:	mov	r4, #0
   2f080:	sub	r0, fp, #88	; 0x58
   2f084:	str	r4, [fp, #-80]	; 0xffffffb0
   2f088:	str	r4, [fp, #-84]	; 0xffffffac
   2f08c:	strb	r4, [fp, #-88]	; 0xffffffa8
   2f090:	str	r5, [fp, #-72]	; 0xffffffb8
   2f094:	strb	r4, [fp, #-76]	; 0xffffffb4
   2f098:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f09c:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2f0a0:	cmp	r0, #0
   2f0a4:	beq	2f1e4 <ftello64@plt+0x1d958>
   2f0a8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2f0ac:	cmp	r0, #0
   2f0b0:	bne	2f1e4 <ftello64@plt+0x1d958>
   2f0b4:	mov	r4, r6
   2f0b8:	mov	r0, r4
   2f0bc:	sub	sp, fp, #28
   2f0c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f0c4:	ldrb	r7, [r5]
   2f0c8:	cmp	r7, #0
   2f0cc:	beq	2f550 <ftello64@plt+0x1dcc4>
   2f0d0:	ldrb	r9, [r6]
   2f0d4:	cmp	r9, #0
   2f0d8:	beq	2f560 <ftello64@plt+0x1dcd4>
   2f0dc:	mov	r3, #1
   2f0e0:	mov	ip, #0
   2f0e4:	mov	lr, r5
   2f0e8:	mov	r8, #0
   2f0ec:	mov	sl, #0
   2f0f0:	str	r7, [sp, #16]
   2f0f4:	add	r0, sl, sl, lsl #2
   2f0f8:	cmp	r8, r0
   2f0fc:	bcc	2f18c <ftello64@plt+0x1d900>
   2f100:	tst	r3, #1
   2f104:	beq	2f18c <ftello64@plt+0x1d900>
   2f108:	cmp	sl, #10
   2f10c:	bcc	2f18c <ftello64@plt+0x1d900>
   2f110:	cmp	lr, #0
   2f114:	str	r3, [sp, #20]
   2f118:	beq	2f14c <ftello64@plt+0x1d8c0>
   2f11c:	sub	r1, r8, ip
   2f120:	mov	r0, lr
   2f124:	mov	r7, lr
   2f128:	bl	117c0 <strnlen@plt>
   2f12c:	mov	lr, r7
   2f130:	mov	ip, r8
   2f134:	ldrb	r0, [lr, r0]!
   2f138:	cmp	r0, #0
   2f13c:	beq	2f14c <ftello64@plt+0x1d8c0>
   2f140:	ldr	r3, [sp, #20]
   2f144:	mov	ip, r8
   2f148:	b	2f188 <ftello64@plt+0x1d8fc>
   2f14c:	mov	r0, r5
   2f150:	mov	r4, ip
   2f154:	bl	11718 <strlen@plt>
   2f158:	mov	r2, r0
   2f15c:	mov	r0, r6
   2f160:	mov	r1, r5
   2f164:	sub	r3, fp, #88	; 0x58
   2f168:	bl	2fa10 <ftello64@plt+0x1e184>
   2f16c:	cmp	r0, #0
   2f170:	bne	2f5b0 <ftello64@plt+0x1dd24>
   2f174:	ldr	r3, [sp, #20]
   2f178:	ldrb	r9, [r6]
   2f17c:	mov	lr, #0
   2f180:	mov	ip, r4
   2f184:	and	r3, r3, r0
   2f188:	ldr	r7, [sp, #16]
   2f18c:	uxtb	r0, r9
   2f190:	cmp	r0, r7
   2f194:	bne	2f1c8 <ftello64@plt+0x1d93c>
   2f198:	mov	r0, #1
   2f19c:	ldrb	r1, [r5, r0]
   2f1a0:	cmp	r1, #0
   2f1a4:	beq	2f570 <ftello64@plt+0x1dce4>
   2f1a8:	ldrb	r2, [r6, r0]
   2f1ac:	cmp	r2, #0
   2f1b0:	beq	2f580 <ftello64@plt+0x1dcf4>
   2f1b4:	add	r0, r0, #1
   2f1b8:	cmp	r2, r1
   2f1bc:	beq	2f19c <ftello64@plt+0x1d910>
   2f1c0:	add	r8, r8, r0
   2f1c4:	b	2f1cc <ftello64@plt+0x1d940>
   2f1c8:	add	r8, r8, #1
   2f1cc:	ldrb	r9, [r6, #1]!
   2f1d0:	add	sl, sl, #1
   2f1d4:	mov	r4, #0
   2f1d8:	cmp	r9, #0
   2f1dc:	bne	2f0f4 <ftello64@plt+0x1d868>
   2f1e0:	b	2f554 <ftello64@plt+0x1dcc8>
   2f1e4:	add	r0, sp, #136	; 0x88
   2f1e8:	str	r4, [fp, #-136]	; 0xffffff78
   2f1ec:	str	r4, [fp, #-140]	; 0xffffff74
   2f1f0:	strb	r4, [fp, #-144]	; 0xffffff70
   2f1f4:	str	r5, [fp, #-128]	; 0xffffff80
   2f1f8:	str	r4, [sp, #144]	; 0x90
   2f1fc:	str	r4, [sp, #140]	; 0x8c
   2f200:	str	r6, [sp, #152]	; 0x98
   2f204:	strb	r4, [sp, #136]	; 0x88
   2f208:	str	r5, [sp, #16]
   2f20c:	strb	r4, [fp, #-132]	; 0xffffff7c
   2f210:	strb	r4, [sp, #148]	; 0x94
   2f214:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f218:	ldrb	r0, [sp, #160]	; 0xa0
   2f21c:	cmp	r0, #0
   2f220:	beq	2f230 <ftello64@plt+0x1d9a4>
   2f224:	ldr	r0, [sp, #164]	; 0xa4
   2f228:	cmp	r0, #0
   2f22c:	beq	2f554 <ftello64@plt+0x1dcc8>
   2f230:	add	r0, sp, #24
   2f234:	mov	r8, #1
   2f238:	mov	sl, #0
   2f23c:	sub	r5, fp, #144	; 0x90
   2f240:	mov	r1, #0
   2f244:	mov	r7, #0
   2f248:	mov	r9, #0
   2f24c:	add	r0, r0, #4
   2f250:	str	r0, [sp, #12]
   2f254:	add	r0, sp, #136	; 0x88
   2f258:	add	r0, r0, #16
   2f25c:	str	r0, [sp, #8]
   2f260:	add	r0, r9, r9, lsl #2
   2f264:	mov	r4, r7
   2f268:	cmp	r7, r0
   2f26c:	bcc	2f314 <ftello64@plt+0x1da88>
   2f270:	tst	r8, #1
   2f274:	beq	2f314 <ftello64@plt+0x1da88>
   2f278:	cmp	r9, #10
   2f27c:	bcc	2f314 <ftello64@plt+0x1da88>
   2f280:	subs	r0, r4, r1
   2f284:	beq	2f2c8 <ftello64@plt+0x1da3c>
   2f288:	sub	r7, r1, r4
   2f28c:	mov	r0, r5
   2f290:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f294:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2f298:	cmp	r0, #0
   2f29c:	beq	2f2ac <ftello64@plt+0x1da20>
   2f2a0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2f2a4:	cmp	r0, #0
   2f2a8:	beq	2f2c8 <ftello64@plt+0x1da3c>
   2f2ac:	strb	sl, [fp, #-132]	; 0xffffff7c
   2f2b0:	adds	r7, r7, #1
   2f2b4:	ldr	r0, [fp, #-128]	; 0xffffff80
   2f2b8:	ldr	r1, [fp, #-124]	; 0xffffff84
   2f2bc:	add	r0, r0, r1
   2f2c0:	str	r0, [fp, #-128]	; 0xffffff80
   2f2c4:	bne	2f28c <ftello64@plt+0x1da00>
   2f2c8:	mov	r0, r5
   2f2cc:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f2d0:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2f2d4:	cmp	r0, #0
   2f2d8:	beq	2f310 <ftello64@plt+0x1da84>
   2f2dc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2f2e0:	mov	r1, r4
   2f2e4:	cmp	r0, #0
   2f2e8:	bne	2f314 <ftello64@plt+0x1da88>
   2f2ec:	ldr	r1, [sp, #16]
   2f2f0:	mov	r0, r6
   2f2f4:	add	r2, sp, #80	; 0x50
   2f2f8:	bl	2f5d4 <ftello64@plt+0x1dd48>
   2f2fc:	mov	r8, #0
   2f300:	cmp	r0, #0
   2f304:	mov	r1, r4
   2f308:	beq	2f314 <ftello64@plt+0x1da88>
   2f30c:	b	2f5c0 <ftello64@plt+0x1dd34>
   2f310:	mov	r1, r4
   2f314:	ldrb	r0, [sp, #160]	; 0xa0
   2f318:	add	r7, r4, #1
   2f31c:	str	r1, [sp, #20]
   2f320:	cmp	r0, #0
   2f324:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   2f328:	cmpne	r0, #0
   2f32c:	bne	2f358 <ftello64@plt+0x1dacc>
   2f330:	ldr	r2, [sp, #156]	; 0x9c
   2f334:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f338:	cmp	r2, r0
   2f33c:	bne	2f50c <ftello64@plt+0x1dc80>
   2f340:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2f344:	ldr	r0, [sp, #152]	; 0x98
   2f348:	bl	115b0 <memcmp@plt>
   2f34c:	cmp	r0, #0
   2f350:	bne	2f50c <ftello64@plt+0x1dc80>
   2f354:	b	2f368 <ftello64@plt+0x1dadc>
   2f358:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2f35c:	ldr	r1, [sp, #164]	; 0xa4
   2f360:	cmp	r1, r0
   2f364:	bne	2f50c <ftello64@plt+0x1dc80>
   2f368:	add	r2, sp, #136	; 0x88
   2f36c:	mov	r1, #48	; 0x30
   2f370:	add	r3, sp, #80	; 0x50
   2f374:	str	r9, [sp]
   2f378:	str	r8, [sp, #4]
   2f37c:	mov	r0, r2
   2f380:	add	r2, r2, #32
   2f384:	vld1.64	{d16-d17}, [r0], r1
   2f388:	ldr	r1, [sp, #8]
   2f38c:	vld1.64	{d20-d21}, [r2]
   2f390:	vld1.64	{d18-d19}, [r1]
   2f394:	add	r1, r3, #16
   2f398:	vldr	d22, [r0]
   2f39c:	add	r0, r3, #32
   2f3a0:	vst1.64	{d20-d21}, [r0]
   2f3a4:	mov	r0, r3
   2f3a8:	vst1.64	{d18-d19}, [r1]
   2f3ac:	mov	r1, #12
   2f3b0:	vst1.64	{d16-d17}, [r0], r1
   2f3b4:	strb	sl, [r0]
   2f3b8:	ldr	r0, [sp, #16]
   2f3bc:	vstr	d22, [sp, #128]	; 0x80
   2f3c0:	ldr	r1, [sp, #100]	; 0x64
   2f3c4:	str	r0, [sp, #40]	; 0x28
   2f3c8:	ldr	r0, [sp, #96]	; 0x60
   2f3cc:	strb	sl, [sp, #24]
   2f3d0:	add	r0, r0, r1
   2f3d4:	str	r0, [sp, #96]	; 0x60
   2f3d8:	ldr	r0, [sp, #12]
   2f3dc:	str	sl, [r0]
   2f3e0:	str	sl, [r0, #4]
   2f3e4:	add	r0, sp, #24
   2f3e8:	strb	sl, [sp, #36]	; 0x24
   2f3ec:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f3f0:	ldrb	r0, [sp, #48]	; 0x30
   2f3f4:	cmp	r0, #0
   2f3f8:	beq	2f408 <ftello64@plt+0x1db7c>
   2f3fc:	ldr	r0, [sp, #52]	; 0x34
   2f400:	cmp	r0, #0
   2f404:	beq	2f5d0 <ftello64@plt+0x1dd44>
   2f408:	strb	sl, [sp, #36]	; 0x24
   2f40c:	ldr	r0, [sp, #40]	; 0x28
   2f410:	ldr	r1, [sp, #44]	; 0x2c
   2f414:	add	r0, r0, r1
   2f418:	str	r0, [sp, #40]	; 0x28
   2f41c:	add	r0, sp, #24
   2f420:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f424:	ldrb	r0, [sp, #48]	; 0x30
   2f428:	cmp	r0, #0
   2f42c:	beq	2f43c <ftello64@plt+0x1dbb0>
   2f430:	ldr	r0, [sp, #52]	; 0x34
   2f434:	cmp	r0, #0
   2f438:	beq	2f590 <ftello64@plt+0x1dd04>
   2f43c:	add	r7, r4, #2
   2f440:	add	r0, sp, #80	; 0x50
   2f444:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f448:	ldr	r0, [sp, #108]	; 0x6c
   2f44c:	ldrb	r1, [sp, #104]	; 0x68
   2f450:	cmp	r0, #0
   2f454:	bne	2f460 <ftello64@plt+0x1dbd4>
   2f458:	cmp	r1, #0
   2f45c:	bne	2f5a0 <ftello64@plt+0x1dd14>
   2f460:	cmp	r1, #0
   2f464:	ldrbne	r1, [sp, #48]	; 0x30
   2f468:	cmpne	r1, #0
   2f46c:	bne	2f4a8 <ftello64@plt+0x1dc1c>
   2f470:	ldr	r4, [sp, #100]	; 0x64
   2f474:	ldr	r0, [sp, #44]	; 0x2c
   2f478:	cmp	r4, r0
   2f47c:	bne	2f504 <ftello64@plt+0x1dc78>
   2f480:	ldr	r8, [sp, #40]	; 0x28
   2f484:	ldr	r9, [sp, #96]	; 0x60
   2f488:	mov	r2, r4
   2f48c:	mov	r0, r9
   2f490:	mov	r1, r8
   2f494:	bl	115b0 <memcmp@plt>
   2f498:	cmp	r0, #0
   2f49c:	mov	r0, r4
   2f4a0:	beq	2f4c4 <ftello64@plt+0x1dc38>
   2f4a4:	b	2f504 <ftello64@plt+0x1dc78>
   2f4a8:	ldr	r1, [sp, #52]	; 0x34
   2f4ac:	cmp	r0, r1
   2f4b0:	bne	2f504 <ftello64@plt+0x1dc78>
   2f4b4:	ldr	r8, [sp, #40]	; 0x28
   2f4b8:	ldr	r4, [sp, #44]	; 0x2c
   2f4bc:	ldr	r9, [sp, #96]	; 0x60
   2f4c0:	ldr	r0, [sp, #100]	; 0x64
   2f4c4:	add	r0, r9, r0
   2f4c8:	strb	sl, [sp, #92]	; 0x5c
   2f4cc:	strb	sl, [sp, #36]	; 0x24
   2f4d0:	str	r0, [sp, #96]	; 0x60
   2f4d4:	add	r0, r8, r4
   2f4d8:	str	r0, [sp, #40]	; 0x28
   2f4dc:	add	r0, sp, #24
   2f4e0:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f4e4:	ldrb	r0, [sp, #48]	; 0x30
   2f4e8:	add	r7, r7, #1
   2f4ec:	cmp	r0, #0
   2f4f0:	beq	2f440 <ftello64@plt+0x1dbb4>
   2f4f4:	ldr	r0, [sp, #52]	; 0x34
   2f4f8:	cmp	r0, #0
   2f4fc:	bne	2f440 <ftello64@plt+0x1dbb4>
   2f500:	b	2f590 <ftello64@plt+0x1dd04>
   2f504:	ldr	r8, [sp, #4]
   2f508:	ldr	r9, [sp]
   2f50c:	mov	r4, #0
   2f510:	add	r9, r9, #1
   2f514:	strb	r4, [sp, #148]	; 0x94
   2f518:	ldr	r0, [sp, #152]	; 0x98
   2f51c:	ldr	r1, [sp, #156]	; 0x9c
   2f520:	add	r0, r0, r1
   2f524:	str	r0, [sp, #152]	; 0x98
   2f528:	add	r0, sp, #136	; 0x88
   2f52c:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f530:	ldrb	r0, [sp, #160]	; 0xa0
   2f534:	ldr	r1, [sp, #20]
   2f538:	cmp	r0, #0
   2f53c:	beq	2f260 <ftello64@plt+0x1d9d4>
   2f540:	ldr	r0, [sp, #164]	; 0xa4
   2f544:	cmp	r0, #0
   2f548:	bne	2f260 <ftello64@plt+0x1d9d4>
   2f54c:	b	2f554 <ftello64@plt+0x1dcc8>
   2f550:	mov	r4, r6
   2f554:	mov	r0, r4
   2f558:	sub	sp, fp, #28
   2f55c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f560:	mov	r4, #0
   2f564:	mov	r0, r4
   2f568:	sub	sp, fp, #28
   2f56c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f570:	mov	r4, r6
   2f574:	mov	r0, r4
   2f578:	sub	sp, fp, #28
   2f57c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f580:	mov	r4, #0
   2f584:	mov	r0, r4
   2f588:	sub	sp, fp, #28
   2f58c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f590:	ldr	r4, [sp, #152]	; 0x98
   2f594:	mov	r0, r4
   2f598:	sub	sp, fp, #28
   2f59c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5a0:	mov	r4, #0
   2f5a4:	mov	r0, r4
   2f5a8:	sub	sp, fp, #28
   2f5ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5b0:	ldr	r4, [fp, #-88]	; 0xffffffa8
   2f5b4:	mov	r0, r4
   2f5b8:	sub	sp, fp, #28
   2f5bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5c0:	ldr	r4, [sp, #80]	; 0x50
   2f5c4:	mov	r0, r4
   2f5c8:	sub	sp, fp, #28
   2f5cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5d0:	bl	11868 <abort@plt>
   2f5d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f5d8:	add	fp, sp, #28
   2f5dc:	sub	sp, sp, #132	; 0x84
   2f5e0:	mov	r7, r0
   2f5e4:	mov	r0, r1
   2f5e8:	mov	r6, r2
   2f5ec:	mov	r4, r1
   2f5f0:	bl	305d8 <ftello64@plt+0x1ed4c>
   2f5f4:	mov	sl, r0
   2f5f8:	movw	r0, #47662	; 0xba2e
   2f5fc:	mov	r5, #0
   2f600:	movt	r0, #744	; 0x2e8
   2f604:	cmp	sl, r0
   2f608:	bhi	2f63c <ftello64@plt+0x1ddb0>
   2f60c:	mov	r0, #44	; 0x2c
   2f610:	mul	r0, sl, r0
   2f614:	cmp	r0, #4016	; 0xfb0
   2f618:	bhi	2f648 <ftello64@plt+0x1ddbc>
   2f61c:	add	r0, r0, #22
   2f620:	bic	r0, r0, #7
   2f624:	sub	r0, sp, r0
   2f628:	add	r1, r0, #15
   2f62c:	bic	r9, r1, #15
   2f630:	mov	sp, r0
   2f634:	cmp	r9, #0
   2f638:	bne	2f658 <ftello64@plt+0x1ddcc>
   2f63c:	mov	r0, r5
   2f640:	sub	sp, fp, #28
   2f644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f648:	bl	30490 <ftello64@plt+0x1ec04>
   2f64c:	mov	r9, r0
   2f650:	cmp	r9, #0
   2f654:	beq	2f63c <ftello64@plt+0x1ddb0>
   2f658:	str	r6, [fp, #-152]	; 0xffffff68
   2f65c:	mov	r6, #0
   2f660:	str	r7, [fp, #-156]	; 0xffffff64
   2f664:	str	r6, [fp, #-80]	; 0xffffffb0
   2f668:	str	r6, [fp, #-84]	; 0xffffffac
   2f66c:	strb	r6, [fp, #-88]	; 0xffffffa8
   2f670:	str	r4, [fp, #-72]	; 0xffffffb8
   2f674:	sub	r4, fp, #88	; 0x58
   2f678:	strb	r6, [fp, #-76]	; 0xffffffb4
   2f67c:	mov	r0, r4
   2f680:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f684:	add	r0, sl, sl, lsl #2
   2f688:	add	r8, r9, r0, lsl #3
   2f68c:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2f690:	cmp	r0, #0
   2f694:	beq	2f6a4 <ftello64@plt+0x1de18>
   2f698:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2f69c:	cmp	r0, #0
   2f6a0:	beq	2f724 <ftello64@plt+0x1de98>
   2f6a4:	add	r7, r9, #16
   2f6a8:	add	r5, r4, #32
   2f6ac:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f6b0:	cmp	r0, r5
   2f6b4:	bne	2f6cc <ftello64@plt+0x1de40>
   2f6b8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2f6bc:	mov	r0, r7
   2f6c0:	mov	r1, r5
   2f6c4:	bl	11580 <memcpy@plt>
   2f6c8:	mov	r0, r7
   2f6cc:	str	r0, [r7, #-16]
   2f6d0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f6d4:	str	r0, [r7, #-12]
   2f6d8:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2f6dc:	strb	r0, [r7, #-8]
   2f6e0:	cmp	r0, #0
   2f6e4:	ldrne	r0, [fp, #-60]	; 0xffffffc4
   2f6e8:	strne	r0, [r7, #-4]
   2f6ec:	strb	r6, [fp, #-76]	; 0xffffffb4
   2f6f0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f6f4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2f6f8:	add	r0, r0, r1
   2f6fc:	str	r0, [fp, #-72]	; 0xffffffb8
   2f700:	mov	r0, r4
   2f704:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f708:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   2f70c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2f710:	add	r7, r7, #40	; 0x28
   2f714:	cmp	r1, #0
   2f718:	beq	2f6ac <ftello64@plt+0x1de20>
   2f71c:	cmp	r0, #0
   2f720:	bne	2f6ac <ftello64@plt+0x1de20>
   2f724:	mov	r0, #1
   2f728:	cmp	sl, #3
   2f72c:	str	sl, [fp, #-148]	; 0xffffff6c
   2f730:	str	r0, [r8, #4]
   2f734:	bcc	2f830 <ftello64@plt+0x1dfa4>
   2f738:	mov	sl, #2
   2f73c:	mov	r7, #0
   2f740:	add	r0, sl, sl, lsl #2
   2f744:	add	r0, r9, r0, lsl #3
   2f748:	ldrb	r1, [r0, #-32]	; 0xffffffe0
   2f74c:	sub	r6, r0, #40	; 0x28
   2f750:	sub	r4, r0, #36	; 0x24
   2f754:	cmp	r1, #0
   2f758:	beq	2f7c4 <ftello64@plt+0x1df38>
   2f75c:	sub	r5, r0, #28
   2f760:	b	2f76c <ftello64@plt+0x1dee0>
   2f764:	ldr	r0, [r8, r7, lsl #2]
   2f768:	sub	r7, r7, r0
   2f76c:	add	r0, r7, r7, lsl #2
   2f770:	add	r1, r9, r0, lsl #3
   2f774:	ldrb	r2, [r1, #8]
   2f778:	cmp	r2, #0
   2f77c:	beq	2f794 <ftello64@plt+0x1df08>
   2f780:	ldr	r0, [r1, #12]
   2f784:	ldr	r1, [r5]
   2f788:	cmp	r1, r0
   2f78c:	bne	2f7b8 <ftello64@plt+0x1df2c>
   2f790:	b	2f814 <ftello64@plt+0x1df88>
   2f794:	ldr	r1, [r1, #4]
   2f798:	ldr	r2, [r4]
   2f79c:	cmp	r2, r1
   2f7a0:	bne	2f7b8 <ftello64@plt+0x1df2c>
   2f7a4:	ldr	r1, [r9, r0, lsl #3]
   2f7a8:	ldr	r0, [r6]
   2f7ac:	bl	115b0 <memcmp@plt>
   2f7b0:	cmp	r0, #0
   2f7b4:	beq	2f814 <ftello64@plt+0x1df88>
   2f7b8:	cmp	r7, #0
   2f7bc:	bne	2f764 <ftello64@plt+0x1ded8>
   2f7c0:	b	2f808 <ftello64@plt+0x1df7c>
   2f7c4:	ldr	r4, [r4]
   2f7c8:	b	2f7d4 <ftello64@plt+0x1df48>
   2f7cc:	ldr	r0, [r8, r7, lsl #2]
   2f7d0:	sub	r7, r7, r0
   2f7d4:	add	r0, r7, r7, lsl #2
   2f7d8:	add	r1, r9, r0, lsl #3
   2f7dc:	ldr	r1, [r1, #4]
   2f7e0:	cmp	r4, r1
   2f7e4:	bne	2f800 <ftello64@plt+0x1df74>
   2f7e8:	ldr	r1, [r9, r0, lsl #3]
   2f7ec:	ldr	r0, [r6]
   2f7f0:	mov	r2, r4
   2f7f4:	bl	115b0 <memcmp@plt>
   2f7f8:	cmp	r0, #0
   2f7fc:	beq	2f814 <ftello64@plt+0x1df88>
   2f800:	cmp	r7, #0
   2f804:	bne	2f7cc <ftello64@plt+0x1df40>
   2f808:	mov	r7, #0
   2f80c:	mov	r0, sl
   2f810:	b	2f81c <ftello64@plt+0x1df90>
   2f814:	add	r7, r7, #1
   2f818:	sub	r0, sl, r7
   2f81c:	str	r0, [r8, sl, lsl #2]
   2f820:	ldr	r0, [fp, #-148]	; 0xffffff6c
   2f824:	add	sl, sl, #1
   2f828:	cmp	sl, r0
   2f82c:	bne	2f740 <ftello64@plt+0x1deb4>
   2f830:	ldr	r0, [fp, #-152]	; 0xffffff68
   2f834:	mov	r6, #0
   2f838:	str	r6, [r0]
   2f83c:	ldr	r0, [fp, #-156]	; 0xffffff64
   2f840:	str	r6, [fp, #-80]	; 0xffffffb0
   2f844:	str	r6, [fp, #-84]	; 0xffffffac
   2f848:	strb	r6, [fp, #-88]	; 0xffffffa8
   2f84c:	str	r6, [fp, #-136]	; 0xffffff78
   2f850:	str	r6, [fp, #-140]	; 0xffffff74
   2f854:	str	r0, [fp, #-72]	; 0xffffffb8
   2f858:	str	r0, [fp, #-128]	; 0xffffff80
   2f85c:	sub	r0, fp, #144	; 0x90
   2f860:	strb	r6, [fp, #-144]	; 0xffffff70
   2f864:	strb	r6, [fp, #-76]	; 0xffffffb4
   2f868:	strb	r6, [fp, #-132]	; 0xffffff7c
   2f86c:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f870:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2f874:	ldrb	r1, [fp, #-120]	; 0xffffff88
   2f878:	cmp	r0, #0
   2f87c:	bne	2f888 <ftello64@plt+0x1dffc>
   2f880:	cmp	r1, #0
   2f884:	bne	2f9f4 <ftello64@plt+0x1e168>
   2f888:	clz	r1, r1
   2f88c:	sub	r4, fp, #88	; 0x58
   2f890:	mov	sl, #0
   2f894:	lsr	r1, r1, #5
   2f898:	add	r2, sl, sl, lsl #2
   2f89c:	tst	r1, #1
   2f8a0:	add	r3, r9, r2, lsl #3
   2f8a4:	bne	2f8cc <ftello64@plt+0x1e040>
   2f8a8:	ldrb	r1, [r3, #8]
   2f8ac:	cmp	r1, #0
   2f8b0:	beq	2f8cc <ftello64@plt+0x1e040>
   2f8b4:	ldr	r1, [r3, #12]
   2f8b8:	cmp	r1, r0
   2f8bc:	bne	2f8f8 <ftello64@plt+0x1e06c>
   2f8c0:	ldr	r7, [fp, #-128]	; 0xffffff80
   2f8c4:	ldr	r5, [fp, #-124]	; 0xffffff84
   2f8c8:	b	2f950 <ftello64@plt+0x1e0c4>
   2f8cc:	ldr	r5, [r3, #4]
   2f8d0:	ldr	r0, [fp, #-124]	; 0xffffff84
   2f8d4:	cmp	r5, r0
   2f8d8:	bne	2f8f8 <ftello64@plt+0x1e06c>
   2f8dc:	ldr	r7, [fp, #-128]	; 0xffffff80
   2f8e0:	ldr	r0, [r9, r2, lsl #3]
   2f8e4:	mov	r2, r5
   2f8e8:	mov	r1, r7
   2f8ec:	bl	115b0 <memcmp@plt>
   2f8f0:	cmp	r0, #0
   2f8f4:	beq	2f950 <ftello64@plt+0x1e0c4>
   2f8f8:	cmp	sl, #0
   2f8fc:	beq	2f970 <ftello64@plt+0x1e0e4>
   2f900:	ldr	r5, [r8, sl, lsl #2]
   2f904:	sub	sl, sl, r5
   2f908:	cmp	r5, #0
   2f90c:	beq	2f9bc <ftello64@plt+0x1e130>
   2f910:	mov	r0, r4
   2f914:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f918:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2f91c:	cmp	r0, #0
   2f920:	beq	2f930 <ftello64@plt+0x1e0a4>
   2f924:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2f928:	cmp	r0, #0
   2f92c:	beq	2fa0c <ftello64@plt+0x1e180>
   2f930:	strb	r6, [fp, #-76]	; 0xffffffb4
   2f934:	subs	r5, r5, #1
   2f938:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f93c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2f940:	add	r0, r0, r1
   2f944:	str	r0, [fp, #-72]	; 0xffffffb8
   2f948:	bne	2f910 <ftello64@plt+0x1e084>
   2f94c:	b	2f9bc <ftello64@plt+0x1e130>
   2f950:	add	r0, r7, r5
   2f954:	strb	r6, [fp, #-132]	; 0xffffff7c
   2f958:	add	sl, sl, #1
   2f95c:	str	r0, [fp, #-128]	; 0xffffff80
   2f960:	ldr	r0, [fp, #-148]	; 0xffffff6c
   2f964:	cmp	sl, r0
   2f968:	bne	2f9bc <ftello64@plt+0x1e130>
   2f96c:	b	2f9e8 <ftello64@plt+0x1e15c>
   2f970:	mov	r0, r4
   2f974:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f978:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2f97c:	cmp	r0, #0
   2f980:	beq	2f990 <ftello64@plt+0x1e104>
   2f984:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2f988:	cmp	r0, #0
   2f98c:	beq	2fa0c <ftello64@plt+0x1e180>
   2f990:	mov	sl, #0
   2f994:	strb	sl, [fp, #-76]	; 0xffffffb4
   2f998:	strb	sl, [fp, #-132]	; 0xffffff7c
   2f99c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f9a0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2f9a4:	add	r0, r0, r1
   2f9a8:	ldr	r1, [fp, #-124]	; 0xffffff84
   2f9ac:	str	r0, [fp, #-72]	; 0xffffffb8
   2f9b0:	ldr	r0, [fp, #-128]	; 0xffffff80
   2f9b4:	add	r0, r0, r1
   2f9b8:	str	r0, [fp, #-128]	; 0xffffff80
   2f9bc:	sub	r0, fp, #144	; 0x90
   2f9c0:	bl	2fb98 <ftello64@plt+0x1e30c>
   2f9c4:	ldrb	r2, [fp, #-120]	; 0xffffff88
   2f9c8:	clz	r0, r2
   2f9cc:	lsr	r1, r0, #5
   2f9d0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2f9d4:	cmp	r0, #0
   2f9d8:	bne	2f898 <ftello64@plt+0x1e00c>
   2f9dc:	cmp	r2, #0
   2f9e0:	beq	2f898 <ftello64@plt+0x1e00c>
   2f9e4:	b	2f9f4 <ftello64@plt+0x1e168>
   2f9e8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f9ec:	ldr	r1, [fp, #-152]	; 0xffffff68
   2f9f0:	str	r0, [r1]
   2f9f4:	mov	r0, r9
   2f9f8:	bl	30500 <ftello64@plt+0x1ec74>
   2f9fc:	mov	r5, #1
   2fa00:	mov	r0, r5
   2fa04:	sub	sp, fp, #28
   2fa08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fa0c:	bl	11868 <abort@plt>
   2fa10:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2fa14:	add	fp, sp, #24
   2fa18:	mov	r4, #0
   2fa1c:	cmn	r2, #-536870911	; 0xe0000001
   2fa20:	bhi	2fb74 <ftello64@plt+0x1e2e8>
   2fa24:	mov	r7, r0
   2fa28:	lsl	r0, r2, #2
   2fa2c:	mov	r8, r3
   2fa30:	mov	r5, r2
   2fa34:	mov	r6, r1
   2fa38:	cmp	r0, #4016	; 0xfb0
   2fa3c:	bhi	2fb68 <ftello64@plt+0x1e2dc>
   2fa40:	add	r0, r0, #22
   2fa44:	bic	r0, r0, #7
   2fa48:	sub	r1, sp, r0
   2fa4c:	add	r0, r1, #15
   2fa50:	bic	r0, r0, #15
   2fa54:	mov	sp, r1
   2fa58:	cmp	r0, #0
   2fa5c:	beq	2fb74 <ftello64@plt+0x1e2e8>
   2fa60:	mov	r1, #1
   2fa64:	cmp	r5, #3
   2fa68:	str	r1, [r0, #4]
   2fa6c:	bcc	2fae0 <ftello64@plt+0x1e254>
   2fa70:	mov	r1, #2
   2fa74:	mov	r2, #0
   2fa78:	add	r3, r6, r1
   2fa7c:	ldrb	r4, [r6, r2]
   2fa80:	ldrb	r3, [r3, #-1]
   2fa84:	cmp	r3, r4
   2fa88:	bne	2faa4 <ftello64@plt+0x1e218>
   2fa8c:	b	2fac8 <ftello64@plt+0x1e23c>
   2fa90:	ldr	r4, [r0, r2, lsl #2]
   2fa94:	sub	r2, r2, r4
   2fa98:	ldrb	r4, [r6, r2]
   2fa9c:	cmp	r3, r4
   2faa0:	beq	2fac8 <ftello64@plt+0x1e23c>
   2faa4:	cmp	r2, #0
   2faa8:	bne	2fa90 <ftello64@plt+0x1e204>
   2faac:	mov	r2, #0
   2fab0:	mov	r3, r1
   2fab4:	str	r3, [r0, r1, lsl #2]
   2fab8:	add	r1, r1, #1
   2fabc:	cmp	r1, r5
   2fac0:	bne	2fa78 <ftello64@plt+0x1e1ec>
   2fac4:	b	2fae0 <ftello64@plt+0x1e254>
   2fac8:	add	r2, r2, #1
   2facc:	sub	r3, r1, r2
   2fad0:	str	r3, [r0, r1, lsl #2]
   2fad4:	add	r1, r1, #1
   2fad8:	cmp	r1, r5
   2fadc:	bne	2fa78 <ftello64@plt+0x1e1ec>
   2fae0:	mov	r1, #0
   2fae4:	str	r1, [r8]
   2fae8:	ldrb	r3, [r7]
   2faec:	cmp	r3, #0
   2faf0:	beq	2fb84 <ftello64@plt+0x1e2f8>
   2faf4:	mov	r2, r7
   2faf8:	ldrb	r4, [r6, r1]
   2fafc:	uxtb	r3, r3
   2fb00:	cmp	r4, r3
   2fb04:	bne	2fb28 <ftello64@plt+0x1e29c>
   2fb08:	add	r1, r1, #1
   2fb0c:	cmp	r1, r5
   2fb10:	beq	2fb80 <ftello64@plt+0x1e2f4>
   2fb14:	add	r7, r7, #1
   2fb18:	ldrb	r3, [r7]
   2fb1c:	cmp	r3, #0
   2fb20:	bne	2faf8 <ftello64@plt+0x1e26c>
   2fb24:	b	2fb84 <ftello64@plt+0x1e2f8>
   2fb28:	cmp	r1, #0
   2fb2c:	beq	2fb4c <ftello64@plt+0x1e2c0>
   2fb30:	ldr	r3, [r0, r1, lsl #2]
   2fb34:	sub	r1, r1, r3
   2fb38:	add	r2, r2, r3
   2fb3c:	ldrb	r3, [r7]
   2fb40:	cmp	r3, #0
   2fb44:	bne	2faf8 <ftello64@plt+0x1e26c>
   2fb48:	b	2fb84 <ftello64@plt+0x1e2f8>
   2fb4c:	add	r7, r7, #1
   2fb50:	add	r2, r2, #1
   2fb54:	mov	r1, #0
   2fb58:	ldrb	r3, [r7]
   2fb5c:	cmp	r3, #0
   2fb60:	bne	2faf8 <ftello64@plt+0x1e26c>
   2fb64:	b	2fb84 <ftello64@plt+0x1e2f8>
   2fb68:	bl	30490 <ftello64@plt+0x1ec04>
   2fb6c:	cmp	r0, #0
   2fb70:	bne	2fa60 <ftello64@plt+0x1e1d4>
   2fb74:	mov	r0, r4
   2fb78:	sub	sp, fp, #24
   2fb7c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2fb80:	str	r2, [r8]
   2fb84:	bl	30500 <ftello64@plt+0x1ec74>
   2fb88:	mov	r4, #1
   2fb8c:	mov	r0, r4
   2fb90:	sub	sp, fp, #24
   2fb94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2fb98:	push	{r4, r5, r6, r7, fp, lr}
   2fb9c:	add	fp, sp, #16
   2fba0:	mov	r4, r0
   2fba4:	ldrb	r0, [r0, #12]
   2fba8:	cmp	r0, #0
   2fbac:	popne	{r4, r5, r6, r7, fp, pc}
   2fbb0:	ldrb	r0, [r4]
   2fbb4:	ldr	r6, [r4, #16]
   2fbb8:	cmp	r0, #0
   2fbbc:	beq	2fc24 <ftello64@plt+0x1e398>
   2fbc0:	add	r5, r4, #4
   2fbc4:	bl	11640 <__ctype_get_mb_cur_max@plt>
   2fbc8:	mov	r1, r0
   2fbcc:	mov	r0, r6
   2fbd0:	bl	303fc <ftello64@plt+0x1eb70>
   2fbd4:	add	r7, r4, #28
   2fbd8:	mov	r2, r0
   2fbdc:	mov	r1, r6
   2fbe0:	mov	r3, r5
   2fbe4:	mov	r0, r7
   2fbe8:	bl	2effc <ftello64@plt+0x1d770>
   2fbec:	cmn	r0, #2
   2fbf0:	str	r0, [r4, #20]
   2fbf4:	beq	2fcb0 <ftello64@plt+0x1e424>
   2fbf8:	cmp	r0, #0
   2fbfc:	beq	2fc64 <ftello64@plt+0x1e3d8>
   2fc00:	cmn	r0, #1
   2fc04:	bne	2fc88 <ftello64@plt+0x1e3fc>
   2fc08:	mov	r0, #0
   2fc0c:	strb	r0, [r4, #24]
   2fc10:	mov	r0, #1
   2fc14:	str	r0, [r4, #20]
   2fc18:	mov	r0, #1
   2fc1c:	strb	r0, [r4, #12]
   2fc20:	pop	{r4, r5, r6, r7, fp, pc}
   2fc24:	ldrb	r0, [r6]
   2fc28:	movw	r2, #7632	; 0x1dd0
   2fc2c:	movt	r2, #3
   2fc30:	ubfx	r1, r0, #5, #3
   2fc34:	ldr	r1, [r2, r1, lsl #2]
   2fc38:	and	r2, r0, #31
   2fc3c:	mov	r0, #1
   2fc40:	tst	r1, r0, lsl r2
   2fc44:	beq	2fcd0 <ftello64@plt+0x1e444>
   2fc48:	str	r0, [r4, #20]
   2fc4c:	ldrb	r1, [r6]
   2fc50:	strb	r0, [r4, #24]
   2fc54:	str	r1, [r4, #28]
   2fc58:	mov	r0, #1
   2fc5c:	strb	r0, [r4, #12]
   2fc60:	pop	{r4, r5, r6, r7, fp, pc}
   2fc64:	mov	r0, #1
   2fc68:	str	r0, [r4, #20]
   2fc6c:	ldr	r0, [r4, #16]
   2fc70:	ldrb	r0, [r0]
   2fc74:	cmp	r0, #0
   2fc78:	bne	2fcf0 <ftello64@plt+0x1e464>
   2fc7c:	ldr	r0, [r7]
   2fc80:	cmp	r0, #0
   2fc84:	bne	2fd10 <ftello64@plt+0x1e484>
   2fc88:	mov	r0, #1
   2fc8c:	strb	r0, [r4, #24]
   2fc90:	mov	r0, r5
   2fc94:	bl	115a4 <mbsinit@plt>
   2fc98:	cmp	r0, #0
   2fc9c:	movne	r0, #0
   2fca0:	strbne	r0, [r4]
   2fca4:	mov	r0, #1
   2fca8:	strb	r0, [r4, #12]
   2fcac:	pop	{r4, r5, r6, r7, fp, pc}
   2fcb0:	ldr	r0, [r4, #16]
   2fcb4:	bl	11718 <strlen@plt>
   2fcb8:	str	r0, [r4, #20]
   2fcbc:	mov	r0, #0
   2fcc0:	strb	r0, [r4, #24]
   2fcc4:	mov	r0, #1
   2fcc8:	strb	r0, [r4, #12]
   2fccc:	pop	{r4, r5, r6, r7, fp, pc}
   2fcd0:	add	r5, r4, #4
   2fcd4:	mov	r0, r5
   2fcd8:	bl	115a4 <mbsinit@plt>
   2fcdc:	cmp	r0, #0
   2fce0:	beq	2fd30 <ftello64@plt+0x1e4a4>
   2fce4:	mov	r0, #1
   2fce8:	strb	r0, [r4]
   2fcec:	b	2fbc4 <ftello64@plt+0x1e338>
   2fcf0:	movw	r0, #7518	; 0x1d5e
   2fcf4:	movw	r1, #7559	; 0x1d87
   2fcf8:	movw	r3, #7575	; 0x1d97
   2fcfc:	mov	r2, #171	; 0xab
   2fd00:	movt	r0, #3
   2fd04:	movt	r1, #3
   2fd08:	movt	r3, #3
   2fd0c:	bl	11880 <__assert_fail@plt>
   2fd10:	movw	r0, #7541	; 0x1d75
   2fd14:	movw	r1, #7559	; 0x1d87
   2fd18:	movw	r3, #7575	; 0x1d97
   2fd1c:	mov	r2, #172	; 0xac
   2fd20:	movt	r0, #3
   2fd24:	movt	r1, #3
   2fd28:	movt	r3, #3
   2fd2c:	bl	11880 <__assert_fail@plt>
   2fd30:	movw	r0, #7434	; 0x1d0a
   2fd34:	movw	r1, #7559	; 0x1d87
   2fd38:	movw	r3, #7575	; 0x1d97
   2fd3c:	mov	r2, #143	; 0x8f
   2fd40:	movt	r0, #3
   2fd44:	movt	r1, #3
   2fd48:	movt	r3, #3
   2fd4c:	bl	11880 <__assert_fail@plt>
   2fd50:	ldr	r2, [r0, #16]
   2fd54:	add	r1, r2, r1
   2fd58:	str	r1, [r0, #16]
   2fd5c:	bx	lr
   2fd60:	push	{r4, r5, r6, sl, fp, lr}
   2fd64:	add	fp, sp, #16
   2fd68:	mov	r5, r1
   2fd6c:	ldrb	r1, [r1]
   2fd70:	mov	r4, r0
   2fd74:	strb	r1, [r0], #4
   2fd78:	cmp	r1, #0
   2fd7c:	beq	2fd8c <ftello64@plt+0x1e500>
   2fd80:	ldmib	r5, {r1, r2}
   2fd84:	stm	r0, {r1, r2}
   2fd88:	b	2fd98 <ftello64@plt+0x1e50c>
   2fd8c:	mov	r1, #0
   2fd90:	str	r1, [r0]
   2fd94:	str	r1, [r0, #4]
   2fd98:	ldrb	r0, [r5, #12]
   2fd9c:	strb	r0, [r4, #12]
   2fda0:	add	r0, r5, #32
   2fda4:	ldr	r1, [r5, #16]
   2fda8:	cmp	r1, r0
   2fdac:	beq	2fdb8 <ftello64@plt+0x1e52c>
   2fdb0:	mov	r6, r1
   2fdb4:	b	2fdc8 <ftello64@plt+0x1e53c>
   2fdb8:	ldr	r2, [r5, #20]
   2fdbc:	add	r6, r4, #32
   2fdc0:	mov	r0, r6
   2fdc4:	bl	11580 <memcpy@plt>
   2fdc8:	str	r6, [r4, #16]
   2fdcc:	ldr	r0, [r5, #20]
   2fdd0:	str	r0, [r4, #20]
   2fdd4:	ldrb	r0, [r5, #24]
   2fdd8:	strb	r0, [r4, #24]
   2fddc:	cmp	r0, #0
   2fde0:	ldrne	r0, [r5, #28]
   2fde4:	strne	r0, [r4, #28]
   2fde8:	pop	{r4, r5, r6, sl, fp, pc}
   2fdec:	cmp	r2, #0
   2fdf0:	beq	2fe20 <ftello64@plt+0x1e594>
   2fdf4:	mvn	r3, #0
   2fdf8:	udiv	r3, r3, r2
   2fdfc:	cmp	r3, r1
   2fe00:	bcs	2fe20 <ftello64@plt+0x1e594>
   2fe04:	push	{fp, lr}
   2fe08:	mov	fp, sp
   2fe0c:	bl	11730 <__errno_location@plt>
   2fe10:	mov	r1, #12
   2fe14:	str	r1, [r0]
   2fe18:	mov	r0, #0
   2fe1c:	pop	{fp, pc}
   2fe20:	mul	r1, r2, r1
   2fe24:	b	2e9bc <ftello64@plt+0x1d130>
   2fe28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fe2c:	add	fp, sp, #28
   2fe30:	sub	sp, sp, #44	; 0x2c
   2fe34:	sub	sp, sp, #4096	; 0x1000
   2fe38:	str	r3, [sp, #16]
   2fe3c:	mov	r4, r1
   2fe40:	mov	r6, r0
   2fe44:	mov	r5, #0
   2fe48:	str	r2, [sp, #20]
   2fe4c:	mov	r0, r2
   2fe50:	mov	r1, #0
   2fe54:	mov	r2, #0
   2fe58:	mov	r3, #0
   2fe5c:	str	r5, [sp]
   2fe60:	bl	11508 <iconv@plt>
   2fe64:	cmp	r4, #0
   2fe68:	str	r6, [sp, #8]
   2fe6c:	str	r6, [sp, #36]	; 0x24
   2fe70:	str	r4, [sp, #32]
   2fe74:	str	r4, [sp, #12]
   2fe78:	beq	2fee8 <ftello64@plt+0x1e65c>
   2fe7c:	mov	r5, #0
   2fe80:	add	r4, sp, #40	; 0x28
   2fe84:	mov	r8, #4096	; 0x1000
   2fe88:	add	sl, sp, #24
   2fe8c:	add	r9, sp, #36	; 0x24
   2fe90:	add	r7, sp, #32
   2fe94:	add	r6, sp, #28
   2fe98:	ldr	r0, [sp, #20]
   2fe9c:	mov	r1, r9
   2fea0:	mov	r2, r7
   2fea4:	mov	r3, r6
   2fea8:	str	r4, [sp, #28]
   2feac:	str	r8, [sp, #24]
   2feb0:	str	sl, [sp]
   2feb4:	bl	11508 <iconv@plt>
   2feb8:	cmn	r0, #1
   2febc:	bne	2fed0 <ftello64@plt+0x1e644>
   2fec0:	bl	11730 <__errno_location@plt>
   2fec4:	ldr	r0, [r0]
   2fec8:	cmp	r0, #7
   2fecc:	bne	30008 <ftello64@plt+0x1e77c>
   2fed0:	ldr	r1, [sp, #28]
   2fed4:	sub	r0, r5, r4
   2fed8:	add	r5, r0, r1
   2fedc:	ldr	r0, [sp, #32]
   2fee0:	cmp	r0, #0
   2fee4:	bne	2fe98 <ftello64@plt+0x1e60c>
   2fee8:	mov	r0, #4096	; 0x1000
   2feec:	add	r6, sp, #40	; 0x28
   2fef0:	add	r3, sp, #28
   2fef4:	mov	r1, #0
   2fef8:	mov	r2, #0
   2fefc:	mov	r4, #0
   2ff00:	str	r0, [sp, #24]
   2ff04:	add	r0, sp, #24
   2ff08:	str	r6, [sp, #28]
   2ff0c:	str	r0, [sp]
   2ff10:	ldr	r0, [sp, #20]
   2ff14:	bl	11508 <iconv@plt>
   2ff18:	cmn	r0, #1
   2ff1c:	beq	2fff4 <ftello64@plt+0x1e768>
   2ff20:	ldr	r1, [sp, #28]
   2ff24:	sub	r0, r5, r6
   2ff28:	add	r5, r0, r1
   2ff2c:	mvn	r9, #0
   2ff30:	cmp	r4, #0
   2ff34:	bne	300c8 <ftello64@plt+0x1e83c>
   2ff38:	ldr	r1, [fp, #8]
   2ff3c:	cmp	r5, #0
   2ff40:	beq	30024 <ftello64@plt+0x1e798>
   2ff44:	ldr	r0, [sp, #16]
   2ff48:	ldr	r4, [r0]
   2ff4c:	cmp	r4, #0
   2ff50:	beq	2ff60 <ftello64@plt+0x1e6d4>
   2ff54:	ldr	r0, [r1]
   2ff58:	cmp	r0, r5
   2ff5c:	bcs	2ff74 <ftello64@plt+0x1e6e8>
   2ff60:	mov	r0, r5
   2ff64:	bl	2e98c <ftello64@plt+0x1d100>
   2ff68:	mov	r4, r0
   2ff6c:	cmp	r0, #0
   2ff70:	beq	30038 <ftello64@plt+0x1e7ac>
   2ff74:	mov	r0, #0
   2ff78:	mov	r1, #0
   2ff7c:	mov	r2, #0
   2ff80:	mov	r3, #0
   2ff84:	str	r0, [sp]
   2ff88:	ldr	r0, [sp, #20]
   2ff8c:	bl	11508 <iconv@plt>
   2ff90:	ldr	r0, [sp, #8]
   2ff94:	mov	sl, r4
   2ff98:	str	r4, [sp, #32]
   2ff9c:	str	r5, [sp, #28]
   2ffa0:	str	r0, [sp, #40]	; 0x28
   2ffa4:	ldr	r0, [sp, #12]
   2ffa8:	cmp	r0, #0
   2ffac:	str	r0, [sp, #36]	; 0x24
   2ffb0:	beq	30060 <ftello64@plt+0x1e7d4>
   2ffb4:	add	r8, sp, #28
   2ffb8:	add	r7, sp, #40	; 0x28
   2ffbc:	add	r6, sp, #36	; 0x24
   2ffc0:	add	r4, sp, #32
   2ffc4:	ldr	r0, [sp, #20]
   2ffc8:	mov	r1, r7
   2ffcc:	mov	r2, r6
   2ffd0:	mov	r3, r4
   2ffd4:	str	r8, [sp]
   2ffd8:	bl	11508 <iconv@plt>
   2ffdc:	cmn	r0, #1
   2ffe0:	beq	30050 <ftello64@plt+0x1e7c4>
   2ffe4:	ldr	r0, [sp, #36]	; 0x24
   2ffe8:	cmp	r0, #0
   2ffec:	bne	2ffc4 <ftello64@plt+0x1e738>
   2fff0:	b	30060 <ftello64@plt+0x1e7d4>
   2fff4:	mov	r4, #1
   2fff8:	mvn	r9, #0
   2fffc:	cmp	r4, #0
   30000:	bne	300c8 <ftello64@plt+0x1e83c>
   30004:	b	2ff38 <ftello64@plt+0x1e6ac>
   30008:	cmp	r0, #22
   3000c:	beq	2fee8 <ftello64@plt+0x1e65c>
   30010:	mov	r4, #1
   30014:	mvn	r9, #0
   30018:	cmp	r4, #0
   3001c:	bne	300c8 <ftello64@plt+0x1e83c>
   30020:	b	2ff38 <ftello64@plt+0x1e6ac>
   30024:	mov	r9, #0
   30028:	str	r9, [r1]
   3002c:	mov	r0, r9
   30030:	sub	sp, fp, #28
   30034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30038:	bl	11730 <__errno_location@plt>
   3003c:	mov	r1, #12
   30040:	str	r1, [r0]
   30044:	mov	r0, r9
   30048:	sub	sp, fp, #28
   3004c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30050:	bl	11730 <__errno_location@plt>
   30054:	ldr	r0, [r0]
   30058:	cmp	r0, #22
   3005c:	bne	300b0 <ftello64@plt+0x1e824>
   30060:	add	r0, sp, #28
   30064:	add	r3, sp, #32
   30068:	mov	r1, #0
   3006c:	mov	r2, #0
   30070:	str	r0, [sp]
   30074:	ldr	r0, [sp, #20]
   30078:	bl	11508 <iconv@plt>
   3007c:	cmn	r0, #1
   30080:	beq	300b0 <ftello64@plt+0x1e824>
   30084:	ldr	r0, [sp, #28]
   30088:	cmp	r0, #0
   3008c:	bne	300d4 <ftello64@plt+0x1e848>
   30090:	ldr	r0, [sp, #16]
   30094:	mov	r9, #0
   30098:	str	sl, [r0]
   3009c:	ldr	r0, [fp, #8]
   300a0:	str	r5, [r0]
   300a4:	mov	r0, r9
   300a8:	sub	sp, fp, #28
   300ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   300b0:	ldr	r0, [sp, #16]
   300b4:	ldr	r0, [r0]
   300b8:	cmp	sl, r0
   300bc:	beq	300c8 <ftello64@plt+0x1e83c>
   300c0:	mov	r0, sl
   300c4:	bl	15bb8 <ftello64@plt+0x432c>
   300c8:	mov	r0, r9
   300cc:	sub	sp, fp, #28
   300d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   300d4:	bl	11868 <abort@plt>
   300d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   300dc:	add	fp, sp, #28
   300e0:	sub	sp, sp, #20
   300e4:	mov	r8, r1
   300e8:	str	r0, [sp, #16]
   300ec:	bl	11718 <strlen@plt>
   300f0:	mov	r5, r0
   300f4:	cmp	r0, #4096	; 0x1000
   300f8:	str	r0, [sp, #12]
   300fc:	lslcc	r5, r0, #4
   30100:	add	r4, r5, #1
   30104:	mov	r0, r4
   30108:	bl	2e98c <ftello64@plt+0x1d100>
   3010c:	cmp	r0, #0
   30110:	beq	301c8 <ftello64@plt+0x1e93c>
   30114:	mov	r6, r0
   30118:	mov	r0, #0
   3011c:	mov	r1, #0
   30120:	mov	r2, #0
   30124:	mov	r3, #0
   30128:	str	r0, [sp]
   3012c:	mov	r0, r8
   30130:	bl	11508 <iconv@plt>
   30134:	stmib	sp, {r5, r6}
   30138:	add	r5, sp, #4
   3013c:	add	r1, sp, #16
   30140:	add	r2, sp, #12
   30144:	add	r3, sp, #8
   30148:	mov	r0, r8
   3014c:	str	r5, [sp]
   30150:	bl	11508 <iconv@plt>
   30154:	cmn	r0, #1
   30158:	beq	301e0 <ftello64@plt+0x1e954>
   3015c:	mov	r7, r6
   30160:	add	r3, sp, #8
   30164:	mov	r0, r8
   30168:	mov	r1, #0
   3016c:	mov	r2, #0
   30170:	str	r5, [sp]
   30174:	bl	11508 <iconv@plt>
   30178:	cmn	r0, #1
   3017c:	beq	30260 <ftello64@plt+0x1e9d4>
   30180:	mov	r5, r7
   30184:	ldr	r0, [sp, #8]
   30188:	add	r1, r0, #1
   3018c:	str	r1, [sp, #8]
   30190:	mov	r1, #0
   30194:	strb	r1, [r0]
   30198:	ldr	r0, [sp, #8]
   3019c:	sub	r1, r0, r5
   301a0:	cmp	r1, r4
   301a4:	movcs	r0, r5
   301a8:	subcs	sp, fp, #28
   301ac:	popcs	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   301b0:	mov	r0, r5
   301b4:	bl	2e9bc <ftello64@plt+0x1d130>
   301b8:	cmp	r0, #0
   301bc:	moveq	r0, r5
   301c0:	sub	sp, fp, #28
   301c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   301c8:	bl	11730 <__errno_location@plt>
   301cc:	mov	r1, #12
   301d0:	str	r1, [r0]
   301d4:	mov	r0, #0
   301d8:	sub	sp, fp, #28
   301dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   301e0:	bl	11730 <__errno_location@plt>
   301e4:	mov	r9, r0
   301e8:	ldr	r0, [r9]
   301ec:	cmp	r0, #7
   301f0:	bne	30310 <ftello64@plt+0x1ea84>
   301f4:	cmp	r4, r4, lsl #1
   301f8:	bcs	302e4 <ftello64@plt+0x1ea58>
   301fc:	ldr	sl, [sp, #8]
   30200:	lsl	r4, r4, #1
   30204:	mov	r0, r6
   30208:	mov	r1, r4
   3020c:	bl	2e9bc <ftello64@plt+0x1d130>
   30210:	cmp	r0, #0
   30214:	beq	302e4 <ftello64@plt+0x1ea58>
   30218:	mov	r7, r0
   3021c:	sub	r0, sl, r6
   30220:	add	r5, sp, #4
   30224:	add	r2, sp, #12
   30228:	add	r3, sp, #8
   3022c:	add	r1, r7, r0
   30230:	mvn	r0, r0
   30234:	str	r5, [sp]
   30238:	add	r0, r4, r0
   3023c:	str	r1, [sp, #8]
   30240:	add	r1, sp, #16
   30244:	str	r0, [sp, #4]
   30248:	mov	r0, r8
   3024c:	bl	11508 <iconv@plt>
   30250:	cmn	r0, #1
   30254:	mov	r6, r7
   30258:	beq	301e8 <ftello64@plt+0x1e95c>
   3025c:	b	30160 <ftello64@plt+0x1e8d4>
   30260:	bl	11730 <__errno_location@plt>
   30264:	mov	r6, r0
   30268:	add	r9, sp, #8
   3026c:	ldr	r0, [r6]
   30270:	cmp	r0, #7
   30274:	bne	302f8 <ftello64@plt+0x1ea6c>
   30278:	cmp	r4, r4, lsl #1
   3027c:	bcs	302f0 <ftello64@plt+0x1ea64>
   30280:	ldr	sl, [sp, #8]
   30284:	lsl	r4, r4, #1
   30288:	mov	r0, r7
   3028c:	mov	r1, r4
   30290:	bl	2e9bc <ftello64@plt+0x1d130>
   30294:	cmp	r0, #0
   30298:	beq	302f0 <ftello64@plt+0x1ea64>
   3029c:	mov	r5, r0
   302a0:	sub	r0, sl, r7
   302a4:	mov	r2, #0
   302a8:	mov	r3, r9
   302ac:	add	r1, r5, r0
   302b0:	mvn	r0, r0
   302b4:	add	r0, r4, r0
   302b8:	str	r1, [sp, #8]
   302bc:	mov	r1, #0
   302c0:	str	r0, [sp, #4]
   302c4:	add	r0, sp, #4
   302c8:	str	r0, [sp]
   302cc:	mov	r0, r8
   302d0:	bl	11508 <iconv@plt>
   302d4:	cmn	r0, #1
   302d8:	mov	r7, r5
   302dc:	beq	3026c <ftello64@plt+0x1e9e0>
   302e0:	b	30184 <ftello64@plt+0x1e8f8>
   302e4:	mov	r0, #12
   302e8:	str	r0, [r9]
   302ec:	b	302fc <ftello64@plt+0x1ea70>
   302f0:	mov	r0, #12
   302f4:	str	r0, [r6]
   302f8:	mov	r6, r7
   302fc:	mov	r0, r6
   30300:	bl	15bb8 <ftello64@plt+0x432c>
   30304:	mov	r0, #0
   30308:	sub	sp, fp, #28
   3030c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30310:	cmp	r0, #22
   30314:	beq	3015c <ftello64@plt+0x1e8d0>
   30318:	b	302fc <ftello64@plt+0x1ea70>
   3031c:	push	{r4, r5, r6, r7, fp, lr}
   30320:	add	fp, sp, #16
   30324:	mov	r5, r0
   30328:	ldrb	r0, [r0]
   3032c:	cmp	r0, #0
   30330:	beq	303a8 <ftello64@plt+0x1eb1c>
   30334:	mov	r4, r1
   30338:	mov	r0, r1
   3033c:	mov	r1, r2
   30340:	mov	r6, r2
   30344:	bl	2ea10 <ftello64@plt+0x1d184>
   30348:	cmp	r0, #0
   3034c:	beq	303a8 <ftello64@plt+0x1eb1c>
   30350:	mov	r0, r6
   30354:	mov	r1, r4
   30358:	bl	11694 <iconv_open@plt>
   3035c:	mov	r4, #0
   30360:	cmn	r0, #1
   30364:	beq	303bc <ftello64@plt+0x1eb30>
   30368:	mov	r6, r0
   3036c:	mov	r0, r5
   30370:	mov	r1, r6
   30374:	bl	300d8 <ftello64@plt+0x1e84c>
   30378:	cmp	r0, #0
   3037c:	beq	303dc <ftello64@plt+0x1eb50>
   30380:	mov	r5, r0
   30384:	mov	r0, r6
   30388:	bl	114f0 <iconv_close@plt>
   3038c:	cmn	r0, #1
   30390:	movgt	r0, r5
   30394:	popgt	{r4, r5, r6, r7, fp, pc}
   30398:	mov	r0, r5
   3039c:	bl	15bb8 <ftello64@plt+0x432c>
   303a0:	mov	r0, r4
   303a4:	pop	{r4, r5, r6, r7, fp, pc}
   303a8:	mov	r0, r5
   303ac:	bl	115d4 <strdup@plt>
   303b0:	mov	r4, r0
   303b4:	cmp	r0, #0
   303b8:	beq	303c4 <ftello64@plt+0x1eb38>
   303bc:	mov	r0, r4
   303c0:	pop	{r4, r5, r6, r7, fp, pc}
   303c4:	bl	11730 <__errno_location@plt>
   303c8:	mov	r1, #12
   303cc:	mov	r4, #0
   303d0:	str	r1, [r0]
   303d4:	mov	r0, r4
   303d8:	pop	{r4, r5, r6, r7, fp, pc}
   303dc:	bl	11730 <__errno_location@plt>
   303e0:	ldr	r7, [r0]
   303e4:	mov	r5, r0
   303e8:	mov	r0, r6
   303ec:	bl	114f0 <iconv_close@plt>
   303f0:	mov	r0, r4
   303f4:	str	r7, [r5]
   303f8:	pop	{r4, r5, r6, r7, fp, pc}
   303fc:	push	{r4, r5, fp, lr}
   30400:	add	fp, sp, #8
   30404:	mov	r4, r1
   30408:	mov	r1, #0
   3040c:	mov	r5, r0
   30410:	mov	r2, r4
   30414:	bl	117a8 <memchr@plt>
   30418:	rsb	r1, r5, #1
   3041c:	cmp	r0, #0
   30420:	addne	r4, r1, r0
   30424:	mov	r0, r4
   30428:	pop	{r4, r5, fp, pc}
   3042c:	push	{r4, sl, fp, lr}
   30430:	add	fp, sp, #8
   30434:	sub	sp, sp, #264	; 0x108
   30438:	add	r1, sp, #7
   3043c:	movw	r2, #257	; 0x101
   30440:	bl	3068c <ftello64@plt+0x1ee00>
   30444:	mov	r4, #0
   30448:	cmp	r0, #0
   3044c:	bne	30484 <ftello64@plt+0x1ebf8>
   30450:	movw	r1, #7623	; 0x1dc7
   30454:	add	r0, sp, #7
   30458:	movt	r1, #3
   3045c:	bl	11514 <strcmp@plt>
   30460:	cmp	r0, #0
   30464:	beq	30484 <ftello64@plt+0x1ebf8>
   30468:	movw	r1, #7625	; 0x1dc9
   3046c:	add	r0, sp, #7
   30470:	movt	r1, #3
   30474:	bl	11514 <strcmp@plt>
   30478:	mov	r4, r0
   3047c:	cmp	r0, #0
   30480:	movwne	r4, #1
   30484:	mov	r0, r4
   30488:	sub	sp, fp, #8
   3048c:	pop	{r4, sl, fp, pc}
   30490:	push	{r4, sl, fp, lr}
   30494:	add	fp, sp, #8
   30498:	mov	r4, #0
   3049c:	adds	r0, r0, #16
   304a0:	adc	r1, r4, #0
   304a4:	rsb	r2, r1, #0
   304a8:	eors	r2, r2, r1
   304ac:	movwne	r2, #1
   304b0:	cmp	r0, #0
   304b4:	blt	304d4 <ftello64@plt+0x1ec48>
   304b8:	cmp	r2, #0
   304bc:	asreq	r2, r0, #31
   304c0:	eoreq	r3, r0, r0
   304c4:	andeq	r2, r2, #1
   304c8:	eoreq	r1, r1, r2
   304cc:	orrseq	r1, r3, r1
   304d0:	beq	304dc <ftello64@plt+0x1ec50>
   304d4:	mov	r0, r4
   304d8:	pop	{r4, sl, fp, pc}
   304dc:	bl	11688 <malloc@plt>
   304e0:	cmp	r0, #0
   304e4:	addne	r4, r0, #8
   304e8:	movne	r1, #8
   304ec:	bfine	r4, r1, #0, #4
   304f0:	subne	r0, r4, r0
   304f4:	strbne	r0, [r4, #-1]
   304f8:	mov	r0, r4
   304fc:	pop	{r4, sl, fp, pc}
   30500:	tst	r0, #7
   30504:	bne	3051c <ftello64@plt+0x1ec90>
   30508:	tst	r0, #8
   3050c:	bxeq	lr
   30510:	ldrb	r1, [r0, #-1]
   30514:	sub	r0, r0, r1
   30518:	b	15bb8 <ftello64@plt+0x432c>
   3051c:	push	{fp, lr}
   30520:	mov	fp, sp
   30524:	bl	11868 <abort@plt>
   30528:	push	{r4, sl, fp, lr}
   3052c:	add	fp, sp, #8
   30530:	mov	r4, r0
   30534:	bl	11538 <wcwidth@plt>
   30538:	cmn	r0, #1
   3053c:	popgt	{r4, sl, fp, pc}
   30540:	mov	r0, r4
   30544:	bl	11604 <iswcntrl@plt>
   30548:	clz	r0, r0
   3054c:	lsr	r0, r0, #5
   30550:	pop	{r4, sl, fp, pc}
   30554:	push	{r4, r5, r6, sl, fp, lr}
   30558:	add	fp, sp, #16
   3055c:	mov	r4, r0
   30560:	mov	r0, r1
   30564:	mov	r5, r1
   30568:	ldr	r1, [r0], #16
   3056c:	cmp	r1, r0
   30570:	beq	3057c <ftello64@plt+0x1ecf0>
   30574:	mov	r6, r1
   30578:	b	3058c <ftello64@plt+0x1ed00>
   3057c:	ldr	r2, [r5, #4]
   30580:	add	r6, r4, #16
   30584:	mov	r0, r6
   30588:	bl	11580 <memcpy@plt>
   3058c:	str	r6, [r4]
   30590:	ldr	r0, [r5, #4]
   30594:	str	r0, [r4, #4]
   30598:	ldrb	r0, [r5, #8]
   3059c:	strb	r0, [r4, #8]
   305a0:	cmp	r0, #0
   305a4:	ldrne	r0, [r5, #12]
   305a8:	strne	r0, [r4, #12]
   305ac:	pop	{r4, r5, r6, sl, fp, pc}
   305b0:	movw	r2, #7632	; 0x1dd0
   305b4:	ubfx	r1, r0, #5, #3
   305b8:	and	r0, r0, #31
   305bc:	movt	r2, #3
   305c0:	ldr	r1, [r2, r1, lsl #2]
   305c4:	mov	r2, #1
   305c8:	and	r0, r1, r2, lsl r0
   305cc:	cmp	r0, #0
   305d0:	movwne	r0, #1
   305d4:	bx	lr
   305d8:	push	{r4, r5, r6, sl, fp, lr}
   305dc:	add	fp, sp, #16
   305e0:	sub	sp, sp, #56	; 0x38
   305e4:	mov	r5, r0
   305e8:	bl	11640 <__ctype_get_mb_cur_max@plt>
   305ec:	cmp	r0, #2
   305f0:	bcc	3067c <ftello64@plt+0x1edf0>
   305f4:	mov	r4, #0
   305f8:	mov	r0, sp
   305fc:	str	r4, [sp, #8]
   30600:	str	r4, [sp, #4]
   30604:	strb	r4, [sp]
   30608:	str	r5, [sp, #16]
   3060c:	strb	r4, [sp, #12]
   30610:	bl	2fb98 <ftello64@plt+0x1e30c>
   30614:	ldrb	r0, [sp, #24]
   30618:	cmp	r0, #0
   3061c:	beq	3062c <ftello64@plt+0x1eda0>
   30620:	ldr	r0, [sp, #28]
   30624:	cmp	r0, #0
   30628:	beq	30670 <ftello64@plt+0x1ede4>
   3062c:	mov	r6, #0
   30630:	mov	r5, sp
   30634:	mov	r4, #0
   30638:	strb	r6, [sp, #12]
   3063c:	ldr	r0, [sp, #16]
   30640:	ldr	r1, [sp, #20]
   30644:	add	r0, r0, r1
   30648:	str	r0, [sp, #16]
   3064c:	mov	r0, r5
   30650:	bl	2fb98 <ftello64@plt+0x1e30c>
   30654:	ldrb	r1, [sp, #24]
   30658:	ldr	r0, [sp, #28]
   3065c:	add	r4, r4, #1
   30660:	cmp	r1, #0
   30664:	beq	30638 <ftello64@plt+0x1edac>
   30668:	cmp	r0, #0
   3066c:	bne	30638 <ftello64@plt+0x1edac>
   30670:	mov	r0, r4
   30674:	sub	sp, fp, #16
   30678:	pop	{r4, r5, r6, sl, fp, pc}
   3067c:	mov	r0, r5
   30680:	sub	sp, fp, #16
   30684:	pop	{r4, r5, r6, sl, fp, lr}
   30688:	b	11718 <strlen@plt>
   3068c:	push	{r4, r5, r6, r7, fp, lr}
   30690:	add	fp, sp, #16
   30694:	mov	r4, r1
   30698:	mov	r1, #0
   3069c:	mov	r6, r2
   306a0:	bl	117e4 <setlocale@plt>
   306a4:	cmp	r0, #0
   306a8:	beq	306d8 <ftello64@plt+0x1ee4c>
   306ac:	mov	r7, r0
   306b0:	bl	11718 <strlen@plt>
   306b4:	cmp	r0, r6
   306b8:	bcs	306f8 <ftello64@plt+0x1ee6c>
   306bc:	add	r2, r0, #1
   306c0:	mov	r0, r4
   306c4:	mov	r1, r7
   306c8:	bl	11580 <memcpy@plt>
   306cc:	mov	r5, #0
   306d0:	mov	r0, r5
   306d4:	pop	{r4, r5, r6, r7, fp, pc}
   306d8:	cmp	r6, #0
   306dc:	mov	r5, #22
   306e0:	movne	r0, #0
   306e4:	strbne	r0, [r4]
   306e8:	movne	r0, r5
   306ec:	popne	{r4, r5, r6, r7, fp, pc}
   306f0:	mov	r0, r5
   306f4:	pop	{r4, r5, r6, r7, fp, pc}
   306f8:	mov	r5, #34	; 0x22
   306fc:	cmp	r6, #0
   30700:	beq	30720 <ftello64@plt+0x1ee94>
   30704:	sub	r6, r6, #1
   30708:	mov	r0, r4
   3070c:	mov	r1, r7
   30710:	mov	r2, r6
   30714:	bl	11580 <memcpy@plt>
   30718:	mov	r0, #0
   3071c:	strb	r0, [r4, r6]
   30720:	mov	r0, r5
   30724:	pop	{r4, r5, r6, r7, fp, pc}
   30728:	mov	r1, #0
   3072c:	b	117e4 <setlocale@plt>
   30730:	cmp	r3, #0
   30734:	cmpeq	r2, #0
   30738:	bne	3075c <ftello64@plt+0x1eed0>
   3073c:	cmp	r1, #0
   30740:	movlt	r1, #-2147483648	; 0x80000000
   30744:	movlt	r0, #0
   30748:	blt	30758 <ftello64@plt+0x1eecc>
   3074c:	cmpeq	r0, #0
   30750:	mvnne	r1, #-2147483648	; 0x80000000
   30754:	mvnne	r0, #0
   30758:	b	30840 <ftello64@plt+0x1efb4>
   3075c:	sub	sp, sp, #8
   30760:	push	{sp, lr}
   30764:	cmp	r1, #0
   30768:	blt	30788 <ftello64@plt+0x1eefc>
   3076c:	cmp	r3, #0
   30770:	blt	307bc <ftello64@plt+0x1ef30>
   30774:	bl	30850 <ftello64@plt+0x1efc4>
   30778:	ldr	lr, [sp, #4]
   3077c:	add	sp, sp, #8
   30780:	pop	{r2, r3}
   30784:	bx	lr
   30788:	rsbs	r0, r0, #0
   3078c:	sbc	r1, r1, r1, lsl #1
   30790:	cmp	r3, #0
   30794:	blt	307e0 <ftello64@plt+0x1ef54>
   30798:	bl	30850 <ftello64@plt+0x1efc4>
   3079c:	ldr	lr, [sp, #4]
   307a0:	add	sp, sp, #8
   307a4:	pop	{r2, r3}
   307a8:	rsbs	r0, r0, #0
   307ac:	sbc	r1, r1, r1, lsl #1
   307b0:	rsbs	r2, r2, #0
   307b4:	sbc	r3, r3, r3, lsl #1
   307b8:	bx	lr
   307bc:	rsbs	r2, r2, #0
   307c0:	sbc	r3, r3, r3, lsl #1
   307c4:	bl	30850 <ftello64@plt+0x1efc4>
   307c8:	ldr	lr, [sp, #4]
   307cc:	add	sp, sp, #8
   307d0:	pop	{r2, r3}
   307d4:	rsbs	r0, r0, #0
   307d8:	sbc	r1, r1, r1, lsl #1
   307dc:	bx	lr
   307e0:	rsbs	r2, r2, #0
   307e4:	sbc	r3, r3, r3, lsl #1
   307e8:	bl	30850 <ftello64@plt+0x1efc4>
   307ec:	ldr	lr, [sp, #4]
   307f0:	add	sp, sp, #8
   307f4:	pop	{r2, r3}
   307f8:	rsbs	r2, r2, #0
   307fc:	sbc	r3, r3, r3, lsl #1
   30800:	bx	lr
   30804:	cmp	r3, #0
   30808:	cmpeq	r2, #0
   3080c:	bne	30824 <ftello64@plt+0x1ef98>
   30810:	cmp	r1, #0
   30814:	cmpeq	r0, #0
   30818:	mvnne	r1, #0
   3081c:	mvnne	r0, #0
   30820:	b	30840 <ftello64@plt+0x1efb4>
   30824:	sub	sp, sp, #8
   30828:	push	{sp, lr}
   3082c:	bl	30850 <ftello64@plt+0x1efc4>
   30830:	ldr	lr, [sp, #4]
   30834:	add	sp, sp, #8
   30838:	pop	{r2, r3}
   3083c:	bx	lr
   30840:	push	{r1, lr}
   30844:	mov	r0, #8
   30848:	bl	114d8 <raise@plt>
   3084c:	pop	{r1, pc}
   30850:	cmp	r1, r3
   30854:	cmpeq	r0, r2
   30858:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3085c:	mov	r4, r0
   30860:	movcc	r0, #0
   30864:	mov	r5, r1
   30868:	ldr	lr, [sp, #36]	; 0x24
   3086c:	movcc	r1, r0
   30870:	bcc	3096c <ftello64@plt+0x1f0e0>
   30874:	cmp	r3, #0
   30878:	clzeq	ip, r2
   3087c:	clzne	ip, r3
   30880:	addeq	ip, ip, #32
   30884:	cmp	r5, #0
   30888:	clzeq	r1, r4
   3088c:	addeq	r1, r1, #32
   30890:	clzne	r1, r5
   30894:	sub	ip, ip, r1
   30898:	sub	sl, ip, #32
   3089c:	lsl	r9, r3, ip
   308a0:	rsb	fp, ip, #32
   308a4:	orr	r9, r9, r2, lsl sl
   308a8:	orr	r9, r9, r2, lsr fp
   308ac:	lsl	r8, r2, ip
   308b0:	cmp	r5, r9
   308b4:	cmpeq	r4, r8
   308b8:	movcc	r0, #0
   308bc:	movcc	r1, r0
   308c0:	bcc	308dc <ftello64@plt+0x1f050>
   308c4:	mov	r0, #1
   308c8:	subs	r4, r4, r8
   308cc:	lsl	r1, r0, sl
   308d0:	orr	r1, r1, r0, lsr fp
   308d4:	lsl	r0, r0, ip
   308d8:	sbc	r5, r5, r9
   308dc:	cmp	ip, #0
   308e0:	beq	3096c <ftello64@plt+0x1f0e0>
   308e4:	lsr	r6, r8, #1
   308e8:	orr	r6, r6, r9, lsl #31
   308ec:	lsr	r7, r9, #1
   308f0:	mov	r2, ip
   308f4:	b	30918 <ftello64@plt+0x1f08c>
   308f8:	subs	r3, r4, r6
   308fc:	sbc	r8, r5, r7
   30900:	adds	r3, r3, r3
   30904:	adc	r8, r8, r8
   30908:	adds	r4, r3, #1
   3090c:	adc	r5, r8, #0
   30910:	subs	r2, r2, #1
   30914:	beq	30934 <ftello64@plt+0x1f0a8>
   30918:	cmp	r5, r7
   3091c:	cmpeq	r4, r6
   30920:	bcs	308f8 <ftello64@plt+0x1f06c>
   30924:	adds	r4, r4, r4
   30928:	adc	r5, r5, r5
   3092c:	subs	r2, r2, #1
   30930:	bne	30918 <ftello64@plt+0x1f08c>
   30934:	lsr	r3, r4, ip
   30938:	orr	r3, r3, r5, lsl fp
   3093c:	lsr	r2, r5, ip
   30940:	orr	r3, r3, r5, lsr sl
   30944:	adds	r0, r0, r4
   30948:	mov	r4, r3
   3094c:	lsl	r3, r2, ip
   30950:	orr	r3, r3, r4, lsl sl
   30954:	lsl	ip, r4, ip
   30958:	orr	r3, r3, r4, lsr fp
   3095c:	adc	r1, r1, r5
   30960:	subs	r0, r0, ip
   30964:	mov	r5, r2
   30968:	sbc	r1, r1, r3
   3096c:	cmp	lr, #0
   30970:	strdne	r4, [lr]
   30974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30978:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3097c:	mov	r7, r0
   30980:	ldr	r6, [pc, #72]	; 309d0 <ftello64@plt+0x1f144>
   30984:	ldr	r5, [pc, #72]	; 309d4 <ftello64@plt+0x1f148>
   30988:	add	r6, pc, r6
   3098c:	add	r5, pc, r5
   30990:	sub	r6, r6, r5
   30994:	mov	r8, r1
   30998:	mov	r9, r2
   3099c:	bl	11488 <pthread_mutex_unlock@plt-0x20>
   309a0:	asrs	r6, r6, #2
   309a4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   309a8:	mov	r4, #0
   309ac:	add	r4, r4, #1
   309b0:	ldr	r3, [r5], #4
   309b4:	mov	r2, r9
   309b8:	mov	r1, r8
   309bc:	mov	r0, r7
   309c0:	blx	r3
   309c4:	cmp	r6, r4
   309c8:	bne	309ac <ftello64@plt+0x1f120>
   309cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   309d0:	andeq	r1, r1, ip, ror r5
   309d4:	andeq	r1, r1, r4, ror r5
   309d8:	bx	lr
   309dc:	ldr	r3, [pc, #12]	; 309f0 <ftello64@plt+0x1f164>
   309e0:	mov	r1, #0
   309e4:	add	r3, pc, r3
   309e8:	ldr	r2, [r3]
   309ec:	b	11754 <__cxa_atexit@plt>
   309f0:	andeq	r1, r1, r8, ror r7

Disassembly of section .fini:

000309f4 <.fini>:
   309f4:	push	{r3, lr}
   309f8:	pop	{r3, pc}
