/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz -o objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib -o objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/mergeLib.pl asap7_merged  ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib  ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib > objects/asap7/riscv_v_decode/base/lib/merged.lib
mkdir -p results/asap7/riscv_v_decode/base/
echo 5000.0 > results/asap7/riscv_v_decode/base/clock_period.txt
mkdir -p ./results/asap7/riscv_v_decode/base ./logs/asap7/riscv_v_decode/base ./reports/asap7/riscv_v_decode/base ./objects/asap7/riscv_v_decode/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_decode/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_decode/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf_ctrl'.
64.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
64.5. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr_ctrl'.
64.6. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_ctrl'.
64.7. Analyzing design hierarchy..
64.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A4EAF_A7C6B'.
64.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EE621_F935D'.
64.10. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.11. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300C0'.
64.12. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EA379'.
64.13. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_1F582_5645A'.
64.14. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C3F9D_39151'.
64.15. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A8A75'.
64.16. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_7EB58'.
64.17. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300B3_9090A'.
64.18. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.19. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.20. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.21. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.22. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.23. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_63257_B3D37'.
64.24. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_96DA9_C2B4E'.
64.25. Analyzing design hierarchy..
64.26. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_ctrl because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_rf\RD_ASYNC=1'1\REG_INPUTS=1'0\USE_BYPASS=1'1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 20 unique messages, 20 total
End of script. Logfile hash: a41f3b3fc6, CPU: user 0.67s system 0.03s, MEM: 83.00 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 70% 6x read_liberty (0 sec), 18% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.77[h:]min:sec. CPU time: user 0.73 sys 0.03 (99%). Peak memory: 84992KB.
mkdir -p ./results/asap7/riscv_v_decode/base ./logs/asap7/riscv_v_decode/base ./reports/asap7/riscv_v_decode/base
(export VERILOG_FILES=./results/asap7/riscv_v_decode/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_decode/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12928KB.
mkdir -p ./results/asap7/riscv_v_decode/base ./logs/asap7/riscv_v_decode/base ./reports/asap7/riscv_v_decode/base ./objects/asap7/riscv_v_decode/base
(export VERILOG_FILES=./results/asap7/riscv_v_decode/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_decode/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_decode/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_decode/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_decode -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Warning: Async reset value `\rst_val' is not constant!
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
Warning: Wire riscv_v_decode.\vlenb_exe [6] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [5] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [4] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [3] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [0] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [0] is used but has no driver.
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Rerunning OPT passes. (Maybe there is more to do..)
8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.12. Executing OPT_MERGE pass (detect identical cells).
8.9.13. Executing OPT_DFF pass (perform DFF optimizations).
8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.15. Executing OPT_EXPR pass (perform const folding).
8.9.16. Rerunning OPT passes. (Maybe there is more to do..)
8.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.19. Executing OPT_MERGE pass (detect identical cells).
8.9.20. Executing OPT_DFF pass (perform DFF optimizations).
8.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.22. Executing OPT_EXPR pass (perform const folding).
8.9.23. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Rerunning OPT passes. (Removed registers in this run.)
9.1.6. Executing OPT_EXPR pass (perform const folding).
9.1.7. Executing OPT_MERGE pass (detect identical cells).
9.1.8. Executing OPT_DFF pass (perform DFF optimizations).
9.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.10. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.4.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.104. Executing OPT_EXPR pass (perform const folding).
9.4.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.111. Executing OPT_EXPR pass (perform const folding).
9.4.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.118. Executing OPT_EXPR pass (perform const folding).
9.4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.125. Executing OPT_EXPR pass (perform const folding).
9.4.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.132. Executing OPT_EXPR pass (perform const folding).
9.4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.139. Executing OPT_EXPR pass (perform const folding).
9.4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.146. Executing OPT_EXPR pass (perform const folding).
9.4.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.153. Executing OPT_EXPR pass (perform const folding).
9.4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.160. Executing OPT_EXPR pass (perform const folding).
9.4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.167. Executing OPT_EXPR pass (perform const folding).
9.4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.174. Executing OPT_EXPR pass (perform const folding).
9.4.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.181. Executing OPT_EXPR pass (perform const folding).
9.4.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.188. Executing OPT_EXPR pass (perform const folding).
9.4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.195. Executing OPT_EXPR pass (perform const folding).
9.4.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.202. Executing OPT_EXPR pass (perform const folding).
9.4.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.204. Executing OPT_EXPR pass (perform const folding).
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
11.2. Continuing TECHMAP pass.
12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
12.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
13. Executing OPT pass (performing simple optimizations).
13.1. Executing OPT_EXPR pass (perform const folding).
13.2. Executing OPT_MERGE pass (detect identical cells).
13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
13.5. Executing OPT_MERGE pass (detect identical cells).
13.6. Executing OPT_DFF pass (perform DFF optimizations).
13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
13.8. Executing OPT_EXPR pass (perform const folding).
13.9. Rerunning OPT passes. (Maybe there is more to do..)
13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
13.12. Executing OPT_MERGE pass (detect identical cells).
13.13. Executing OPT_DFF pass (perform DFF optimizations).
13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
13.15. Executing OPT_EXPR pass (perform const folding).
13.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_decode/base/lib/merged.lib -constr ./objects/asap7/riscv_v_decode/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
14. Executing ABC pass (technology mapping using ABC).
14.1. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
14.1.1. Executing ABC.
14.1.2. Re-integrating ABC results.
15. Executing SETUNDEF pass (replace undef values with defined constants).
16. Executing SPLITNETS pass (splitting up multi-bit signals).
17. Executing OPT_CLEAN pass (remove unused cells and wires).
18. Executing HILOMAP pass (mapping to constant drivers).
19. Executing INSBUF pass (insert buffer cells for connected wires).
20. Executing CHECK pass (checking for obvious problems).
21. Printing statistics.
22. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_decode/constraint.sdc ./results/asap7/riscv_v_decode/base/1_synth.sdc
Warnings: 11 unique messages, 34 total
End of script. Logfile hash: e15fb4b27f, CPU: user 427.17s system 14.68s, MEM: 20066.02 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 33% 109x opt_expr (160 sec), 14% 24x opt_clean (67 sec), ...
Elapsed time: 7:54.05[h:]min:sec. CPU time: user 458.24 sys 15.77 (99%). Peak memory: 20547608KB.
mkdir -p ./results/asap7/riscv_v_decode/base ./logs/asap7/riscv_v_decode/base ./reports/asap7/riscv_v_decode/base
cp ./results/asap7/riscv_v_decode/base/1_1_yosys.v ./results/asap7/riscv_v_decode/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/asap7/riscv_v_decode/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 11 unconstrained endpoints.
number instances in verilog is 50706
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 5339 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 5099 u^2 6% utilization.
Elapsed time: 0:32.14[h:]min:sec. CPU time: user 31.94 sys 0.20 (99%). Peak memory: 480748KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.63[h:]min:sec. CPU time: user 1.50 sys 0.12 (100%). Peak memory: 288740KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_decode/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_decode/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.16[h:]min:sec. CPU time: user 0.11 sys 0.04 (100%). Peak memory: 100708KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:01.65[h:]min:sec. CPU time: user 1.52 sys 0.12 (99%). Peak memory: 283496KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.59[h:]min:sec. CPU time: user 1.47 sys 0.12 (100%). Peak memory: 258792KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.71[h:]min:sec. CPU time: user 3.56 sys 0.14 (100%). Peak memory: 312196KB.
cp ./results/asap7/riscv_v_decode/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_decode/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             54259
[INFO GPL-0007] NumPlaceInstances:        45367
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  45654
[INFO GPL-0011] NumPins:                 166083
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        5098.947 um^2
[INFO GPL-0019] Util:                     5.688 %
[INFO GPL-0020] StdInstsArea:          5098.947 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    844146
[INFO GPL-0032] FillerInit:NumGNets:      45654
[INFO GPL-0033] FillerInit:NumGPins:     166083
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.112 um^2
[INFO GPL-0025] IdealBinArea:             0.112 um^2
[INFO GPL-0026] IdealBinCnt:             799880
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             54259
[INFO GPL-0007] NumPlaceInstances:        45367
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  45654
[INFO GPL-0011] NumPins:                 164914
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        5098.947 um^2
[INFO GPL-0019] Util:                     5.688 %
[INFO GPL-0020] StdInstsArea:          5098.947 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    453226
[INFO GPL-0032] FillerInit:NumGNets:      45654
[INFO GPL-0033] FillerInit:NumGPins:     164914
[INFO GPL-0023] TargetDensity:            0.538
[INFO GPL-0024] AvrgPlaceInstArea:        0.112 um^2
[INFO GPL-0025] IdealBinArea:             0.209 um^2
[INFO GPL-0026] IdealBinCnt:             430688
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.997 HPWL: 27219979
[NesterovSolve] Iter:   10 overflow: 0.998 HPWL: 7493803
[NesterovSolve] Iter:   20 overflow: 0.998 HPWL: 6876570
[NesterovSolve] Iter:   30 overflow: 0.998 HPWL: 6803685
[NesterovSolve] Iter:   40 overflow: 0.998 HPWL: 6775145
[NesterovSolve] Iter:   50 overflow: 0.998 HPWL: 6761807
[NesterovSolve] Iter:   60 overflow: 0.998 HPWL: 6757472
[NesterovSolve] Iter:   70 overflow: 0.998 HPWL: 6758994
[NesterovSolve] Iter:   80 overflow: 0.998 HPWL: 6771607
[NesterovSolve] Iter:   90 overflow: 0.997 HPWL: 6817685
[NesterovSolve] Iter:  100 overflow: 0.996 HPWL: 6965104
[NesterovSolve] Iter:  110 overflow: 0.995 HPWL: 7493285
[NesterovSolve] Iter:  120 overflow: 0.993 HPWL: 9049023
[NesterovSolve] Iter:  130 overflow: 0.990 HPWL: 11199644
[NesterovSolve] Iter:  140 overflow: 0.986 HPWL: 12963903
[NesterovSolve] Iter:  150 overflow: 0.981 HPWL: 14636650
[NesterovSolve] Iter:  160 overflow: 0.975 HPWL: 16723597
[NesterovSolve] Iter:  170 overflow: 0.967 HPWL: 19281979
[NesterovSolve] Iter:  180 overflow: 0.956 HPWL: 23250667
[NesterovSolve] Iter:  190 overflow: 0.940 HPWL: 28713406
[NesterovSolve] Iter:  200 overflow: 0.921 HPWL: 34406047
[NesterovSolve] Iter:  210 overflow: 0.899 HPWL: 39770133
[NesterovSolve] Iter:  220 overflow: 0.875 HPWL: 42514503
[NesterovSolve] Iter:  230 overflow: 0.852 HPWL: 42471869
[NesterovSolve] Iter:  240 overflow: 0.821 HPWL: 47195097
[NesterovSolve] Iter:  250 overflow: 0.791 HPWL: 57825882
[NesterovSolve] Iter:  260 overflow: 0.763 HPWL: 59185755
[NesterovSolve] Iter:  270 overflow: 0.728 HPWL: 62036955
[NesterovSolve] Iter:  280 overflow: 0.695 HPWL: 63763218
[NesterovSolve] Iter:  290 overflow: 0.656 HPWL: 67627357
[NesterovSolve] Iter:  300 overflow: 0.623 HPWL: 62565522
[NesterovSolve] Iter:  310 overflow: 0.583 HPWL: 64893984
[NesterovSolve] Iter:  320 overflow: 0.541 HPWL: 66873607
[NesterovSolve] Iter:  330 overflow: 0.498 HPWL: 67006753
[NesterovSolve] Iter:  340 overflow: 0.452 HPWL: 68082825
[NesterovSolve] Iter:  350 overflow: 0.411 HPWL: 69215785
[NesterovSolve] Iter:  360 overflow: 0.366 HPWL: 69597504
[NesterovSolve] Iter:  370 overflow: 0.329 HPWL: 69788831
[NesterovSolve] Iter:  380 overflow: 0.296 HPWL: 70065282
[NesterovSolve] Iter:  390 overflow: 0.262 HPWL: 70346983
[NesterovSolve] Iter:  400 overflow: 0.229 HPWL: 70895371
[NesterovSolve] Iter:  410 overflow: 0.196 HPWL: 69774143
[NesterovSolve] Iter:  420 overflow: 0.165 HPWL: 69148466
[NesterovSolve] Iter:  430 overflow: 0.139 HPWL: 69352014
[NesterovSolve] Iter:  440 overflow: 0.118 HPWL: 69608880
[NesterovSolve] Iter:  450 overflow: 0.099 HPWL: 69813134
[NesterovSolve] Finished with Overflow: 0.099475
Elapsed time: 1:21.88[h:]min:sec. CPU time: user 152.89 sys 0.43 (187%). Peak memory: 569400KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             1169
[INFO PPL-0003] Number of I/O w/sink      1148
[INFO PPL-0004] Number of I/O w/o sink    21
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 152294.84 um.
Elapsed time: 0:01.91[h:]min:sec. CPU time: user 1.77 sys 0.14 (99%). Peak memory: 307540KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             54259
[INFO GPL-0007] NumPlaceInstances:        45367
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  45654
[INFO GPL-0011] NumPins:                 166083
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        5098.947 um^2
[INFO GPL-0019] Util:                     5.688 %
[INFO GPL-0020] StdInstsArea:          5098.947 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    844146
[INFO GPL-0032] FillerInit:NumGNets:      45654
[INFO GPL-0033] FillerInit:NumGPins:     166083
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.112 um^2
[INFO GPL-0025] IdealBinArea:             0.112 um^2
[INFO GPL-0026] IdealBinCnt:             799880
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5384406989812851 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             54259
[INFO GPL-0007] NumPlaceInstances:        45367
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  45654
[INFO GPL-0011] NumPins:                 166083
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        5098.947 um^2
[INFO GPL-0019] Util:                     5.688 %
[INFO GPL-0020] StdInstsArea:          5098.947 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00058296 HPWL: 250986652
[InitialPlace]  Iter: 2 CG residual: 0.00025805 HPWL: 203012966
[InitialPlace]  Iter: 3 CG residual: 0.00028539 HPWL: 168855333
[InitialPlace]  Iter: 4 CG residual: 0.00018733 HPWL: 150854133
[InitialPlace]  Iter: 5 CG residual: 0.00014407 HPWL: 137846520
[InitialPlace]  Iter: 6 CG residual: 0.00009338 HPWL: 127478985
[InitialPlace]  Iter: 7 CG residual: 0.00004536 HPWL: 117860478
[InitialPlace]  Iter: 8 CG residual: 0.00003260 HPWL: 112601614
[InitialPlace]  Iter: 9 CG residual: 0.00002121 HPWL: 109367188
[InitialPlace]  Iter: 10 CG residual: 0.00001935 HPWL: 108517846
[InitialPlace]  Iter: 11 CG residual: 0.00001178 HPWL: 107925792
[InitialPlace]  Iter: 12 CG residual: 0.00001666 HPWL: 107825137
[InitialPlace]  Iter: 13 CG residual: 0.00000910 HPWL: 107442216
[INFO GPL-0031] FillerInit:NumGCells:    453226
[INFO GPL-0032] FillerInit:NumGNets:      45654
[INFO GPL-0033] FillerInit:NumGPins:     166083
[INFO GPL-0023] TargetDensity:            0.538
[INFO GPL-0024] AvrgPlaceInstArea:        0.112 um^2
[INFO GPL-0025] IdealBinArea:             0.209 um^2
[INFO GPL-0026] IdealBinCnt:             430688
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.948 HPWL: 91623854
[NesterovSolve] Iter:   10 overflow: 0.933 HPWL: 90431506
[NesterovSolve] Iter:   20 overflow: 0.922 HPWL: 91287421
[NesterovSolve] Iter:   30 overflow: 0.914 HPWL: 92065391
[NesterovSolve] Iter:   40 overflow: 0.907 HPWL: 94054751
[NesterovSolve] Iter:   50 overflow: 0.900 HPWL: 96511176
[NesterovSolve] Iter:   60 overflow: 0.895 HPWL: 99186270
[NesterovSolve] Iter:   70 overflow: 0.891 HPWL: 101804835
[NesterovSolve] Iter:   80 overflow: 0.889 HPWL: 104212940
[NesterovSolve] Iter:   90 overflow: 0.887 HPWL: 106293135
[NesterovSolve] Iter:  100 overflow: 0.885 HPWL: 107954841
[NesterovSolve] Iter:  110 overflow: 0.883 HPWL: 109218988
[NesterovSolve] Iter:  120 overflow: 0.882 HPWL: 110114334
[NesterovSolve] Iter:  130 overflow: 0.879 HPWL: 110778813
[NesterovSolve] Iter:  140 overflow: 0.875 HPWL: 111472178
[NesterovSolve] Iter:  150 overflow: 0.870 HPWL: 112402624
[NesterovSolve] Iter:  160 overflow: 0.862 HPWL: 114219497
[NesterovSolve] Iter:  170 overflow: 0.852 HPWL: 117786984
[NesterovSolve] Iter:  180 overflow: 0.838 HPWL: 122182566
[NesterovSolve] Iter:  190 overflow: 0.822 HPWL: 124860174
[NesterovSolve] Iter:  200 overflow: 0.805 HPWL: 121351479
[NesterovSolve] Iter:  210 overflow: 0.786 HPWL: 115178588
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.71e-09
[INFO GPL-0103] Timing-driven: weighted 4559 nets.
[NesterovSolve] Iter:  220 overflow: 0.755 HPWL: 123219248
[NesterovSolve] Iter:  230 overflow: 0.733 HPWL: 124969733
[NesterovSolve] Iter:  240 overflow: 0.704 HPWL: 119822448
[NesterovSolve] Iter:  250 overflow: 0.666 HPWL: 125877065
[NesterovSolve] Iter:  260 overflow: 0.637 HPWL: 119352028
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.73e-09
[INFO GPL-0103] Timing-driven: weighted 4559 nets.
[NesterovSolve] Snapshot saved at iter = 268
[NesterovSolve] Iter:  270 overflow: 0.594 HPWL: 126573347
[NesterovSolve] Iter:  280 overflow: 0.556 HPWL: 122898214
[NesterovSolve] Iter:  290 overflow: 0.522 HPWL: 121012707
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.1e-09
[INFO GPL-0103] Timing-driven: weighted 4558 nets.
[NesterovSolve] Iter:  300 overflow: 0.480 HPWL: 121883212
[NesterovSolve] Iter:  310 overflow: 0.436 HPWL: 122987483
[NesterovSolve] Iter:  320 overflow: 0.391 HPWL: 123264959
[NesterovSolve] Iter:  330 overflow: 0.348 HPWL: 123863229
[NesterovSolve] Iter:  340 overflow: 0.315 HPWL: 124029857
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.635933185088966
[INFO GPL-0084] 1.0%RC: 0.6246192035196373
[INFO GPL-0085] 2.0%RC: 0.611940642360467
[INFO GPL-0086] 5.0%RC: 0.5910277343873005
[INFO GPL-0087] FinalRC: 0.6302762
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.16e-09
[INFO GPL-0103] Timing-driven: weighted 4559 nets.
[NesterovSolve] Iter:  350 overflow: 0.280 HPWL: 124388148
[NesterovSolve] Iter:  360 overflow: 0.247 HPWL: 124857806
[NesterovSolve] Iter:  370 overflow: 0.212 HPWL: 125316539
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.01e-09
[INFO GPL-0103] Timing-driven: weighted 4558 nets.
[NesterovSolve] Iter:  380 overflow: 0.180 HPWL: 123655999
[NesterovSolve] Iter:  390 overflow: 0.151 HPWL: 123707134
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.12e-09
[INFO GPL-0103] Timing-driven: weighted 4559 nets.
[NesterovSolve] Iter:  400 overflow: 0.127 HPWL: 123834538
[NesterovSolve] Iter:  410 overflow: 0.107 HPWL: 124059943
[NesterovSolve] Finished with Overflow: 0.098433
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 5358 u^2 6% utilization.
Elapsed time: 4:30.89[h:]min:sec. CPU time: user 343.25 sys 0.88 (127%). Peak memory: 1684280KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 265 input buffers.
[INFO RSZ-0028] Inserted 871 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 13635 slew violations.
[INFO RSZ-0036] Found 83 capacitance violations.
[INFO RSZ-0037] Found 162 long wires.
[INFO RSZ-0038] Inserted 1344 buffers in 13667 nets.
[INFO RSZ-0039] Resized 5779 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 11 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 190 tie TIEHIx1_ASAP7_75t_R instances.
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 6005 u^2 7% utilization.
Instance count before 54259, after 56938
Pin count before 164914, after 170073
Elapsed time: 0:54.88[h:]min:sec. CPU time: user 54.48 sys 0.38 (99%). Peak memory: 707592KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      12811.9 u
average displacement        0.2 u
max displacement            3.6 u
original HPWL          190898.3 u
legalized HPWL         201846.2 u
delta HPWL                    6 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 56938 cells, 1169 terminals, 48333 edges, 171242 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 58107, edges 48333, pins 171242
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 10061 fixed cells.
[INFO DPO-0318] Collected 48046 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 48046 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.019446e+08.
[INFO DPO-0302] End of matching; objective is 2.017682e+08, improvement is 0.09 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.997639e+08.
[INFO DPO-0307] End of global swaps; objective is 1.997639e+08, improvement is 0.99 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.992190e+08.
[INFO DPO-0309] End of vertical swaps; objective is 1.992190e+08, improvement is 0.27 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.987527e+08.
[INFO DPO-0305] End of reordering; objective is 1.987527e+08, improvement is 0.23 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 960920 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 960920, swaps 149478, moves 246741 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.973020e+08, Scratch cost 1.957867e+08, Incremental cost 1.957867e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.957867e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.77 percent.
[INFO DPO-0328] End of random improver; improvement is 0.768023 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 24208 cell orientations for row compatibility.
[INFO DPO-0383] Performed 16011 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.943625e+08, improvement is 1.46 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           201846.2 u
Final HPWL              193729.8 u
Delta HPWL                  -4.0 %

[INFO DPL-0020] Mirrored 4474 instances
[INFO DPL-0021] HPWL before          193729.8 u
[INFO DPL-0022] HPWL after           193602.7 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 6005 u^2 7% utilization.
Elapsed time: 0:54.31[h:]min:sec. CPU time: user 53.78 sys 0.52 (99%). Peak memory: 1347688KB.
cp ./results/asap7/riscv_v_decode/base/3_5_place_dp.odb ./results/asap7/riscv_v_decode/base/3_place.odb
cp ./results/asap7/riscv_v_decode/base/2_floorplan.sdc ./results/asap7/riscv_v_decode/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4909 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4909.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 248.
[INFO CTS-0024]  Normalized sink region: [(224.792, 216.582), (368.747, 369.143)].
[INFO CTS-0025]     Width:  143.9548.
[INFO CTS-0026]     Height: 152.5608.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 124
    Sub-region size: 143.9548 X 76.2804
[INFO CTS-0034]     Segment length (rounded): 38.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 62
    Sub-region size: 71.9774 X 76.2804
[INFO CTS-0034]     Segment length (rounded): 36.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 31
    Sub-region size: 71.9774 X 38.1402
[INFO CTS-0034]     Segment length (rounded): 20.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 35.9887 X 38.1402
[INFO CTS-0034]     Segment length (rounded): 18.
 Level 5
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 35.9887 X 19.0701
[INFO CTS-0034]     Segment length (rounded): 10.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 248.
[INFO CTS-0018]     Created 311 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 7.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 311 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 4:4, 5:4, 6:3, 7:10, 8:4, 9:4, 10:5, 11:2, 13:1, 14:2, 15:2, 16:3, 17:15, 18:28, 19:39, 20:50, 21:40, 22:37, 23:14, 24:6, 25:4, 26:2..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 5130
[INFO CTS-0100]  Leaf buffers 248
[INFO CTS-0101]  Average sink wire length 280.38 um
[INFO CTS-0102]  Path depth 6 - 7
[INFO CTS-0207]  Leaf load cells 221
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement        854.3 u
average displacement        0.0 u
max displacement            1.7 u
original HPWL          199417.2 u
legalized HPWL         203646.6 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          203646.6 u
legalized HPWL         203646.6 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 6178 u^2 7% utilization.
Elapsed time: 0:52.90[h:]min:sec. CPU time: user 52.18 sys 0.71 (99%). Peak memory: 1685960KB.
cp ./results/asap7/riscv_v_decode/base/4_1_cts.odb ./results/asap7/riscv_v_decode/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_decode/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 312 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 132
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 325733

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6222366          44.12%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 326553
[INFO GRT-0198] Via related Steiner nodes: 12920
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 429616
[INFO GRT-0112] Final usage 3D: 1792829

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6222366        140154            2.25%             0 /  0 /  0
M3             7638568        195360            2.56%             0 /  0 /  0
M4             5957420         96766            1.62%             0 /  0 /  0
M5             5833324         51076            0.88%             0 /  0 /  0
M6             4062296         15353            0.38%             0 /  0 /  0
M7             4278120          5041            0.12%             0 /  0 /  0
M8             2568720           231            0.01%             0 /  0 /  0
M9             2568720             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44059596        503981            1.14%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 351475 um
[INFO GRT-0014] Routed nets: 48623
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          203646.6 u
legalized HPWL         203646.6 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          203646.6 u
legalized HPWL         203646.6 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 6178 u^2 7% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 2889.675
[INFO FLW-0009] Clock clk slack 1958.237
[INFO FLW-0011] Path endpoint count 6191
Elapsed time: 1:24.71[h:]min:sec. CPU time: user 177.55 sys 1.07 (210%). Peak memory: 2464136KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/asap7/riscv_v_decode/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_decode/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _06174_ has 129 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2422 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2392 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2375 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2366 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2359 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2353 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2257 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2252 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2251 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2250 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2249 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2248 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2247 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2246 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2245 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2242 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2241 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2240 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2226 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2224 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net192 has 132 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v_decode
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     57470
Number of terminals:      1169
Number of snets:          2
Number of nets:           48644

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 300.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 807056.
[INFO DRT-0033] V1 shape region query size = 9303381.
[INFO DRT-0033] M2 shape region query size = 80149.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 125082.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 69119.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1021 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 296 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0084]   Complete 29613 groups.
#scanned instances     = 57470
#unique  instances     = 300
#stdCellGenAp          = 10139
#stdCellValidPlanarAp  = 59
#stdCellValidViaAp     = 8621
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 170715
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:10:35, elapsed time = 00:01:19, memory = 780.29 (MB), peak = 1112.32 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.

[INFO DRT-0157] Number of guides:     460634

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0026]   Complete 400000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 150792.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 126175.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 77231.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 16135.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 4996.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 897.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 175.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 10.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 233194 vertical wires in 19 frboxes and 143217 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 26908 vertical wires in 19 frboxes and 35098 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:16, memory = 2039.98 (MB), peak = 2179.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2039.98 (MB), peak = 2179.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2045.36 (MB).
    Completing 20% with 619 violations.
    elapsed time = 00:00:46, memory = 3782.83 (MB).
    Completing 30% with 2532 violations.
    elapsed time = 00:01:43, memory = 5668.01 (MB).
    Completing 40% with 2532 violations.
    elapsed time = 00:01:43, memory = 5668.01 (MB).
    Completing 50% with 4243 violations.
    elapsed time = 00:03:44, memory = 6794.05 (MB).
    Completing 60% with 5133 violations.
    elapsed time = 00:03:46, memory = 6330.16 (MB).
    Completing 70% with 5896 violations.
    elapsed time = 00:04:48, memory = 6797.89 (MB).
    Completing 80% with 7648 violations.
    elapsed time = 00:06:11, memory = 6633.71 (MB).
    Completing 90% with 7648 violations.
    elapsed time = 00:06:11, memory = 6633.71 (MB).
    Completing 100% with 10140 violations.
    elapsed time = 00:08:51, memory = 6942.49 (MB).
[INFO DRT-0199]   Number of violations = 13166.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     V7     M8
Cut Spacing          0      5      0      1      0      0      0      0      0      0      0      0      0      2      0
CutSpcTbl            0      0      0      0      0     50      0     30      0     10      0      2      0      0      0
EOL                  0      0    951      0     70      0     31      0      4      0      0      0      0      0      0
Metal Spacing      833      0    195      0    445      0     27      0     16      0      0      0      4      0      2
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      0     45
NS Metal            54      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Recheck            167      0   1760      0    807      0    177      0     84      0     30      0      1      0      0
Rect Only            0      0     40      0      0      0      0      0      0      0      0      0     30      0      0
Short              189     13    681     22     85      3     33      3      5     13     47     16      0      1      0
eolKeepOut           0      0   5808      0    224      0    140      0      7      0      0      0      3      0      0
[INFO DRT-0267] cpu time = 01:07:48, elapsed time = 00:08:53, memory = 6942.49 (MB), peak = 7782.67 (MB)
Total wire length = 282259 um.
Total wire length on LAYER M1 = 855 um.
Total wire length on LAYER M2 = 69272 um.
Total wire length on LAYER M3 = 110168 um.
Total wire length on LAYER M4 = 62934 um.
Total wire length on LAYER M5 = 27958 um.
Total wire length on LAYER M6 = 8186 um.
Total wire length on LAYER M7 = 2714 um.
Total wire length on LAYER M8 = 168 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 525756.
Up-via summary (total 525756):

-----------------
 Active         0
     M1    186561
     M2    264978
     M3     59328
     M4     12690
     M5      1713
     M6       436
     M7        50
     M8         0
     M9         0
-----------------
           525756


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13166 violations.
    elapsed time = 00:00:00, memory = 6942.49 (MB).
    Completing 20% with 12419 violations.
    elapsed time = 00:01:03, memory = 7415.46 (MB).
    Completing 30% with 9946 violations.
    elapsed time = 00:02:22, memory = 7224.36 (MB).
    Completing 40% with 9946 violations.
    elapsed time = 00:02:22, memory = 7224.36 (MB).
    Completing 50% with 8313 violations.
    elapsed time = 00:04:40, memory = 7739.15 (MB).
    Completing 60% with 7392 violations.
    elapsed time = 00:04:44, memory = 7291.06 (MB).
    Completing 70% with 6498 violations.
    elapsed time = 00:05:46, memory = 7734.18 (MB).
    Completing 80% with 4348 violations.
    elapsed time = 00:07:08, memory = 7268.52 (MB).
    Completing 90% with 4348 violations.
    elapsed time = 00:07:08, memory = 7268.52 (MB).
    Completing 100% with 1685 violations.
    elapsed time = 00:09:32, memory = 7331.87 (MB).
[INFO DRT-0199]   Number of violations = 1685.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      0     24      0     19      0
EOL                  0    165      0      5      0      4      0      5
Metal Spacing      283     34      0    153      0      7      0     12
NS Metal             1      0      0      0      0      0      0      0
Short               41     52      2     47      0      6      0      4
eolKeepOut           0    774      0     19      0     21      0      7
[INFO DRT-0267] cpu time = 01:13:18, elapsed time = 00:09:34, memory = 7238.56 (MB), peak = 8227.65 (MB)
Total wire length = 281087 um.
Total wire length on LAYER M1 = 734 um.
Total wire length on LAYER M2 = 67356 um.
Total wire length on LAYER M3 = 109714 um.
Total wire length on LAYER M4 = 64193 um.
Total wire length on LAYER M5 = 28001 um.
Total wire length on LAYER M6 = 8209 um.
Total wire length on LAYER M7 = 2714 um.
Total wire length on LAYER M8 = 162 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 514537.
Up-via summary (total 514537):

-----------------
 Active         0
     M1    184467
     M2    255582
     M3     59176
     M4     13130
     M5      1752
     M6       388
     M7        42
     M8         0
     M9         0
-----------------
           514537


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1685 violations.
    elapsed time = 00:00:00, memory = 7238.56 (MB).
    Completing 20% with 1632 violations.
    elapsed time = 00:00:31, memory = 7884.85 (MB).
    Completing 30% with 1495 violations.
    elapsed time = 00:01:08, memory = 7182.78 (MB).
    Completing 40% with 1495 violations.
    elapsed time = 00:01:08, memory = 7182.78 (MB).
    Completing 50% with 1400 violations.
    elapsed time = 00:02:14, memory = 7921.78 (MB).
    Completing 60% with 1352 violations.
    elapsed time = 00:02:19, memory = 7182.75 (MB).
    Completing 70% with 1314 violations.
    elapsed time = 00:02:50, memory = 7760.31 (MB).
    Completing 80% with 1223 violations.
    elapsed time = 00:03:33, memory = 7182.77 (MB).
    Completing 90% with 1223 violations.
    elapsed time = 00:03:33, memory = 7182.77 (MB).
    Completing 100% with 1116 violations.
    elapsed time = 00:04:43, memory = 7182.77 (MB).
[INFO DRT-0199]   Number of violations = 1120.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V5     V6
Corner Spacing       0      1      0      0      0      0      0      0      0
CutSpcTbl            0      0      0     19      0     18      0      2      1
EOL                  0     98      4      0      2      0      2      0      0
Metal Spacing      201     26    122      0      2      0     13      0      0
Recheck              3      1      0      0      0      0      0      0      0
Short               26     25     31      0     10      0      4      0      0
eolKeepOut           0    465     14      0     25      0      5      0      0
[INFO DRT-0267] cpu time = 00:34:56, elapsed time = 00:04:45, memory = 7182.77 (MB), peak = 8227.65 (MB)
Total wire length = 280946 um.
Total wire length on LAYER M1 = 729 um.
Total wire length on LAYER M2 = 67214 um.
Total wire length on LAYER M3 = 109716 um.
Total wire length on LAYER M4 = 64176 um.
Total wire length on LAYER M5 = 28038 um.
Total wire length on LAYER M6 = 8208 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513628.
Up-via summary (total 513628):

-----------------
 Active         0
     M1    184378
     M2    255158
     M3     58761
     M4     13175
     M5      1745
     M6       373
     M7        38
     M8         0
     M9         0
-----------------
           513628


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1120 violations.
    elapsed time = 00:00:00, memory = 7182.77 (MB).
    Completing 20% with 1037 violations.
    elapsed time = 00:00:09, memory = 7845.65 (MB).
    Completing 30% with 815 violations.
    elapsed time = 00:00:25, memory = 7182.74 (MB).
    Completing 40% with 815 violations.
    elapsed time = 00:00:25, memory = 7182.74 (MB).
    Completing 50% with 624 violations.
    elapsed time = 00:00:48, memory = 7887.65 (MB).
    Completing 60% with 535 violations.
    elapsed time = 00:00:50, memory = 7182.78 (MB).
    Completing 70% with 456 violations.
    elapsed time = 00:00:58, memory = 7800.03 (MB).
    Completing 80% with 287 violations.
    elapsed time = 00:01:12, memory = 7182.71 (MB).
    Completing 90% with 287 violations.
    elapsed time = 00:01:12, memory = 7182.71 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:01:34, memory = 7182.61 (MB).
[INFO DRT-0199]   Number of violations = 40.
Viol/Layer          M1     M2     M3     M4     M5
EOL                  0      1      0      0      4
Metal Spacing        0      0      6      0     15
Short                1      1      3      1      1
eolKeepOut           0      3      3      0      1
[INFO DRT-0267] cpu time = 00:10:44, elapsed time = 00:01:35, memory = 7118.67 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66710 um.
Total wire length on LAYER M3 = 109618 um.
Total wire length on LAYER M4 = 64692 um.
Total wire length on LAYER M5 = 28157 um.
Total wire length on LAYER M6 = 8223 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513956.
Up-via summary (total 513956):

-----------------
 Active         0
     M1    184040
     M2    254526
     M3     59796
     M4     13408
     M5      1775
     M6       373
     M7        38
     M8         0
     M9         0
-----------------
           513956


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 7118.67 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:01, memory = 7125.17 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:03, memory = 7118.86 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:03, memory = 7118.86 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:04, memory = 7118.89 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:05, memory = 7118.89 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:06, memory = 7118.89 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:08, memory = 7118.77 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:08, memory = 7118.77 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:10, memory = 7118.70 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M5
EOL                  3
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:11, memory = 7118.70 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66704 um.
Total wire length on LAYER M3 = 109616 um.
Total wire length on LAYER M4 = 64694 um.
Total wire length on LAYER M5 = 28161 um.
Total wire length on LAYER M6 = 8225 um.
Total wire length on LAYER M7 = 2704 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513959.
Up-via summary (total 513959):

-----------------
 Active         0
     M1    184038
     M2    254507
     M3     59809
     M4     13409
     M5      1783
     M6       375
     M7        38
     M8         0
     M9         0
-----------------
           513959


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 7118.70 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 7118.70 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 7118.70 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 7118.70 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 7118.70 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 7118.70 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:02, memory = 7118.70 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:03, memory = 7118.70 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:03, memory = 7118.70 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:03, memory = 7118.70 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M5
EOL                  3
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 7118.70 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66704 um.
Total wire length on LAYER M3 = 109618 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28159 um.
Total wire length on LAYER M6 = 8225 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513959.
Up-via summary (total 513959):

-----------------
 Active         0
     M1    184040
     M2    254511
     M3     59809
     M4     13407
     M5      1781
     M6       373
     M7        38
     M8         0
     M9         0
-----------------
           513959


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 7118.70 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 7054.78 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 7054.78 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 7054.78 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 7054.78 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 7054.78 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:02, memory = 7054.78 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:03, memory = 7054.78 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:03, memory = 7054.78 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:03, memory = 7054.78 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       16
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 7054.78 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66703 um.
Total wire length on LAYER M3 = 109616 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8225 um.
Total wire length on LAYER M7 = 2704 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513965.
Up-via summary (total 513965):

-----------------
 Active         0
     M1    184040
     M2    254509
     M3     59809
     M4     13407
     M5      1785
     M6       377
     M7        38
     M8         0
     M9         0
-----------------
           513965


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 7054.78 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6949.14 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.02 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.02 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.02 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.02 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:03, memory = 6926.90 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:04, memory = 6926.79 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:04, memory = 6926.79 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:04, memory = 6926.79 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  3
Metal Spacing       15
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 6926.79 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66703 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8225 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513957.
Up-via summary (total 513957):

-----------------
 Active         0
     M1    184040
     M2    254505
     M3     59809
     M4     13407
     M5      1783
     M6       375
     M7        38
     M8         0
     M9         0
-----------------
           513957


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6926.79 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.13 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:02, memory = 6926.97 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:02, memory = 6926.97 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:02, memory = 6926.97 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:02, memory = 6926.97 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:04, memory = 6927.04 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.04 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.04 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.04 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  3
Metal Spacing       15
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 6927.04 (MB), peak = 8227.65 (MB)
Total wire length = 280973 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8225 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513957.
Up-via summary (total 513957):

-----------------
 Active         0
     M1    184040
     M2    254505
     M3     59809
     M4     13407
     M5      1783
     M6       375
     M7        38
     M8         0
     M9         0
-----------------
           513957


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.04 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.00 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.00 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.00 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.00 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.00 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.09 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:06, memory = 6927.14 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:06, memory = 6927.14 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:06, memory = 6927.14 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  3
Metal Spacing       15
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 6927.14 (MB), peak = 8227.65 (MB)
Total wire length = 280973 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8225 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513951.
Up-via summary (total 513951):

-----------------
 Active         0
     M1    184040
     M2    254499
     M3     59809
     M4     13407
     M5      1783
     M6       375
     M7        38
     M8         0
     M9         0
-----------------
           513951


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 6927.14 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8226 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513955.
Up-via summary (total 513955):

-----------------
 Active         0
     M1    184038
     M2    254501
     M3     59809
     M4     13407
     M5      1785
     M6       377
     M7        38
     M8         0
     M9         0
-----------------
           513955


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 6927.14 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8226 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513955.
Up-via summary (total 513955):

-----------------
 Active         0
     M1    184038
     M2    254501
     M3     59809
     M4     13407
     M5      1785
     M6       377
     M7        38
     M8         0
     M9         0
-----------------
           513955


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 6927.14 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8226 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513955.
Up-via summary (total 513955):

-----------------
 Active         0
     M1    184038
     M2    254501
     M3     59809
     M4     13407
     M5      1785
     M6       377
     M7        38
     M8         0
     M9         0
-----------------
           513955


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:01, memory = 6927.14 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.14 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 6927.14 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8226 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513955.
Up-via summary (total 513955):

-----------------
 Active         0
     M1    184038
     M2    254501
     M3     59809
     M4     13407
     M5      1785
     M6       377
     M7        38
     M8         0
     M9         0
-----------------
           513955


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.14 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6935.26 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:02, memory = 6927.14 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:04, memory = 6927.09 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.09 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.09 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.09 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 6927.09 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8226 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513955.
Up-via summary (total 513955):

-----------------
 Active         0
     M1    184038
     M2    254501
     M3     59809
     M4     13407
     M5      1785
     M6       377
     M7        38
     M8         0
     M9         0
-----------------
           513955


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.09 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 6926.99 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.05 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.05 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.05 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:03, memory = 6927.05 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.14 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.07 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.07 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:05, memory = 6927.07 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 6927.07 (MB), peak = 8227.65 (MB)
Total wire length = 280974 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66702 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8226 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513955.
Up-via summary (total 513955):

-----------------
 Active         0
     M1    184038
     M2    254501
     M3     59809
     M4     13407
     M5      1785
     M6       377
     M7        38
     M8         0
     M9         0
-----------------
           513955


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6927.07 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:04, memory = 6926.96 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:04, memory = 6926.96 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:04, memory = 6926.96 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:04, memory = 6926.96 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:06, memory = 6926.99 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:07, memory = 6926.98 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:07, memory = 6926.98 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:07, memory = 6926.98 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M5
EOL                  2
Metal Spacing       14
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:07, memory = 6926.98 (MB), peak = 8227.65 (MB)
Total wire length = 280973 um.
Total wire length on LAYER M1 = 708 um.
Total wire length on LAYER M2 = 66701 um.
Total wire length on LAYER M3 = 109617 um.
Total wire length on LAYER M4 = 64695 um.
Total wire length on LAYER M5 = 28160 um.
Total wire length on LAYER M6 = 8227 um.
Total wire length on LAYER M7 = 2703 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 513951.
Up-via summary (total 513951):

-----------------
 Active         0
     M1    184038
     M2    254499
     M3     59809
     M4     13407
     M5      1785
     M6       375
     M7        38
     M8         0
     M9         0
-----------------
           513951


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:01, memory = 6926.98 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:04, memory = 6926.98 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:05, memory = 6926.98 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:05, memory = 6926.98 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:05, memory = 6926.98 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer          M5
EOL                  3
Metal Spacing       10
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:06, memory = 6926.98 (MB), peak = 8227.65 (MB)
Total wire length = 280951 um.
Total wire length on LAYER M1 = 705 um.
Total wire length on LAYER M2 = 66476 um.
Total wire length on LAYER M3 = 109633 um.
Total wire length on LAYER M4 = 64907 um.
Total wire length on LAYER M5 = 28137 um.
Total wire length on LAYER M6 = 8231 um.
Total wire length on LAYER M7 = 2700 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 514077.
Up-via summary (total 514077):

-----------------
 Active         0
     M1    183973
     M2    254328
     M3     60151
     M4     13430
     M5      1784
     M6       373
     M7        38
     M8         0
     M9         0
-----------------
           514077


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 6926.98 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M5
EOL                  2
Metal Spacing       10
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 6926.98 (MB), peak = 8227.65 (MB)
Total wire length = 280951 um.
Total wire length on LAYER M1 = 705 um.
Total wire length on LAYER M2 = 66476 um.
Total wire length on LAYER M3 = 109634 um.
Total wire length on LAYER M4 = 64908 um.
Total wire length on LAYER M5 = 28137 um.
Total wire length on LAYER M6 = 8230 um.
Total wire length on LAYER M7 = 2700 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 514075.
Up-via summary (total 514075):

-----------------
 Active         0
     M1    183973
     M2    254324
     M3     60153
     M4     13430
     M5      1784
     M6       373
     M7        38
     M8         0
     M9         0
-----------------
           514075


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 6926.98 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer          M5
EOL                  2
Metal Spacing       11
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 6926.98 (MB), peak = 8227.65 (MB)
Total wire length = 280951 um.
Total wire length on LAYER M1 = 705 um.
Total wire length on LAYER M2 = 66476 um.
Total wire length on LAYER M3 = 109633 um.
Total wire length on LAYER M4 = 64906 um.
Total wire length on LAYER M5 = 28137 um.
Total wire length on LAYER M6 = 8231 um.
Total wire length on LAYER M7 = 2700 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 514071.
Up-via summary (total 514071):

-----------------
 Active         0
     M1    183973
     M2    254324
     M3     60151
     M4     13428
     M5      1784
     M6       373
     M7        38
     M8         0
     M9         0
-----------------
           514071


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 6926.98 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 6926.98 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 6926.98 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 6926.98 (MB), peak = 8227.65 (MB)
Total wire length = 280952 um.
Total wire length on LAYER M1 = 705 um.
Total wire length on LAYER M2 = 66477 um.
Total wire length on LAYER M3 = 109632 um.
Total wire length on LAYER M4 = 64905 um.
Total wire length on LAYER M5 = 28137 um.
Total wire length on LAYER M6 = 8231 um.
Total wire length on LAYER M7 = 2701 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 514079.
Up-via summary (total 514079):

-----------------
 Active         0
     M1    183973
     M2    254324
     M3     60151
     M4     13430
     M5      1788
     M6       375
     M7        38
     M8         0
     M9         0
-----------------
           514079


[INFO DRT-0198] Complete detail routing.
Total wire length = 280952 um.
Total wire length on LAYER M1 = 705 um.
Total wire length on LAYER M2 = 66477 um.
Total wire length on LAYER M3 = 109632 um.
Total wire length on LAYER M4 = 64905 um.
Total wire length on LAYER M5 = 28137 um.
Total wire length on LAYER M6 = 8231 um.
Total wire length on LAYER M7 = 2701 um.
Total wire length on LAYER M8 = 159 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 514079.
Up-via summary (total 514079):

-----------------
 Active         0
     M1    183973
     M2    254324
     M3     60151
     M4     13430
     M5      1788
     M6       375
     M7        38
     M8         0
     M9         0
-----------------
           514079


[INFO DRT-0267] cpu time = 03:09:58, elapsed time = 00:26:13, memory = 6926.98 (MB), peak = 8227.65 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 28:19.81[h:]min:sec. CPU time: user 12027.35 sys 237.47 (721%). Peak memory: 8425112KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 307532 filler instances.
Elapsed time: 0:05.36[h:]min:sec. CPU time: user 4.77 sys 0.59 (100%). Peak memory: 1385692KB.
cp ./results/asap7/riscv_v_decode/base/5_3_fillcell.odb ./results/asap7/riscv_v_decode/base/5_route.odb
cp ./results/asap7/riscv_v_decode/base/4_cts.sdc ./results/asap7/riscv_v_decode/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_decode/base/5_route.odb ./results/asap7/riscv_v_decode/base/6_1_fill.odb
Elapsed time: 0:02.44[h:]min:sec. CPU time: user 2.14 sys 0.30 (99%). Peak memory: 472032KB.
cp ./results/asap7/riscv_v_decode/base/5_route.sdc ./results/asap7/riscv_v_decode/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_decode (max_merge_res 50.0) ...
[INFO RCX-0040] Final 403477 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_decode ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 16% of 485657 wires extracted
[INFO RCX-0442] 27% of 485657 wires extracted
[INFO RCX-0442] 32% of 485657 wires extracted
[INFO RCX-0442] 61% of 485657 wires extracted
[INFO RCX-0442] 66% of 485657 wires extracted
[INFO RCX-0442] 75% of 485657 wires extracted
[INFO RCX-0442] 81% of 485657 wires extracted
[INFO RCX-0442] 100% of 485657 wires extracted
[INFO RCX-0045] Extract 48644 nets, 452100 rsegs, 452100 caps, 628294 ccs
[INFO RCX-0443] 48644 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.42e-01 V
Average voltage  : 7.61e-01 V
Average IR drop  : 9.37e-03 V
Worstcase IR drop: 2.83e-02 V
Percentage drop  : 3.67 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 2.83e-02 V
Average voltage  : 9.37e-03 V
Average IR drop  : 9.37e-03 V
Worstcase IR drop: 2.83e-02 V
Percentage drop  : 3.67 %
######################################
Cell type report:                       Count       Area
  Fill cell                            307532   83723.00
  Tap cell                               8892     259.29
  Tie cell                                201       8.79
  Buffer                                   16       1.17
  Clock buffer                            422     159.72
  Timing Repair Buffer                   2480     511.64
  Inverter                               4760     241.31
  Clock inverter                          110      12.83
  Sequential cell                        4909    1521.51
  Multi-Input combinational cell        35680    3461.74
  Total                                365002   89901.01
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 6178 u^2 7% utilization.
Elapsed time: 5:23.96[h:]min:sec. CPU time: user 320.96 sys 3.05 (100%). Peak memory: 5061768KB.
cp ./results/asap7/riscv_v_decode/base/5_route.sdc ./results/asap7/riscv_v_decode/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef ./objects/asap7/riscv_v_decode/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/asap7/riscv_v_decode/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/KLayout/asap7.lyt > ./objects/asap7/riscv_v_decode/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/*map</map-file>,g' ./objects/asap7/riscv_v_decode/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_decode \
        -rd in_def=./results/asap7/riscv_v_decode/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_decode/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_decode/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_decode/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_decode'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_decode/base/6_1_merged.gds'
Elapsed time: 0:08.61[h:]min:sec. CPU time: user 8.15 sys 0.45 (99%). Peak memory: 1209696KB.
cp results/asap7/riscv_v_decode/base/6_1_merged.gds results/asap7/riscv_v_decode/base/6_final.gds
./logs/asap7/riscv_v_decode/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                  474          20066
1_1_yosys_canonicalize                       0             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                               32            469
2_2_floorplan_io                             1            281
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          1            276
2_5_floorplan_tapcell                        1            252
2_6_floorplan_pdn                            3            304
3_1_place_gp_skip_io                        81            556
3_2_place_iop                                1            300
3_3_place_gp                               270           1644
3_4_place_resized                           54            691
3_5_place_dp                                54           1316
4_1_cts                                     52           1646
5_1_grt                                     84           2406
5_2_route                                 1699           8227
5_3_fillcell                                 5           1353
6_1_fill                                     2            460
6_1_merge                                    8           1181
6_report                                   323           4943
Total                                     3145          20066
