#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc8ed507ab0 .scope module, "NOT" "NOT" 2 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "b";
o0x7fc8ed732008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc8ed5085b0_0 .net "a", 0 0, o0x7fc8ed732008;  0 drivers
v0x7fc8ed51f000_0 .var "b", 0 0;
E_0x7fc8ed50a460 .event edge, v0x7fc8ed5085b0_0;
S_0x7fc8ed506a60 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0x7fc8ed521be0_0 .var "a", 0 0;
v0x7fc8ed521cf0_0 .var "b", 0 0;
v0x7fc8ed521e00_0 .var "cin", 0 0;
v0x7fc8ed521f10_0 .net "cout", 0 0, v0x7fc8ed520a10_0;  1 drivers
v0x7fc8ed521fa0_0 .net "sum", 0 0, v0x7fc8ed521350_0;  1 drivers
S_0x7fc8ed51f0b0 .scope module, "dut" "onebitFullAdder" 3 6, 2 31 0, S_0x7fc8ed506a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fc8ed521430_0 .net "a", 0 0, v0x7fc8ed521be0_0;  1 drivers
v0x7fc8ed5214d0_0 .net "ab", 0 0, v0x7fc8ed51f700_0;  1 drivers
v0x7fc8ed5215b0_0 .net "ac", 0 0, v0x7fc8ed520090_0;  1 drivers
v0x7fc8ed521680_0 .net "b", 0 0, v0x7fc8ed521cf0_0;  1 drivers
v0x7fc8ed521710_0 .net "bXc", 0 0, v0x7fc8ed520ec0_0;  1 drivers
v0x7fc8ed521820_0 .net "bc", 0 0, v0x7fc8ed51fbb0_0;  1 drivers
v0x7fc8ed5218f0_0 .net "cin", 0 0, v0x7fc8ed521e00_0;  1 drivers
v0x7fc8ed521980_0 .net "cout", 0 0, v0x7fc8ed520a10_0;  alias, 1 drivers
v0x7fc8ed521a10_0 .net "sum", 0 0, v0x7fc8ed521350_0;  alias, 1 drivers
v0x7fc8ed521b20_0 .net "x", 0 0, v0x7fc8ed520540_0;  1 drivers
S_0x7fc8ed51f320 .scope module, "A0" "AND" 2 54, 2 2 0, S_0x7fc8ed51f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
v0x7fc8ed51f5b0_0 .net "a", 0 0, v0x7fc8ed521be0_0;  alias, 1 drivers
v0x7fc8ed51f660_0 .net "b", 0 0, v0x7fc8ed521cf0_0;  alias, 1 drivers
v0x7fc8ed51f700_0 .var "c", 0 0;
E_0x7fc8ed51f560 .event edge, v0x7fc8ed51f660_0, v0x7fc8ed51f5b0_0;
S_0x7fc8ed51f800 .scope module, "A1" "AND" 2 59, 2 2 0, S_0x7fc8ed51f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
v0x7fc8ed51fa60_0 .net "a", 0 0, v0x7fc8ed521cf0_0;  alias, 1 drivers
v0x7fc8ed51fb20_0 .net "b", 0 0, v0x7fc8ed521e00_0;  alias, 1 drivers
v0x7fc8ed51fbb0_0 .var "c", 0 0;
E_0x7fc8ed51fa20 .event edge, v0x7fc8ed51fb20_0, v0x7fc8ed51f660_0;
S_0x7fc8ed51fcb0 .scope module, "A2" "AND" 2 64, 2 2 0, S_0x7fc8ed51f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
v0x7fc8ed51ff20_0 .net "a", 0 0, v0x7fc8ed521be0_0;  alias, 1 drivers
v0x7fc8ed51ffe0_0 .net "b", 0 0, v0x7fc8ed521e00_0;  alias, 1 drivers
v0x7fc8ed520090_0 .var "c", 0 0;
E_0x7fc8ed51fee0 .event edge, v0x7fc8ed51fb20_0, v0x7fc8ed51f5b0_0;
S_0x7fc8ed520170 .scope module, "O0" "OR" 2 70, 2 17 0, S_0x7fc8ed51f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
v0x7fc8ed5203d0_0 .net "a", 0 0, v0x7fc8ed51f700_0;  alias, 1 drivers
v0x7fc8ed520490_0 .net "b", 0 0, v0x7fc8ed51fbb0_0;  alias, 1 drivers
v0x7fc8ed520540_0 .var "c", 0 0;
E_0x7fc8ed520380 .event edge, v0x7fc8ed51fbb0_0, v0x7fc8ed51f700_0;
S_0x7fc8ed520620 .scope module, "O1" "OR" 2 76, 2 17 0, S_0x7fc8ed51f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
v0x7fc8ed5208a0_0 .net "a", 0 0, v0x7fc8ed520540_0;  alias, 1 drivers
v0x7fc8ed520960_0 .net "b", 0 0, v0x7fc8ed520090_0;  alias, 1 drivers
v0x7fc8ed520a10_0 .var "c", 0 0;
E_0x7fc8ed520870 .event edge, v0x7fc8ed520090_0, v0x7fc8ed520540_0;
S_0x7fc8ed520af0 .scope module, "X0" "XOR" 2 41, 2 24 0, S_0x7fc8ed51f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
v0x7fc8ed520d00_0 .net "a", 0 0, v0x7fc8ed521cf0_0;  alias, 1 drivers
v0x7fc8ed520de0_0 .net "b", 0 0, v0x7fc8ed521e00_0;  alias, 1 drivers
v0x7fc8ed520ec0_0 .var "c", 0 0;
S_0x7fc8ed520f70 .scope module, "X1" "XOR" 2 46, 2 24 0, S_0x7fc8ed51f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
v0x7fc8ed5211d0_0 .net "a", 0 0, v0x7fc8ed521be0_0;  alias, 1 drivers
v0x7fc8ed5212b0_0 .net "b", 0 0, v0x7fc8ed520ec0_0;  alias, 1 drivers
v0x7fc8ed521350_0 .var "c", 0 0;
E_0x7fc8ed521180 .event edge, v0x7fc8ed520ec0_0, v0x7fc8ed51f5b0_0;
    .scope S_0x7fc8ed507ab0;
T_0 ;
    %wait E_0x7fc8ed50a460;
    %load/vec4 v0x7fc8ed5085b0_0;
    %inv;
    %store/vec4 v0x7fc8ed51f000_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc8ed520af0;
T_1 ;
    %wait E_0x7fc8ed51fa20;
    %load/vec4 v0x7fc8ed520d00_0;
    %load/vec4 v0x7fc8ed520de0_0;
    %xor;
    %store/vec4 v0x7fc8ed520ec0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc8ed520f70;
T_2 ;
    %wait E_0x7fc8ed521180;
    %load/vec4 v0x7fc8ed5211d0_0;
    %load/vec4 v0x7fc8ed5212b0_0;
    %xor;
    %store/vec4 v0x7fc8ed521350_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc8ed51f320;
T_3 ;
    %wait E_0x7fc8ed51f560;
    %load/vec4 v0x7fc8ed51f5b0_0;
    %load/vec4 v0x7fc8ed51f660_0;
    %and;
    %store/vec4 v0x7fc8ed51f700_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc8ed51f800;
T_4 ;
    %wait E_0x7fc8ed51fa20;
    %load/vec4 v0x7fc8ed51fa60_0;
    %load/vec4 v0x7fc8ed51fb20_0;
    %and;
    %store/vec4 v0x7fc8ed51fbb0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc8ed51fcb0;
T_5 ;
    %wait E_0x7fc8ed51fee0;
    %load/vec4 v0x7fc8ed51ff20_0;
    %load/vec4 v0x7fc8ed51ffe0_0;
    %and;
    %store/vec4 v0x7fc8ed520090_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc8ed520170;
T_6 ;
    %wait E_0x7fc8ed520380;
    %load/vec4 v0x7fc8ed5203d0_0;
    %load/vec4 v0x7fc8ed520490_0;
    %or;
    %store/vec4 v0x7fc8ed520540_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc8ed520620;
T_7 ;
    %wait E_0x7fc8ed520870;
    %load/vec4 v0x7fc8ed5208a0_0;
    %load/vec4 v0x7fc8ed520960_0;
    %or;
    %store/vec4 v0x7fc8ed520a10_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc8ed506a60;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0x7fc8ed521cf0_0;
    %inv;
    %store/vec4 v0x7fc8ed521cf0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc8ed506a60;
T_9 ;
    %delay 20, 0;
    %load/vec4 v0x7fc8ed521be0_0;
    %inv;
    %store/vec4 v0x7fc8ed521be0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc8ed506a60;
T_10 ;
    %vpi_call 3 17 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ed521be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ed521cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ed521e00_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ed521e00_0, 0, 1;
    %delay 160, 0;
    %vpi_call 3 22 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./design.sv";
    "testbench.sv";
