// Seed: 2013686313
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    output wor   id_5
);
  logic [7:0] id_7;
  wire id_8;
  generate
    assign id_2 = id_7[1];
    assign id_8 = -1;
  endgenerate
endmodule
module module_1 #(
    parameter id_13 = 32'd82
) (
    output wor id_0,
    input wand id_1
    , id_12,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    output wire id_10
);
  wire ["" : 1] _id_13;
  wire id_14;
  logic id_15;
  logic [1 : id_13] id_16 = id_16 == id_9;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7,
      id_4,
      id_9,
      id_0
  );
endmodule : SymbolIdentifier
