vendor_name = ModelSim
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_CMOS_Config.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/all_luts.mif
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/vga_interface.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_control_unit.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/camera_interface.vhd
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.qip
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/top_hdr.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_40g2.tdf
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_a5n3.tdf
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/decode_rsa.tdf
source_file = 1, C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/mux_bnb.tdf
design_name = top_hdr
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a24\, G1|G0|altsyncram_component|auto_generated|ram_block1a24, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a25\, G1|G0|altsyncram_component|auto_generated|ram_block1a25, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a42\, G1|G0|altsyncram_component|auto_generated|ram_block1a42, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a34\, G1|G0|altsyncram_component|auto_generated|ram_block1a34, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a26\, G1|G0|altsyncram_component|auto_generated|ram_block1a26, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a43\, G1|G0|altsyncram_component|auto_generated|ram_block1a43, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a35\, G1|G0|altsyncram_component|auto_generated|ram_block1a35, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a19\, G1|G0|altsyncram_component|auto_generated|ram_block1a19, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a3\, G1|G0|altsyncram_component|auto_generated|ram_block1a3, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a44\, G1|G0|altsyncram_component|auto_generated|ram_block1a44, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a36\, G1|G0|altsyncram_component|auto_generated|ram_block1a36, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a20\, G1|G0|altsyncram_component|auto_generated|ram_block1a20, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a4\, G1|G0|altsyncram_component|auto_generated|ram_block1a4, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a13\, G1|G0|altsyncram_component|auto_generated|ram_block1a13, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a30\, G1|G0|altsyncram_component|auto_generated|ram_block1a30, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a23\, G1|G0|altsyncram_component|auto_generated|ram_block1a23, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a7\, G1|G0|altsyncram_component|auto_generated|ram_block1a7, top_hdr, 1
instance = comp, \G1|G1|altsyncram_component|auto_generated|ram_block1a0\, G1|G1|altsyncram_component|auto_generated|ram_block1a0, top_hdr, 1
instance = comp, \G1|G2|Add1~8\, G1|G2|Add1~8, top_hdr, 1
instance = comp, \G1|G2|Add0~0\, G1|G2|Add0~0, top_hdr, 1
instance = comp, \G1|G2|Add0~10\, G1|G2|Add0~10, top_hdr, 1
instance = comp, \G1|G2|Add2~19\, G1|G2|Add2~19, top_hdr, 1
instance = comp, \G1|G2|Add0~12\, G1|G2|Add0~12, top_hdr, 1
instance = comp, \G1|G3|Add0~10\, G1|G3|Add0~10, top_hdr, 1
instance = comp, \G1|G3|Add0~12\, G1|G3|Add0~12, top_hdr, 1
instance = comp, \G1|G3|Add0~24\, G1|G3|Add0~24, top_hdr, 1
instance = comp, \G1|G3|Add0~26\, G1|G3|Add0~26, top_hdr, 1
instance = comp, \G1|G3|Add0~28\, G1|G3|Add0~28, top_hdr, 1
instance = comp, \G1|G3|Add0~30\, G1|G3|Add0~30, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[9]\, G1|G3|G0|mI2C_DATA[9], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[4]\, G1|G3|G0|mI2C_DATA[4], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[10]\, G1|G3|G0|mI2C_DATA[10], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[5]\, G1|G3|G0|mI2C_DATA[5], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~8\, G1|G0|altsyncram_component|auto_generated|mux5|_~8, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~12\, G1|G0|altsyncram_component|auto_generated|mux5|_~12, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~14\, G1|G0|altsyncram_component|auto_generated|mux5|_~14, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~16\, G1|G0|altsyncram_component|auto_generated|mux5|_~16, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~18\, G1|G0|altsyncram_component|auto_generated|mux5|_~18, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~30\, G1|G0|altsyncram_component|auto_generated|mux5|_~30, top_hdr, 1
instance = comp, \G1|G3|pixel_address[14]\, G1|G3|pixel_address[14], top_hdr, 1
instance = comp, \G1|G3|pixel_address[15]\, G1|G3|pixel_address[15], top_hdr, 1
instance = comp, \G1|G3|pixel_address[13]\, G1|G3|pixel_address[13], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode894w[3]~0\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode894w[3]~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode884w[3]~0\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode884w[3]~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode874w[3]~0\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode874w[3]~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode904w[3]~0\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode904w[3]~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode844w[3]~0\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode844w[3]~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode854w[3]~0\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode854w[3]~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode827w[3]\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode827w[3], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|decode2|w_anode864w[3]~0\, G1|G0|altsyncram_component|auto_generated|decode2|w_anode864w[3]~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux0~4\, G1|G3|G0|I2C_Controller_inst|Mux0~4, top_hdr, 1
instance = comp, \G1|G3|cnt[14]\, G1|G3|cnt[14], top_hdr, 1
instance = comp, \G1|G3|pixel_address~0\, G1|G3|pixel_address~0, top_hdr, 1
instance = comp, \G1|G3|cnt[15]\, G1|G3|cnt[15], top_hdr, 1
instance = comp, \G1|G3|pixel_address~1\, G1|G3|pixel_address~1, top_hdr, 1
instance = comp, \G1|G3|cnt[13]\, G1|G3|cnt[13], top_hdr, 1
instance = comp, \G1|G3|pixel_address~2\, G1|G3|pixel_address~2, top_hdr, 1
instance = comp, \G1|G3|pixel_data[2]\, G1|G3|pixel_data[2], top_hdr, 1
instance = comp, \G1|G3|pixel_data[3]\, G1|G3|pixel_data[3], top_hdr, 1
instance = comp, \G0|lut_offset_normal[9]\, G0|lut_offset_normal[9], top_hdr, 1
instance = comp, \G1|G3|cnt[5]\, G1|G3|cnt[5], top_hdr, 1
instance = comp, \G1|G3|cnt[6]\, G1|G3|cnt[6], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK2\, G1|G3|G0|I2C_Controller_inst|ACK2, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK2~0\, G1|G3|G0|I2C_Controller_inst|ACK2~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK2~1\, G1|G3|G0|I2C_Controller_inst|ACK2~1, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK2~2\, G1|G3|G0|I2C_Controller_inst|ACK2~2, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK2~3\, G1|G3|G0|I2C_Controller_inst|ACK2~3, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[2]\, G1|G3|G0|I2C_Controller_inst|SD[2], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[8]\, G1|G3|G0|I2C_Controller_inst|SD[8], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[9]\, G1|G3|G0|I2C_Controller_inst|SD[9], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~0\, G1|G3|G0|I2C_Controller_inst|Mux1~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[1]\, G1|G3|G0|I2C_Controller_inst|SD[1], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~1\, G1|G3|G0|I2C_Controller_inst|Mux1~1, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[0]\, G1|G3|G0|I2C_Controller_inst|SD[0], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[4]\, G1|G3|G0|I2C_Controller_inst|SD[4], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[10]\, G1|G3|G0|I2C_Controller_inst|SD[10], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[5]\, G1|G3|G0|I2C_Controller_inst|SD[5], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[12]\, G1|G3|G0|I2C_Controller_inst|SD[12], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[13]\, G1|G3|G0|I2C_Controller_inst|SD[13], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~12\, G1|G3|G0|I2C_Controller_inst|Mux1~12, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|DIR~5\, G1|G3|G0|I2C_Controller_inst|DIR~5, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|DIR~6\, G1|G3|G0|I2C_Controller_inst|DIR~6, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[2]\, G1|G3|G0|mI2C_DATA[2], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[8]\, G1|G3|G0|mI2C_DATA[8], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[1]\, G1|G3|G0|mI2C_DATA[1], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[0]\, G1|G3|G0|mI2C_DATA[0], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[12]\, G1|G3|G0|mI2C_DATA[12], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[13]\, G1|G3|G0|mI2C_DATA[13], top_hdr, 1
instance = comp, \G1|G3|G0|Mux10~0\, G1|G3|G0|Mux10~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux10~1\, G1|G3|G0|Mux10~1, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[12]~0\, G1|G3|G0|mI2C_DATA[12]~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux4~0\, G1|G3|G0|Mux4~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux4~1\, G1|G3|G0|Mux4~1, top_hdr, 1
instance = comp, \G1|G3|G0|Mux3~0\, G1|G3|G0|Mux3~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux11~0\, G1|G3|G0|Mux11~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux11~1\, G1|G3|G0|Mux11~1, top_hdr, 1
instance = comp, \G1|G3|G0|Mux8~0\, G1|G3|G0|Mux8~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux2~0\, G1|G3|G0|Mux2~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux7~0\, G1|G3|G0|Mux7~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux0~0\, G1|G3|G0|Mux0~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux0~1\, G1|G3|G0|Mux0~1, top_hdr, 1
instance = comp, \G1|G3|G0|Mux12~0\, G1|G3|G0|Mux12~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux12~1\, G1|G3|G0|Mux12~1, top_hdr, 1
instance = comp, \CMOS_DATA[4]~input\, CMOS_DATA[4]~input, top_hdr, 1
instance = comp, \CMOS_DATA[5]~input\, CMOS_DATA[5]~input, top_hdr, 1
instance = comp, \SW[0]~input\, SW[0]~input, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[12]~feeder\, G1|G3|G0|mI2C_DATA[12]~feeder, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[10]~feeder\, G1|G3|G0|I2C_Controller_inst|SD[10]~feeder, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[5]~feeder\, G1|G3|G0|I2C_Controller_inst|SD[5]~feeder, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[8]~feeder\, G1|G3|G0|I2C_Controller_inst|SD[8]~feeder, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[0]~feeder\, G1|G3|G0|I2C_Controller_inst|SD[0]~feeder, top_hdr, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, top_hdr, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, top_hdr, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, top_hdr, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, top_hdr, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, top_hdr, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, top_hdr, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, top_hdr, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, top_hdr, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, top_hdr, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, top_hdr, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, top_hdr, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, top_hdr, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, top_hdr, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, top_hdr, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, top_hdr, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, top_hdr, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, top_hdr, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, top_hdr, 1
instance = comp, \CMOS_SDAT~output\, CMOS_SDAT~output, top_hdr, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, top_hdr, 1
instance = comp, \VGA_BLANK_N~output\, VGA_BLANK_N~output, top_hdr, 1
instance = comp, \VGA_SYNC_N~output\, VGA_SYNC_N~output, top_hdr, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, top_hdr, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, top_hdr, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, top_hdr, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, top_hdr, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, top_hdr, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, top_hdr, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, top_hdr, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, top_hdr, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, top_hdr, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, top_hdr, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, top_hdr, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, top_hdr, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, top_hdr, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, top_hdr, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, top_hdr, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, top_hdr, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, top_hdr, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, top_hdr, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, top_hdr, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, top_hdr, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, top_hdr, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, top_hdr, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, top_hdr, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, top_hdr, 1
instance = comp, \CMOS_MCLK~output\, CMOS_MCLK~output, top_hdr, 1
instance = comp, \CMOS_SCLK~output\, CMOS_SCLK~output, top_hdr, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, top_hdr, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, top_hdr, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, top_hdr, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, top_hdr, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, top_hdr, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, top_hdr, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, top_hdr, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, top_hdr, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, top_hdr, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, top_hdr, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, top_hdr, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, top_hdr, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, top_hdr, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, top_hdr, 1
instance = comp, \DRAM_UDQM[0]~output\, DRAM_UDQM[0]~output, top_hdr, 1
instance = comp, \DRAM_UDQM[1]~output\, DRAM_UDQM[1]~output, top_hdr, 1
instance = comp, \DRAM_LDQM[0]~output\, DRAM_LDQM[0]~output, top_hdr, 1
instance = comp, \DRAM_LDQM[1]~output\, DRAM_LDQM[1]~output, top_hdr, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, top_hdr, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, top_hdr, 1
instance = comp, \clock_25~0\, clock_25~0, top_hdr, 1
instance = comp, \clock_25~feeder\, clock_25~feeder, top_hdr, 1
instance = comp, \clock_25~clkctrl\, clock_25~clkctrl, top_hdr, 1
instance = comp, \G1|G2|hcount[0]~10\, G1|G2|hcount[0]~10, top_hdr, 1
instance = comp, \G1|G2|hcount[7]~24\, G1|G2|hcount[7]~24, top_hdr, 1
instance = comp, \G1|G2|hcount[8]~26\, G1|G2|hcount[8]~26, top_hdr, 1
instance = comp, \G1|G2|hcount[8]\, G1|G2|hcount[8], top_hdr, 1
instance = comp, \G1|G2|LessThan4~0\, G1|G2|LessThan4~0, top_hdr, 1
instance = comp, \G1|G2|LessThan4~1\, G1|G2|LessThan4~1, top_hdr, 1
instance = comp, \G1|G2|hcount[0]\, G1|G2|hcount[0], top_hdr, 1
instance = comp, \G1|G2|hcount[1]~12\, G1|G2|hcount[1]~12, top_hdr, 1
instance = comp, \G1|G2|hcount[1]\, G1|G2|hcount[1], top_hdr, 1
instance = comp, \G1|G2|hcount[2]~14\, G1|G2|hcount[2]~14, top_hdr, 1
instance = comp, \G1|G2|hcount[3]~16\, G1|G2|hcount[3]~16, top_hdr, 1
instance = comp, \G1|G2|hcount[3]\, G1|G2|hcount[3], top_hdr, 1
instance = comp, \G1|G2|hcount[4]~18\, G1|G2|hcount[4]~18, top_hdr, 1
instance = comp, \G1|G2|hcount[4]\, G1|G2|hcount[4], top_hdr, 1
instance = comp, \G1|G2|hcount[5]~20\, G1|G2|hcount[5]~20, top_hdr, 1
instance = comp, \G1|G2|hcount[5]\, G1|G2|hcount[5], top_hdr, 1
instance = comp, \G1|G2|hcount[6]~22\, G1|G2|hcount[6]~22, top_hdr, 1
instance = comp, \G1|G2|hcount[7]\, G1|G2|hcount[7], top_hdr, 1
instance = comp, \G1|G2|hcount[9]~28\, G1|G2|hcount[9]~28, top_hdr, 1
instance = comp, \G1|G2|hcount[9]\, G1|G2|hcount[9], top_hdr, 1
instance = comp, \G1|G2|LessThan5~0\, G1|G2|LessThan5~0, top_hdr, 1
instance = comp, \G1|G2|LessThan5~1\, G1|G2|LessThan5~1, top_hdr, 1
instance = comp, \G1|G2|vga_hsync~reg0\, G1|G2|vga_hsync~reg0, top_hdr, 1
instance = comp, \G1|G2|vcount[0]~10\, G1|G2|vcount[0]~10, top_hdr, 1
instance = comp, \G1|G2|vcount[4]~18\, G1|G2|vcount[4]~18, top_hdr, 1
instance = comp, \G1|G2|vcount[5]~20\, G1|G2|vcount[5]~20, top_hdr, 1
instance = comp, \G1|G2|Equal0~1\, G1|G2|Equal0~1, top_hdr, 1
instance = comp, \G1|G2|Equal0~0\, G1|G2|Equal0~0, top_hdr, 1
instance = comp, \G1|G2|Equal0~2\, G1|G2|Equal0~2, top_hdr, 1
instance = comp, \G1|G2|vcount[5]\, G1|G2|vcount[5], top_hdr, 1
instance = comp, \G1|G2|vcount[6]~22\, G1|G2|vcount[6]~22, top_hdr, 1
instance = comp, \G1|G2|vcount[6]\, G1|G2|vcount[6], top_hdr, 1
instance = comp, \G1|G2|vcount[7]~24\, G1|G2|vcount[7]~24, top_hdr, 1
instance = comp, \G1|G2|vcount[7]\, G1|G2|vcount[7], top_hdr, 1
instance = comp, \G1|G2|vcount[8]~26\, G1|G2|vcount[8]~26, top_hdr, 1
instance = comp, \G1|G2|vcount[9]~28\, G1|G2|vcount[9]~28, top_hdr, 1
instance = comp, \G1|G2|vcount[9]\, G1|G2|vcount[9], top_hdr, 1
instance = comp, \G1|G2|LessThan6~1\, G1|G2|LessThan6~1, top_hdr, 1
instance = comp, \G1|G2|LessThan6~2\, G1|G2|LessThan6~2, top_hdr, 1
instance = comp, \G1|G2|vcount[0]\, G1|G2|vcount[0], top_hdr, 1
instance = comp, \G1|G2|vcount[1]~12\, G1|G2|vcount[1]~12, top_hdr, 1
instance = comp, \G1|G2|vcount[1]\, G1|G2|vcount[1], top_hdr, 1
instance = comp, \G1|G2|vcount[2]~14\, G1|G2|vcount[2]~14, top_hdr, 1
instance = comp, \G1|G2|vcount[2]\, G1|G2|vcount[2], top_hdr, 1
instance = comp, \G1|G2|vcount[3]~16\, G1|G2|vcount[3]~16, top_hdr, 1
instance = comp, \G1|G2|vcount[4]\, G1|G2|vcount[4], top_hdr, 1
instance = comp, \G1|G2|vcount[8]\, G1|G2|vcount[8], top_hdr, 1
instance = comp, \G1|G2|LessThan6~0\, G1|G2|LessThan6~0, top_hdr, 1
instance = comp, \G1|G2|LessThan7~1\, G1|G2|LessThan7~1, top_hdr, 1
instance = comp, \G1|G2|vga_vsync~0\, G1|G2|vga_vsync~0, top_hdr, 1
instance = comp, \G1|G2|vga_vsync~reg0\, G1|G2|vga_vsync~reg0, top_hdr, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, top_hdr, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~6\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~6, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[1]~12\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[1]~12, top_hdr, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, top_hdr, 1
instance = comp, \KEY[0]~_wirecell\, KEY[0]~_wirecell, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~9\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~9, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[4]~18\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[4]~18, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[5]~20\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[5]~20, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[5]\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[5], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~10\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~10, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[0]~5\, G1|G3|G0|mI2C_CLK_DIV[0]~5, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[2]~9\, G1|G3|G0|mI2C_CLK_DIV[2]~9, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[3]~11\, G1|G3|G0|mI2C_CLK_DIV[3]~11, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[4]~14\, G1|G3|G0|mI2C_CLK_DIV[4]~14, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[4]\, G1|G3|G0|mI2C_CLK_DIV[4], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[4]~13\, G1|G3|G0|mI2C_CLK_DIV[4]~13, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[0]\, G1|G3|G0|mI2C_CLK_DIV[0], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[1]~7\, G1|G3|G0|mI2C_CLK_DIV[1]~7, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[1]\, G1|G3|G0|mI2C_CLK_DIV[1], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[2]\, G1|G3|G0|mI2C_CLK_DIV[2], top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_CLK_DIV[3]\, G1|G3|G0|mI2C_CLK_DIV[3], top_hdr, 1
instance = comp, \G1|G3|G0|Equal0~0\, G1|G3|G0|Equal0~0, top_hdr, 1
instance = comp, \G1|G3|G0|Equal0~1\, G1|G3|G0|Equal0~1, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~11\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~11, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[12]~0\, G1|G3|G0|I2C_Controller_inst|SD[12]~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux5~0\, G1|G3|G0|I2C_Controller_inst|Mux5~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|FIN\, G1|G3|G0|I2C_Controller_inst|FIN, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[0]~5\, G1|G3|G0|LUT_INDEX[0]~5, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[2]~13\, G1|G3|G0|LUT_INDEX[2]~13, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[2]~14\, G1|G3|G0|LUT_INDEX[2]~14, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[0]\, G1|G3|G0|LUT_INDEX[0], top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[1]~7\, G1|G3|G0|LUT_INDEX[1]~7, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[1]\, G1|G3|G0|LUT_INDEX[1], top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[2]~9\, G1|G3|G0|LUT_INDEX[2]~9, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[3]~11\, G1|G3|G0|LUT_INDEX[3]~11, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[4]~15\, G1|G3|G0|LUT_INDEX[4]~15, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[4]\, G1|G3|G0|LUT_INDEX[4], top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[3]\, G1|G3|G0|LUT_INDEX[3], top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~10\, G1|G3|G0|mSetup_ST~10, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~11\, G1|G3|G0|mSetup_ST~11, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK1~0\, G1|G3|G0|I2C_Controller_inst|ACK1~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK1~1\, G1|G3|G0|I2C_Controller_inst|ACK1~1, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK1~2\, G1|G3|G0|I2C_Controller_inst|ACK1~2, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK1~3\, G1|G3|G0|I2C_Controller_inst|ACK1~3, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK1~4\, G1|G3|G0|I2C_Controller_inst|ACK1~4, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK1\, G1|G3|G0|I2C_Controller_inst|ACK1, top_hdr, 1
instance = comp, \CMOS_SDAT~input\, CMOS_SDAT~input, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK3~0\, G1|G3|G0|I2C_Controller_inst|ACK3~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK3~1\, G1|G3|G0|I2C_Controller_inst|ACK3~1, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK3\, G1|G3|G0|I2C_Controller_inst|ACK3, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|ACK~0\, G1|G3|G0|I2C_Controller_inst|ACK~0, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~13\, G1|G3|G0|mSetup_ST~13, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~14\, G1|G3|G0|mSetup_ST~14, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST.st20_next_data\, G1|G3|G0|mSetup_ST.st20_next_data, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~15\, G1|G3|G0|mSetup_ST~15, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~17\, G1|G3|G0|mSetup_ST~17, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~16\, G1|G3|G0|mSetup_ST~16, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST.st0_send_data\, G1|G3|G0|mSetup_ST.st0_send_data, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST~12\, G1|G3|G0|mSetup_ST~12, top_hdr, 1
instance = comp, \G1|G3|G0|mSetup_ST.st10_wait_ack\, G1|G3|G0|mSetup_ST.st10_wait_ack, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_GO~0\, G1|G3|G0|mI2C_GO~0, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_GO~1\, G1|G3|G0|mI2C_GO~1, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_GO\, G1|G3|G0|mI2C_GO, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~8\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[0]~8, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[1]\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[1], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[2]~14\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[2]~14, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[2]\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[2], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[3]~16\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[3]~16, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[3]\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[3], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD_COUNTER[4]\, G1|G3|G0|I2C_Controller_inst|SD_COUNTER[4], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~9\, G1|G3|G0|I2C_Controller_inst|Mux1~9, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~10\, G1|G3|G0|I2C_Controller_inst|Mux1~10, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~11\, G1|G3|G0|I2C_Controller_inst|Mux1~11, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~13\, G1|G3|G0|I2C_Controller_inst|Mux1~13, top_hdr, 1
instance = comp, \G1|G3|G0|LUT_INDEX[2]\, G1|G3|G0|LUT_INDEX[2], top_hdr, 1
instance = comp, \G1|G3|G0|Mux6~0\, G1|G3|G0|Mux6~0, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[12]~1\, G1|G3|G0|mI2C_DATA[12]~1, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[6]\, G1|G3|G0|mI2C_DATA[6], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[12]~1\, G1|G3|G0|I2C_Controller_inst|SD[12]~1, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[12]~2\, G1|G3|G0|I2C_Controller_inst|SD[12]~2, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[6]\, G1|G3|G0|I2C_Controller_inst|SD[6], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~6\, G1|G3|G0|I2C_Controller_inst|Mux1~6, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~7\, G1|G3|G0|I2C_Controller_inst|Mux1~7, top_hdr, 1
instance = comp, \G1|G3|G0|Mux5~0\, G1|G3|G0|Mux5~0, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[7]\, G1|G3|G0|mI2C_DATA[7], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[7]\, G1|G3|G0|I2C_Controller_inst|SD[7], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~2\, G1|G3|G0|I2C_Controller_inst|Mux1~2, top_hdr, 1
instance = comp, \G1|G3|G0|Mux9~0\, G1|G3|G0|Mux9~0, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[3]\, G1|G3|G0|mI2C_DATA[3], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[3]\, G1|G3|G0|I2C_Controller_inst|SD[3], top_hdr, 1
instance = comp, \G1|G3|G0|Mux1~0\, G1|G3|G0|Mux1~0, top_hdr, 1
instance = comp, \G1|G3|G0|Mux1~1\, G1|G3|G0|Mux1~1, top_hdr, 1
instance = comp, \G1|G3|G0|mI2C_DATA[11]\, G1|G3|G0|mI2C_DATA[11], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SD[11]\, G1|G3|G0|I2C_Controller_inst|SD[11], top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~3\, G1|G3|G0|I2C_Controller_inst|Mux1~3, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~4\, G1|G3|G0|I2C_Controller_inst|Mux1~4, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~5\, G1|G3|G0|I2C_Controller_inst|Mux1~5, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~8\, G1|G3|G0|I2C_Controller_inst|Mux1~8, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux1~14\, G1|G3|G0|I2C_Controller_inst|Mux1~14, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SDO\, G1|G3|G0|I2C_Controller_inst|SDO, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|DIR~8\, G1|G3|G0|I2C_Controller_inst|DIR~8, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|DIR~9\, G1|G3|G0|I2C_Controller_inst|DIR~9, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|DIR~4\, G1|G3|G0|I2C_Controller_inst|DIR~4, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|DIR~7\, G1|G3|G0|I2C_Controller_inst|DIR~7, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|DIR\, G1|G3|G0|I2C_Controller_inst|DIR, top_hdr, 1
instance = comp, \G1|G2|vga_nblank\, G1|G2|vga_nblank, top_hdr, 1
instance = comp, \G1|G2|vcount[3]\, G1|G2|vcount[3], top_hdr, 1
instance = comp, \G1|G2|LessThan7~0\, G1|G2|LessThan7~0, top_hdr, 1
instance = comp, \G1|G2|LessThan2~0\, G1|G2|LessThan2~0, top_hdr, 1
instance = comp, \G1|G2|LessThan2~1\, G1|G2|LessThan2~1, top_hdr, 1
instance = comp, \G1|G2|vga_rgb~1\, G1|G2|vga_rgb~1, top_hdr, 1
instance = comp, \~GND\, ~GND, top_hdr, 1
instance = comp, \CMOS_DATA[2]~input\, CMOS_DATA[2]~input, top_hdr, 1
instance = comp, \CMOS_LVAL~input\, CMOS_LVAL~input, top_hdr, 1
instance = comp, \CMOS_FVAL~input\, CMOS_FVAL~input, top_hdr, 1
instance = comp, \G1|G3|p1~0\, G1|G3|p1~0, top_hdr, 1
instance = comp, \G1|G3|pixel_data[0]\, G1|G3|pixel_data[0], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[0]~0\, G1|address_pixel_ram_lutinverse[0]~0, top_hdr, 1
instance = comp, \CMOS_DATA[3]~input\, CMOS_DATA[3]~input, top_hdr, 1
instance = comp, \G1|G3|pixel_data[1]\, G1|G3|pixel_data[1], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[1]~2\, G1|address_pixel_ram_lutinverse[1]~2, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[2]~4\, G1|address_pixel_ram_lutinverse[2]~4, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[3]~6\, G1|address_pixel_ram_lutinverse[3]~6, top_hdr, 1
instance = comp, \CMOS_DATA[6]~input\, CMOS_DATA[6]~input, top_hdr, 1
instance = comp, \G1|G3|pixel_data[4]\, G1|G3|pixel_data[4], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[4]~8\, G1|address_pixel_ram_lutinverse[4]~8, top_hdr, 1
instance = comp, \CMOS_DATA[7]~input\, CMOS_DATA[7]~input, top_hdr, 1
instance = comp, \G1|G3|pixel_data[5]\, G1|G3|pixel_data[5], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[5]~10\, G1|address_pixel_ram_lutinverse[5]~10, top_hdr, 1
instance = comp, \CMOS_DATA[8]~input\, CMOS_DATA[8]~input, top_hdr, 1
instance = comp, \G1|G3|pixel_data[6]\, G1|G3|pixel_data[6], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[6]~12\, G1|address_pixel_ram_lutinverse[6]~12, top_hdr, 1
instance = comp, \CMOS_DATA[9]~input\, CMOS_DATA[9]~input, top_hdr, 1
instance = comp, \G1|G3|pixel_data[7]\, G1|G3|pixel_data[7], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[7]~14\, G1|address_pixel_ram_lutinverse[7]~14, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutinverse[8]~16\, G1|address_pixel_ram_lutinverse[8]~16, top_hdr, 1
instance = comp, \SW[2]~input\, SW[2]~input, top_hdr, 1
instance = comp, \G0|lut_offset_inverse[9]\, G0|lut_offset_inverse[9], top_hdr, 1
instance = comp, \SW[3]~input\, SW[3]~input, top_hdr, 1
instance = comp, \G0|lut_offset_inverse[10]\, G0|lut_offset_inverse[10], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[0]~0\, G1|address_pixel_ram_lutnormal[0]~0, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[1]~2\, G1|address_pixel_ram_lutnormal[1]~2, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[2]~4\, G1|address_pixel_ram_lutnormal[2]~4, top_hdr, 1
instance = comp, \G0|lut_offset_inverse[0]~feeder\, G0|lut_offset_inverse[0]~feeder, top_hdr, 1
instance = comp, \G0|lut_offset_inverse[0]\, G0|lut_offset_inverse[0], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[3]~6\, G1|address_pixel_ram_lutnormal[3]~6, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[4]~8\, G1|address_pixel_ram_lutnormal[4]~8, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[5]~10\, G1|address_pixel_ram_lutnormal[5]~10, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[6]~12\, G1|address_pixel_ram_lutnormal[6]~12, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[7]~14\, G1|address_pixel_ram_lutnormal[7]~14, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[8]~16\, G1|address_pixel_ram_lutnormal[8]~16, top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[9]~18\, G1|address_pixel_ram_lutnormal[9]~18, top_hdr, 1
instance = comp, \SW[1]~input\, SW[1]~input, top_hdr, 1
instance = comp, \G0|lut_offset_normal[10]\, G0|lut_offset_normal[10], top_hdr, 1
instance = comp, \G1|address_pixel_ram_lutnormal[10]~20\, G1|address_pixel_ram_lutnormal[10]~20, top_hdr, 1
instance = comp, \G1|G1|altsyncram_component|auto_generated|ram_block1a4\, G1|G1|altsyncram_component|auto_generated|ram_block1a4, top_hdr, 1
instance = comp, \G1|G3|Add0~0\, G1|G3|Add0~0, top_hdr, 1
instance = comp, \G1|G3|cnt[0]\, G1|G3|cnt[0], top_hdr, 1
instance = comp, \G1|G3|pixel_address~3\, G1|G3|pixel_address~3, top_hdr, 1
instance = comp, \G1|G3|pixel_address[0]\, G1|G3|pixel_address[0], top_hdr, 1
instance = comp, \G1|G3|pixel_address~4\, G1|G3|pixel_address~4, top_hdr, 1
instance = comp, \G1|G3|pixel_address[1]\, G1|G3|pixel_address[1], top_hdr, 1
instance = comp, \G1|G3|Add0~2\, G1|G3|Add0~2, top_hdr, 1
instance = comp, \G1|G3|cnt[1]\, G1|G3|cnt[1], top_hdr, 1
instance = comp, \G1|G3|Add0~4\, G1|G3|Add0~4, top_hdr, 1
instance = comp, \G1|G3|cnt[2]\, G1|G3|cnt[2], top_hdr, 1
instance = comp, \G1|G3|pixel_address~5\, G1|G3|pixel_address~5, top_hdr, 1
instance = comp, \G1|G3|pixel_address[2]\, G1|G3|pixel_address[2], top_hdr, 1
instance = comp, \G1|G3|Add0~6\, G1|G3|Add0~6, top_hdr, 1
instance = comp, \G1|G3|cnt[3]\, G1|G3|cnt[3], top_hdr, 1
instance = comp, \G1|G3|pixel_address~6\, G1|G3|pixel_address~6, top_hdr, 1
instance = comp, \G1|G3|pixel_address[3]\, G1|G3|pixel_address[3], top_hdr, 1
instance = comp, \G1|G3|pixel_address~7\, G1|G3|pixel_address~7, top_hdr, 1
instance = comp, \G1|G3|pixel_address[4]\, G1|G3|pixel_address[4], top_hdr, 1
instance = comp, \G1|G3|pixel_address~8\, G1|G3|pixel_address~8, top_hdr, 1
instance = comp, \G1|G3|pixel_address[5]\, G1|G3|pixel_address[5], top_hdr, 1
instance = comp, \G1|G3|pixel_address~9\, G1|G3|pixel_address~9, top_hdr, 1
instance = comp, \G1|G3|pixel_address[6]\, G1|G3|pixel_address[6], top_hdr, 1
instance = comp, \G1|G3|pixel_address~10\, G1|G3|pixel_address~10, top_hdr, 1
instance = comp, \G1|G3|pixel_address[7]\, G1|G3|pixel_address[7], top_hdr, 1
instance = comp, \G1|G3|Add0~8\, G1|G3|Add0~8, top_hdr, 1
instance = comp, \G1|G3|cnt[4]\, G1|G3|cnt[4], top_hdr, 1
instance = comp, \G1|G3|Add0~14\, G1|G3|Add0~14, top_hdr, 1
instance = comp, \G1|G3|cnt[7]\, G1|G3|cnt[7], top_hdr, 1
instance = comp, \G1|G3|Add0~16\, G1|G3|Add0~16, top_hdr, 1
instance = comp, \G1|G3|cnt[8]\, G1|G3|cnt[8], top_hdr, 1
instance = comp, \G1|G3|pixel_address~11\, G1|G3|pixel_address~11, top_hdr, 1
instance = comp, \G1|G3|pixel_address[8]\, G1|G3|pixel_address[8], top_hdr, 1
instance = comp, \G1|G3|Add0~18\, G1|G3|Add0~18, top_hdr, 1
instance = comp, \G1|G3|cnt[9]\, G1|G3|cnt[9], top_hdr, 1
instance = comp, \G1|G3|pixel_address~12\, G1|G3|pixel_address~12, top_hdr, 1
instance = comp, \G1|G3|pixel_address[9]\, G1|G3|pixel_address[9], top_hdr, 1
instance = comp, \G1|G3|Add0~20\, G1|G3|Add0~20, top_hdr, 1
instance = comp, \G1|G3|cnt[10]\, G1|G3|cnt[10], top_hdr, 1
instance = comp, \G1|G3|pixel_address~13\, G1|G3|pixel_address~13, top_hdr, 1
instance = comp, \G1|G3|pixel_address[10]\, G1|G3|pixel_address[10], top_hdr, 1
instance = comp, \G1|G3|Add0~22\, G1|G3|Add0~22, top_hdr, 1
instance = comp, \G1|G3|cnt[11]\, G1|G3|cnt[11], top_hdr, 1
instance = comp, \G1|G3|pixel_address~14\, G1|G3|pixel_address~14, top_hdr, 1
instance = comp, \G1|G3|pixel_address[11]\, G1|G3|pixel_address[11], top_hdr, 1
instance = comp, \G1|G3|cnt[12]\, G1|G3|cnt[12], top_hdr, 1
instance = comp, \G1|G3|pixel_address~15\, G1|G3|pixel_address~15, top_hdr, 1
instance = comp, \G1|G3|pixel_address[12]\, G1|G3|pixel_address[12], top_hdr, 1
instance = comp, \G1|G2|hcount[6]\, G1|G2|hcount[6], top_hdr, 1
instance = comp, \G1|G2|LessThan0~0\, G1|G2|LessThan0~0, top_hdr, 1
instance = comp, \G1|G2|vga_rgb~0\, G1|G2|vga_rgb~0, top_hdr, 1
instance = comp, \G1|G2|pixel_address[0]~0\, G1|G2|pixel_address[0]~0, top_hdr, 1
instance = comp, \G1|G2|pixel_address[1]~1\, G1|G2|pixel_address[1]~1, top_hdr, 1
instance = comp, \G1|G2|hcount[2]\, G1|G2|hcount[2], top_hdr, 1
instance = comp, \G1|G2|pixel_address[2]~2\, G1|G2|pixel_address[2]~2, top_hdr, 1
instance = comp, \G1|G2|pixel_address[3]~3\, G1|G2|pixel_address[3]~3, top_hdr, 1
instance = comp, \G1|G2|Add1~0\, G1|G2|Add1~0, top_hdr, 1
instance = comp, \G1|G2|pixel_address[4]~4\, G1|G2|pixel_address[4]~4, top_hdr, 1
instance = comp, \G1|G2|Add1~2\, G1|G2|Add1~2, top_hdr, 1
instance = comp, \G1|G2|pixel_address[5]~5\, G1|G2|pixel_address[5]~5, top_hdr, 1
instance = comp, \G1|G2|Add1~4\, G1|G2|Add1~4, top_hdr, 1
instance = comp, \G1|G2|pixel_address[6]~6\, G1|G2|pixel_address[6]~6, top_hdr, 1
instance = comp, \G1|G2|Add1~6\, G1|G2|Add1~6, top_hdr, 1
instance = comp, \G1|G2|pixel_address[7]~7\, G1|G2|pixel_address[7]~7, top_hdr, 1
instance = comp, \G1|G2|Add2~4\, G1|G2|Add2~4, top_hdr, 1
instance = comp, \G1|G2|Add2~6\, G1|G2|Add2~6, top_hdr, 1
instance = comp, \G1|G2|Add1~10\, G1|G2|Add1~10, top_hdr, 1
instance = comp, \G1|G2|Add2~7\, G1|G2|Add2~7, top_hdr, 1
instance = comp, \G1|G2|Add2~9\, G1|G2|Add2~9, top_hdr, 1
instance = comp, \G1|G2|Add0~2\, G1|G2|Add0~2, top_hdr, 1
instance = comp, \G1|G2|Add2~10\, G1|G2|Add2~10, top_hdr, 1
instance = comp, \G1|G2|Add2~12\, G1|G2|Add2~12, top_hdr, 1
instance = comp, \G1|G2|Add0~4\, G1|G2|Add0~4, top_hdr, 1
instance = comp, \G1|G2|Add2~13\, G1|G2|Add2~13, top_hdr, 1
instance = comp, \G1|G2|Add2~15\, G1|G2|Add2~15, top_hdr, 1
instance = comp, \G1|G2|Add0~6\, G1|G2|Add0~6, top_hdr, 1
instance = comp, \G1|G2|Add2~16\, G1|G2|Add2~16, top_hdr, 1
instance = comp, \G1|G2|Add2~18\, G1|G2|Add2~18, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a8\, G1|G0|altsyncram_component|auto_generated|ram_block1a8, top_hdr, 1
instance = comp, \G1|G2|Add2~23\, G1|G2|Add2~23, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|address_reg_b[0]\, G1|G0|altsyncram_component|auto_generated|address_reg_b[0], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder\, G1|G0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|out_address_reg_b[0]\, G1|G0|altsyncram_component|auto_generated|out_address_reg_b[0], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a0\, G1|G0|altsyncram_component|auto_generated|ram_block1a0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a16\, G1|G0|altsyncram_component|auto_generated|ram_block1a16, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~2\, G1|G0|altsyncram_component|auto_generated|mux5|_~2, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~3\, G1|G0|altsyncram_component|auto_generated|mux5|_~3, top_hdr, 1
instance = comp, \G1|G2|Add1~12\, G1|G2|Add1~12, top_hdr, 1
instance = comp, \G1|G2|Add0~8\, G1|G2|Add0~8, top_hdr, 1
instance = comp, \G1|G2|Add2~21\, G1|G2|Add2~21, top_hdr, 1
instance = comp, \G1|G2|Add2~24\, G1|G2|Add2~24, top_hdr, 1
instance = comp, \G1|G2|Add2~27\, G1|G2|Add2~27, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|address_reg_b[2]\, G1|G0|altsyncram_component|auto_generated|address_reg_b[2], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|out_address_reg_b[2]\, G1|G0|altsyncram_component|auto_generated|out_address_reg_b[2], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a48\, G1|G0|altsyncram_component|auto_generated|ram_block1a48, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a32\, G1|G0|altsyncram_component|auto_generated|ram_block1a32, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a40\, G1|G0|altsyncram_component|auto_generated|ram_block1a40, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~0\, G1|G0|altsyncram_component|auto_generated|mux5|_~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a56\, G1|G0|altsyncram_component|auto_generated|ram_block1a56, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~1\, G1|G0|altsyncram_component|auto_generated|mux5|_~1, top_hdr, 1
instance = comp, \G1|G2|vga_blue[0]~0\, G1|G2|vga_blue[0]~0, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a1\, G1|G0|altsyncram_component|auto_generated|ram_block1a1, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a17\, G1|G0|altsyncram_component|auto_generated|ram_block1a17, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~6\, G1|G0|altsyncram_component|auto_generated|mux5|_~6, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a9\, G1|G0|altsyncram_component|auto_generated|ram_block1a9, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~7\, G1|G0|altsyncram_component|auto_generated|mux5|_~7, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a33\, G1|G0|altsyncram_component|auto_generated|ram_block1a33, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a41\, G1|G0|altsyncram_component|auto_generated|ram_block1a41, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~4\, G1|G0|altsyncram_component|auto_generated|mux5|_~4, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a57\, G1|G0|altsyncram_component|auto_generated|ram_block1a57, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a49\, G1|G0|altsyncram_component|auto_generated|ram_block1a49, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~5\, G1|G0|altsyncram_component|auto_generated|mux5|_~5, top_hdr, 1
instance = comp, \G1|G2|vga_blue[1]~1\, G1|G2|vga_blue[1]~1, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a58\, G1|G0|altsyncram_component|auto_generated|ram_block1a58, top_hdr, 1
instance = comp, \G1|G2|Add2~26\, G1|G2|Add2~26, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|address_reg_b[1]\, G1|G0|altsyncram_component|auto_generated|address_reg_b[1], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder\, G1|G0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|out_address_reg_b[1]\, G1|G0|altsyncram_component|auto_generated|out_address_reg_b[1], top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a50\, G1|G0|altsyncram_component|auto_generated|ram_block1a50, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~9\, G1|G0|altsyncram_component|auto_generated|mux5|_~9, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a18\, G1|G0|altsyncram_component|auto_generated|ram_block1a18, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a2\, G1|G0|altsyncram_component|auto_generated|ram_block1a2, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~10\, G1|G0|altsyncram_component|auto_generated|mux5|_~10, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a10\, G1|G0|altsyncram_component|auto_generated|ram_block1a10, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~11\, G1|G0|altsyncram_component|auto_generated|mux5|_~11, top_hdr, 1
instance = comp, \G1|G2|vga_blue[2]~2\, G1|G2|vga_blue[2]~2, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a51\, G1|G0|altsyncram_component|auto_generated|ram_block1a51, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a59\, G1|G0|altsyncram_component|auto_generated|ram_block1a59, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~13\, G1|G0|altsyncram_component|auto_generated|mux5|_~13, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a11\, G1|G0|altsyncram_component|auto_generated|ram_block1a11, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a27\, G1|G0|altsyncram_component|auto_generated|ram_block1a27, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~15\, G1|G0|altsyncram_component|auto_generated|mux5|_~15, top_hdr, 1
instance = comp, \G1|G2|vga_blue[3]~3\, G1|G2|vga_blue[3]~3, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a52\, G1|G0|altsyncram_component|auto_generated|ram_block1a52, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a60\, G1|G0|altsyncram_component|auto_generated|ram_block1a60, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~17\, G1|G0|altsyncram_component|auto_generated|mux5|_~17, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a12\, G1|G0|altsyncram_component|auto_generated|ram_block1a12, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a28\, G1|G0|altsyncram_component|auto_generated|ram_block1a28, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~19\, G1|G0|altsyncram_component|auto_generated|mux5|_~19, top_hdr, 1
instance = comp, \G1|G2|vga_blue[4]~4\, G1|G2|vga_blue[4]~4, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a61\, G1|G0|altsyncram_component|auto_generated|ram_block1a61, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a53\, G1|G0|altsyncram_component|auto_generated|ram_block1a53, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a45\, G1|G0|altsyncram_component|auto_generated|ram_block1a45, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a37\, G1|G0|altsyncram_component|auto_generated|ram_block1a37, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~20\, G1|G0|altsyncram_component|auto_generated|mux5|_~20, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~21\, G1|G0|altsyncram_component|auto_generated|mux5|_~21, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a21\, G1|G0|altsyncram_component|auto_generated|ram_block1a21, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a5\, G1|G0|altsyncram_component|auto_generated|ram_block1a5, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~22\, G1|G0|altsyncram_component|auto_generated|mux5|_~22, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a29\, G1|G0|altsyncram_component|auto_generated|ram_block1a29, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~23\, G1|G0|altsyncram_component|auto_generated|mux5|_~23, top_hdr, 1
instance = comp, \G1|G2|vga_blue[5]~5\, G1|G2|vga_blue[5]~5, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a22\, G1|G0|altsyncram_component|auto_generated|ram_block1a22, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a6\, G1|G0|altsyncram_component|auto_generated|ram_block1a6, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~26\, G1|G0|altsyncram_component|auto_generated|mux5|_~26, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a14\, G1|G0|altsyncram_component|auto_generated|ram_block1a14, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~27\, G1|G0|altsyncram_component|auto_generated|mux5|_~27, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a38\, G1|G0|altsyncram_component|auto_generated|ram_block1a38, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a46\, G1|G0|altsyncram_component|auto_generated|ram_block1a46, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~24\, G1|G0|altsyncram_component|auto_generated|mux5|_~24, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a62\, G1|G0|altsyncram_component|auto_generated|ram_block1a62, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a54\, G1|G0|altsyncram_component|auto_generated|ram_block1a54, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~25\, G1|G0|altsyncram_component|auto_generated|mux5|_~25, top_hdr, 1
instance = comp, \G1|G2|vga_blue[6]~6\, G1|G2|vga_blue[6]~6, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a63\, G1|G0|altsyncram_component|auto_generated|ram_block1a63, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a47\, G1|G0|altsyncram_component|auto_generated|ram_block1a47, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a39\, G1|G0|altsyncram_component|auto_generated|ram_block1a39, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~28\, G1|G0|altsyncram_component|auto_generated|mux5|_~28, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a55\, G1|G0|altsyncram_component|auto_generated|ram_block1a55, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~29\, G1|G0|altsyncram_component|auto_generated|mux5|_~29, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a31\, G1|G0|altsyncram_component|auto_generated|ram_block1a31, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|ram_block1a15\, G1|G0|altsyncram_component|auto_generated|ram_block1a15, top_hdr, 1
instance = comp, \G1|G0|altsyncram_component|auto_generated|mux5|_~31\, G1|G0|altsyncram_component|auto_generated|mux5|_~31, top_hdr, 1
instance = comp, \G1|G2|vga_blue[7]~7\, G1|G2|vga_blue[7]~7, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SCLK_out~2\, G1|G3|G0|I2C_Controller_inst|SCLK_out~2, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SCLK_out~0\, G1|G3|G0|I2C_Controller_inst|SCLK_out~0, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SCLK_out~1\, G1|G3|G0|I2C_Controller_inst|SCLK_out~1, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux0~6\, G1|G3|G0|I2C_Controller_inst|Mux0~6, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux0~3\, G1|G3|G0|I2C_Controller_inst|Mux0~3, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux0~2\, G1|G3|G0|I2C_Controller_inst|Mux0~2, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|Mux0~5\, G1|G3|G0|I2C_Controller_inst|Mux0~5, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|SCLK\, G1|G3|G0|I2C_Controller_inst|SCLK, top_hdr, 1
instance = comp, \G1|G3|G0|I2C_Controller_inst|I2C_SCLK\, G1|G3|G0|I2C_Controller_inst|I2C_SCLK, top_hdr, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, top_hdr, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, top_hdr, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, top_hdr, 1
instance = comp, \SW[4]~input\, SW[4]~input, top_hdr, 1
instance = comp, \SW[5]~input\, SW[5]~input, top_hdr, 1
instance = comp, \SW[6]~input\, SW[6]~input, top_hdr, 1
instance = comp, \SW[7]~input\, SW[7]~input, top_hdr, 1
instance = comp, \SW[8]~input\, SW[8]~input, top_hdr, 1
instance = comp, \SW[9]~input\, SW[9]~input, top_hdr, 1
instance = comp, \SW[10]~input\, SW[10]~input, top_hdr, 1
instance = comp, \SW[11]~input\, SW[11]~input, top_hdr, 1
instance = comp, \SW[12]~input\, SW[12]~input, top_hdr, 1
instance = comp, \SW[13]~input\, SW[13]~input, top_hdr, 1
instance = comp, \SW[14]~input\, SW[14]~input, top_hdr, 1
instance = comp, \SW[15]~input\, SW[15]~input, top_hdr, 1
instance = comp, \CMOS_DATA[0]~input\, CMOS_DATA[0]~input, top_hdr, 1
instance = comp, \CMOS_DATA[1]~input\, CMOS_DATA[1]~input, top_hdr, 1
instance = comp, \CMOS_PIXCLK~input\, CMOS_PIXCLK~input, top_hdr, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, top_hdr, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, top_hdr, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, top_hdr, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, top_hdr, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, top_hdr, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, top_hdr, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, top_hdr, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, top_hdr, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, top_hdr, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, top_hdr, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, top_hdr, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, top_hdr, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, top_hdr, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, top_hdr, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, top_hdr, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, top_hdr, 1
instance = comp, \VGA_HS~input\, VGA_HS~input, top_hdr, 1
instance = comp, \VGA_VS~input\, VGA_VS~input, top_hdr, 1
