Analysis & Elaboration report for Processor
Sat May 11 21:57:58 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated
  6. Source assignments for CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_ngp1:auto_generated
  7. Source assignments for CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component|altsyncram_7np2:auto_generated
  8. Parameter Settings for User Entity Instance: vga_controller:vgaCont
  9. Parameter Settings for User Entity Instance: CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component
 11. Parameter Settings for User Entity Instance: CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component
 12. altsyncram Parameter Settings by Entity Instance
 13. Analysis & Elaboration Settings
 14. Port Connectivity Checks: "CPU:CPU|MemoryWriteback_register:MemoryWriteback_register_instance"
 15. Port Connectivity Checks: "CPU:CPU|RAM:ram_instance"
 16. Port Connectivity Checks: "CPU:CPU|RAM_coordenadas:ram_coordenadas_instance"
 17. Port Connectivity Checks: "CPU:CPU|mux_2:mux_2_instance_memory"
 18. Port Connectivity Checks: "CPU:CPU|decoderMemory_3outs:decoderMemory_3outs_instance"
 19. Port Connectivity Checks: "CPU:CPU|ExecuteMemory_register:ExecuteMemory_register_instance"
 20. Port Connectivity Checks: "CPU:CPU|decoderMemory:decoder_instance"
 21. Port Connectivity Checks: "CPU:CPU|ALU:ALU_instance|comparator:comparator_inst"
 22. Port Connectivity Checks: "CPU:CPU|ALU:ALU_instance"
 23. Port Connectivity Checks: "CPU:CPU|DecodeExecute_register:DecodeExecute_register_instance"
 24. Port Connectivity Checks: "CPU:CPU|regfile:regfile_instance"
 25. Port Connectivity Checks: "CPU:CPU|mux_2_regfile:u_mux_2_regfile"
 26. Port Connectivity Checks: "CPU:CPU|zeroExtend:zeroExtend_instance"
 27. Port Connectivity Checks: "CPU:CPU|mux_2:mux_2_instance_fetch"
 28. Port Connectivity Checks: "generate_graphic:gen_grid|generate_rectangle:rectImage"
 29. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat May 11 21:57:58 2024       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Processor                                   ;
; Top-level Entity Name         ; TopModule                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |TopModule|CPU:CPU|ROM:ROM_instance                         ; Memory/ROM/ROM.v                         ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |TopModule|CPU:CPU|RAM_coordenadas:ram_coordenadas_instance ; Memory/RAM_coordenadas/RAM_coordenadas.v ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |TopModule|CPU:CPU|RAM:ram_instance                         ; Memory/RAM/RAM.v                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_ngp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component|altsyncram_7np2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vgaCont ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; HACTIVE        ; 0100000000 ; Unsigned Binary                       ;
; HFP            ; 0011000000 ; Unsigned Binary                       ;
; HSYN           ; 0000110000 ; Unsigned Binary                       ;
; HBP            ; 0011000000 ; Unsigned Binary                       ;
; HMAX           ; 1010110000 ; Unsigned Binary                       ;
; VBP            ; 0001110000 ; Unsigned Binary                       ;
; VACTIVE        ; 0100000000 ; Unsigned Binary                       ;
; VFP            ; 0001110000 ; Unsigned Binary                       ;
; VSYN           ; 0000000010 ; Unsigned Binary                       ;
; VMAX           ; 0111100010 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                     ;
+------------------------------------+-----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                  ;
; WIDTH_A                            ; 16                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 16                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 65536                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WIDTH_B                            ; 1                     ; Untyped                                  ;
; WIDTHAD_B                          ; 1                     ; Untyped                                  ;
; NUMWORDS_B                         ; 1                     ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; INIT_FILE                          ; ../Memory/ROM/ROM.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_d8h1       ; Untyped                                  ;
+------------------------------------+-----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                             ;
+------------------------------------+-----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                          ;
; WIDTH_A                            ; 8                     ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                          ;
; WIDTH_B                            ; 1                     ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                          ;
; INIT_FILE                          ; ./RAM_coordenadas.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ngp1       ; Untyped                                                          ;
+------------------------------------+-----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ./RAM.mif            ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_7np2      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                ;
; Entity Instance                           ; CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 65536                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopModule          ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|MemoryWriteback_register:MemoryWriteback_register_instance"                                                                                                                                      ;
+----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memData_in                 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "memData_in[15..1]" will be connected to GND.                               ;
; reg_dest_data_writeback_in ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ni_out                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|RAM:ram_instance"                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_a       ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; data_b       ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; q_a          ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
; q_a[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|RAM_coordenadas:ram_coordenadas_instance"                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data       ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q          ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[7..1]" have no fanouts                                                               ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|mux_2:mux_2_instance_memory"                                                                                                            ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data1[15..1]" will be connected to GND. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|decoderMemory_3outs:decoderMemory_3outs_instance"                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data_in[15..1]" will be connected to GND. ;
; select             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "select[1..1]" will be connected to GND.    ;
; data_out_0[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|ExecuteMemory_register:ExecuteMemory_register_instance"                                                                                                                                           ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_dest_data_writeback_in  ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mm_out                      ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "mm_out[1..1]" have no fanouts                                                          ;
; ALUresult_out               ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "ALUresult_out[15..1]" have no fanouts                                                 ;
; memData_out                 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "memData_out[15..1]" have no fanouts                                                   ;
; reg_dest_data_writeback_out ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (16 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND.            ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|decoderMemory:decoder_instance"                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data_in[15..1]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|ALU:ALU_instance|comparator:comparator_inst"                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|ALU:ALU_instance"                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; srcA ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "srcA[15..1]" will be connected to GND. ;
; srcB ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "srcB[15..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|DecodeExecute_register:DecodeExecute_register_instance"                                                                                                                                           ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_dest_data_writeback_in  ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reg_dest_data_writeback_out ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (16 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND.            ;
; srcA_out                    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "srcA_out[15..1]" have no fanouts                                                      ;
; srcB_out                    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "srcB_out[15..1]" have no fanouts                                                      ;
; wme_out                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|regfile:regfile_instance"                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a3   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|mux_2_regfile:u_mux_2_regfile"                                                                                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (16 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|zeroExtend:zeroExtend_instance"                                                                                                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Immediate ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (8 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU|mux_2:mux_2_instance_fetch"                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data1[15..1]" will be connected to GND. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "generate_graphic:gen_grid|generate_rectangle:rectImage"                                                                                                                                    ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[9..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[9..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bottom[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bottom[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bottom[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 11 21:57:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/writeback_stage_tb.sv
    Info (12023): Found entity 1: WriteBack_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Writeback_Stage_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/memory_stage_tb.sv
    Info (12023): Found entity 1: Memory_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Memory_Stage_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/execute_stage_tb.sv
    Info (12023): Found entity 1: Execute_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at Decode_Stage_tb.sv(69): ignored dangling comma in List of Port Connections File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Decode_Stage_tb.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decode_stage_tb.sv
    Info (12023): Found entity 1: Decode_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Decode_Stage_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/regfile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: TopModule File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.sv
    Info (12023): Found entity 1: subtractor File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/subtractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/subtractor_tb.sv
    Info (12023): Found entity 1: subtractor_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/subtractor_tb.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ALU.sv(50): truncated literal to match 2 bits File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 50
Warning (10229): Verilog HDL Expression warning at ALU.sv(51): truncated literal to match 2 bits File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ALU_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.sv
    Info (12023): Found entity 1: signExtend File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/signExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zeroextend.sv
    Info (12023): Found entity 1: zeroExtend File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/zeroExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv
    Info (12023): Found entity 1: signExtend_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/signExtend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/zeroextend_tb.sv
    Info (12023): Found entity 1: zeroExtend_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/zeroExtend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/mux_2_tb.sv
    Info (12023): Found entity 1: mux_2_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_2_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4.sv
    Info (12023): Found entity 1: mux_4 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/mux_4_tb.sv
    Info (12023): Found entity 1: mux_4_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_4_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcadder.sv
    Info (12023): Found entity 1: PCadder File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/pcadder_tb.sv
    Info (12023): Found entity 1: PCadder_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCadder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcregister.sv
    Info (12023): Found entity 1: PCregister File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCregister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/pcregister_tb.sv
    Info (12023): Found entity 1: PCregister_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCregister_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodermemory.sv
    Info (12023): Found entity 1: decoderMemory File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decodermemory_tb.sv
    Info (12023): Found entity 1: decoderMemory_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/decoderMemory_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetchdecode_register.sv
    Info (12023): Found entity 1: FetchDecode_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/FetchDecode_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetchdecode_register_tb.sv
    Info (12023): Found entity 1: FetchDecode_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/FetchDecode_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodeexecute_register.sv
    Info (12023): Found entity 1: DecodeExecute_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decodeexecute_register_tb.sv
    Info (12023): Found entity 1: DecodeExecute_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/DecodeExecute_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file executememory_register.sv
    Info (12023): Found entity 1: ExecuteMemory_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ExecuteMemory_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/executememory_register_tb.sv
    Info (12023): Found entity 1: ExecuteMemory_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ExecuteMemory_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memorywriteback_register.sv
    Info (12023): Found entity 1: MemoryWriteback_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/memorywriteback_register_tb.sv
    Info (12023): Found entity 1: MemoryWriteback_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/MemoryWriteback_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logicalshiftleft.sv
    Info (12023): Found entity 1: LogicalShiftLeft File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/LogicalShiftLeft.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file negation.sv
    Info (12023): Found entity 1: negation File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/logicalshiftleft_tb.sv
    Info (12023): Found entity 1: LogicalShiftLeft_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/LogicalShiftLeft_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/negation_tb.sv
    Info (12023): Found entity 1: negation_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/negation_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/comparator_tb.sv
    Info (12023): Found entity 1: comparator_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/comparator_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv
    Info (12023): Found entity 1: controlUnit_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/controlUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv
    Info (12023): Found entity 1: Fetch_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/generate_graphic.sv
    Info (12023): Found entity 1: generate_graphic File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/generate_rectangle.sv
    Info (12023): Found entity 1: generate_rectangle File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_rectangle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_module.sv
    Info (12023): Found entity 1: vga_module File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/rom_testbench.sv
    Info (12023): Found entity 1: ROM_testbench File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ROM_testbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decodermemory_3outs.sv
    Info (12023): Found entity 1: decoderMemory_3outs File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory_3outs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram_coordenadas/ram_coordenadas.v
    Info (12023): Found entity 1: RAM_coordenadas File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_regfile.sv
    Info (12023): Found entity 1: mux_2_regfile File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2_regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/cpu_tb.sv
    Info (12023): Found entity 1: CPU_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/CPU_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom/rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(97): created implicit net for "read_addres_or_data" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv Line: 97
Warning (10236): Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(112): created implicit net for "wme_execute" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv Line: 112
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(371): created implicit net for "readCoordinate" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 371
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(375): created implicit net for "readCoordinate" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/CPU_tb.sv Line: 375
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:vga_pll" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 19
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vgaCont" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 21
Info (12128): Elaborating entity "generate_graphic" for hierarchy "generate_graphic:gen_grid" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 23
Info (12128): Elaborating entity "generate_rectangle" for hierarchy "generate_graphic:gen_grid|generate_rectangle:rectImage" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv Line: 12
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 25
Warning (10230): Verilog HDL assignment warning at CPU.sv(126): truncated value with size 32 to match size of target (16) File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 126
Info (12128): Elaborating entity "PCregister" for hierarchy "CPU:CPU|PCregister:PCregister_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 138
Info (12128): Elaborating entity "PCadder" for hierarchy "CPU:CPU|PCadder:PCadder_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 143
Warning (10230): Verilog HDL assignment warning at PCadder.sv(5): truncated value with size 32 to match size of target (16) File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv Line: 5
Info (12128): Elaborating entity "mux_2" for hierarchy "CPU:CPU|mux_2:mux_2_instance_fetch" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 150
Info (12128): Elaborating entity "ROM" for hierarchy "CPU:CPU|ROM:ROM_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v Line: 82
Info (12133): Instantiated megafunction "CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Memory/ROM/ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8h1.tdf
    Info (12023): Found entity 1: altsyncram_d8h1 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_d8h1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_d8h1" for hierarchy "CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated|decode_61a:rden_decode" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_d8h1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "CPU:CPU|ROM:ROM_instance|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated|mux_chb:mux2" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_d8h1.tdf Line: 41
Info (12128): Elaborating entity "FetchDecode_register" for hierarchy "CPU:CPU|FetchDecode_register:FetchDecode_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 163
Info (12128): Elaborating entity "controlUnit" for hierarchy "CPU:CPU|controlUnit:control_unit_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 187
Info (12128): Elaborating entity "signExtend" for hierarchy "CPU:CPU|signExtend:signExtend_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 192
Info (12128): Elaborating entity "zeroExtend" for hierarchy "CPU:CPU|zeroExtend:zeroExtend_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 197
Info (12128): Elaborating entity "mux_2_regfile" for hierarchy "CPU:CPU|mux_2_regfile:u_mux_2_regfile" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 204
Info (12128): Elaborating entity "regfile" for hierarchy "CPU:CPU|regfile:regfile_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 217
Info (12128): Elaborating entity "mux_4" for hierarchy "CPU:CPU|mux_4:mux_4_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 227
Info (12128): Elaborating entity "DecodeExecute_register" for hierarchy "CPU:CPU|DecodeExecute_register:DecodeExecute_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 274
Warning (10034): Output port "wme_out" at DecodeExecute_register.sv(23) has no driver File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv Line: 23
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU|ALU:ALU_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 291
Warning (10272): Verilog HDL Case Statement warning at ALU.sv(50): case item expression covers a value already covered by a previous case item File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 50
Warning (10272): Verilog HDL Case Statement warning at ALU.sv(51): case item expression covers a value already covered by a previous case item File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 51
Info (12128): Elaborating entity "adder" for hierarchy "CPU:CPU|ALU:ALU_instance|adder:u_adder" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 18
Info (12128): Elaborating entity "subtractor" for hierarchy "CPU:CPU|ALU:ALU_instance|subtractor:u_subtractor" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 24
Info (12128): Elaborating entity "LogicalShiftLeft" for hierarchy "CPU:CPU|ALU:ALU_instance|LogicalShiftLeft:LogicalShiftLeft_inst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 30
Info (12128): Elaborating entity "negation" for hierarchy "CPU:CPU|ALU:ALU_instance|negation:negation_inst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 35
Warning (10230): Verilog HDL assignment warning at negation.sv(6): truncated value with size 32 to match size of target (16) File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv Line: 6
Info (12128): Elaborating entity "comparator" for hierarchy "CPU:CPU|ALU:ALU_instance|comparator:comparator_inst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 41
Info (12128): Elaborating entity "decoderMemory" for hierarchy "CPU:CPU|decoderMemory:decoder_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 298
Info (12128): Elaborating entity "ExecuteMemory_register" for hierarchy "CPU:CPU|ExecuteMemory_register:ExecuteMemory_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 344
Info (12128): Elaborating entity "decoderMemory_3outs" for hierarchy "CPU:CPU|decoderMemory_3outs:decoderMemory_3outs_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 357
Info (12128): Elaborating entity "RAM_coordenadas" for hierarchy "CPU:CPU|RAM_coordenadas:ram_coordenadas_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 372
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v Line: 86
Info (12130): Elaborated megafunction instantiation "CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v Line: 86
Info (12133): Instantiated megafunction "CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./RAM_coordenadas.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ngp1.tdf
    Info (12023): Found entity 1: altsyncram_ngp1 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_ngp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ngp1" for hierarchy "CPU:CPU|RAM_coordenadas:ram_coordenadas_instance|altsyncram:altsyncram_component|altsyncram_ngp1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM" for hierarchy "CPU:CPU|RAM:ram_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 384
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 98
Info (12133): Instantiated megafunction "CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7np2.tdf
    Info (12023): Found entity 1: altsyncram_7np2 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_7np2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_7np2" for hierarchy "CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component|altsyncram_7np2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component|altsyncram_7np2:auto_generated|decode_dla:decode2" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_7np2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "CPU:CPU|RAM:ram_instance|altsyncram:altsyncram_component|altsyncram_7np2:auto_generated|mux_tfb:mux4" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_7np2.tdf Line: 53
Info (12128): Elaborating entity "MemoryWriteback_register" for hierarchy "CPU:CPU|MemoryWriteback_register:MemoryWriteback_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 409
Warning (10036): Verilog HDL or VHDL warning at MemoryWriteback_register.sv(30): object "wre" assigned a value but never read File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv Line: 30
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[15]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[14]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[13]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[12]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[11]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[10]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[9]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[8]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[7]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[6]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[5]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_execute[4]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 50
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[15]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[14]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[13]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[12]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[11]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[10]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[9]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[8]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[7]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[6]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[5]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_data_memory[4]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 51
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[15]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[14]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[13]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[12]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[11]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[10]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[9]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[8]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[7]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[6]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[5]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
    Warning (12110): Net "CPU:CPU|reg_dest_mux_out[4]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv Line: 53
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Sat May 11 21:57:58 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:36


