#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f108f30070 .scope module, "main_1658760333101" "main_1658760333101" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
o0x7f3f328e82e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f108f84e30_0 .net "MUX2_1_out", 0 0, o0x7f3f328e82e8;  0 drivers
v0x55f108f84ef0_0 .net "MUX2_out", 0 0, L_0x55f108f85940;  1 drivers
v0x55f108f84fe0_0 .net "MUX2_sel", 0 0, L_0x55f108f85aa0;  1 drivers
v0x55f108f850b0_0 .net "PC_out", 0 0, v0x55f108f83740_0;  1 drivers
v0x55f108f851a0_0 .net "R1_out", 0 0, v0x55f108f83e60_0;  1 drivers
v0x55f108f85300_0 .net "RCOND_out", 0 0, v0x55f108f84580_0;  1 drivers
v0x55f108f853c0_0 .net "ROUT_ld", 0 0, L_0x55f108f85a00;  1 drivers
v0x55f108f85460_0 .net "ROUT_out", 0 0, v0x55f108f84cc0_0;  1 drivers
v0x55f108f85500_0 .net *"_s4", 1 0, v0x55f108f85740_0;  1 drivers
o0x7f3f328e8198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f108f855c0_0 .net "clk", 0 0, o0x7f3f328e8198;  0 drivers
v0x55f108f85660_0 .var "nextState", 1 0;
v0x55f108f85740_0 .var "outSignals", 1 0;
v0x55f108f85820_0 .var "state", 1 0;
E_0x55f108f68f30 .event edge, v0x55f108f85820_0, v0x55f108f84580_0;
E_0x55f108f68380 .event edge, v0x55f108f85820_0;
L_0x55f108f85a00 .part v0x55f108f85740_0, 1, 1;
L_0x55f108f85aa0 .part v0x55f108f85740_0, 0, 1;
S_0x55f108f301f0 .scope module, "MUX2" "mux2" 2 24, 3 1 0, S_0x55f108f30070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
P_0x55f108f303c0 .param/l "N" 0 3 2, +C4<00000000000000000000000000000001>;
v0x55f108f58c60_0 .net "in_a", 0 0, v0x55f108f83e60_0;  alias, 1 drivers
v0x55f108f57ae0_0 .net "in_b", 0 0, v0x55f108f83740_0;  alias, 1 drivers
v0x55f108f58070_0 .net "out", 0 0, L_0x55f108f85940;  alias, 1 drivers
v0x55f108f57020_0 .net "sel", 0 0, L_0x55f108f85aa0;  alias, 1 drivers
L_0x55f108f85940 .functor MUXZ 1, v0x55f108f83e60_0, v0x55f108f83740_0, L_0x55f108f85aa0, C4<>;
S_0x55f108f83200 .scope module, "PC" "register" 2 37, 4 1 0, S_0x55f108f30070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
P_0x55f108f833f0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v0x55f108f834b0_0 .net "clk", 0 0, o0x7f3f328e8198;  alias, 0 drivers
o0x7f3f328e81c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f108f83590_0 .net "in", 0 0, o0x7f3f328e81c8;  0 drivers
o0x7f3f328e81f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f108f83670_0 .net "ld", 0 0, o0x7f3f328e81f8;  0 drivers
v0x55f108f83740_0 .var "out", 0 0;
E_0x55f108f6af70 .event posedge, v0x55f108f834b0_0;
S_0x55f108f838c0 .scope module, "R1" "register" 2 31, 4 1 0, S_0x55f108f30070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
P_0x55f108f83a90 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v0x55f108f83c00_0 .net "clk", 0 0, o0x7f3f328e8198;  alias, 0 drivers
v0x55f108f83cd0_0 .net "in", 0 0, o0x7f3f328e82e8;  alias, 0 drivers
o0x7f3f328e8318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f108f83d90_0 .net "ld", 0 0, o0x7f3f328e8318;  0 drivers
v0x55f108f83e60_0 .var "out", 0 0;
S_0x55f108f83fe0 .scope module, "RCOND" "register" 2 49, 4 1 0, S_0x55f108f30070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
P_0x55f108f841b0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v0x55f108f842f0_0 .net "clk", 0 0, o0x7f3f328e8198;  alias, 0 drivers
o0x7f3f328e8408 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f108f84400_0 .net "in", 0 0, o0x7f3f328e8408;  0 drivers
o0x7f3f328e8438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f108f844e0_0 .net "ld", 0 0, o0x7f3f328e8438;  0 drivers
v0x55f108f84580_0 .var "out", 0 0;
S_0x55f108f84710 .scope module, "ROUT" "register" 2 42, 4 1 0, S_0x55f108f30070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
P_0x55f108f84930 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
v0x55f108f84a40_0 .net "clk", 0 0, o0x7f3f328e8198;  alias, 0 drivers
v0x55f108f84b00_0 .net "in", 0 0, L_0x55f108f85940;  alias, 1 drivers
v0x55f108f84bf0_0 .net "ld", 0 0, L_0x55f108f85a00;  alias, 1 drivers
v0x55f108f84cc0_0 .var "out", 0 0;
    .scope S_0x55f108f838c0;
T_0 ;
    %wait E_0x55f108f6af70;
    %load/vec4 v0x55f108f83d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f108f83cd0_0;
    %assign/vec4 v0x55f108f83e60_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f108f83200;
T_1 ;
    %wait E_0x55f108f6af70;
    %load/vec4 v0x55f108f83670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55f108f83590_0;
    %assign/vec4 v0x55f108f83740_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f108f84710;
T_2 ;
    %wait E_0x55f108f6af70;
    %load/vec4 v0x55f108f84bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f108f84b00_0;
    %assign/vec4 v0x55f108f84cc0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f108f83fe0;
T_3 ;
    %wait E_0x55f108f6af70;
    %load/vec4 v0x55f108f844e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f108f84400_0;
    %assign/vec4 v0x55f108f84580_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f108f30070;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f108f85820_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x55f108f30070;
T_5 ;
    %wait E_0x55f108f6af70;
    %load/vec4 v0x55f108f85660_0;
    %assign/vec4 v0x55f108f85820_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f108f30070;
T_6 ;
    %wait E_0x55f108f68380;
    %load/vec4 v0x55f108f85820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f108f85740_0, 0, 2;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f108f85740_0, 0, 2;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f108f85740_0, 0, 2;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f108f85740_0, 0, 2;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f108f30070;
T_7 ;
    %wait E_0x55f108f68f30;
    %load/vec4 v0x55f108f85820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x55f108f85300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f108f85660_0, 0, 2;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f108f85660_0, 0, 2;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f108f85660_0, 0, 2;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f108f85660_0, 0, 2;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f108f85660_0, 0, 2;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f108f85660_0, 0, 2;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "vOut.v";
    "././verilogFiles/mux2.v";
    "././verilogFiles/register.v";
