INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/KeyboardDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyboardDecoder
INFO: [VRFC 10-2458] undeclared symbol pulse_been_ready, assumed default net type wire [D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/KeyboardDecoder.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/OnePulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OnePulse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/display_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/is_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/segment7_frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7_frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/validator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module validator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/exp_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/controller_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/ip/KeyboardCtrl_0_1/src/Ps2Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ps2Interface
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/ip/KeyboardCtrl_0_1/src/Ps2Interface.v:196]
INFO: [VRFC 10-2458] undeclared symbol tx_parity, assumed default net type wire [D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/ip/KeyboardCtrl_0_1/src/Ps2Interface.v:296]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/ip/KeyboardCtrl_0_1/src/Ps2Interface.v:196]
ERROR: [VRFC 10-2865] module 'Ps2Interface' ignored due to previous errors [D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/ip/KeyboardCtrl_0_1/src/Ps2Interface.v:164]
