#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:01:47 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Fri Dec  4 00:08:19 2015
# Process ID: 25755
# Log file: /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.runs/synth_1/main.vds
# Journal file: /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-3
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.cache/wt [current_project]
# set_property parent.project_path /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files -quiet /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# read_verilog -library xil_defaultlib {
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/SCCB_interface.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/OV7670_config_rom.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/OV7670_config.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/camera_configure.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/car_controller.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/display_8hex.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/vga_from_bram.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/synchronize.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/final_project.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/debounce.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/coord_to_addr.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/new/region_manager.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/location_heading_calculator.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/com_finder.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/camera_read.v
#   /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v
# }
# read_xdc /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/constrs_1/imports/Sources/Nexys4DDR_Master_lab4.xdc
# set_property used_in_implementation false [get_files /afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/constrs_1/imports/Sources/Nexys4DDR_Master_lab4.xdc]
# catch { write_hwdef -file main.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top main -part xc7a100tcsg324-3
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2292] literal value truncated to fit in 24 bits [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/car_controller.v:81]
WARNING: [Synth 8-976] region_dout has already been declared [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:192]
WARNING: [Synth 8-2654] second declaration of region_dout ignored [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:192]
INFO: [Synth 8-994] region_dout is declared here [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:190]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 917.090 ; gain = 152.723 ; free physical = 3792 ; free virtual = 13987
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:338]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (1#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:338]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (2#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.runs/synth_1/.Xil/Vivado-25755-eecs-digital-35/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.runs/synth_1/.Xil/Vivado-25755-eecs-digital-35/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'camera_read' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/camera_read.v:23]
	Parameter WAITING bound to: 0 - type: integer 
	Parameter RECORD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'camera_configure' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/camera_configure.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OV7670_config_rom' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/OV7670_config_rom.v:23]
INFO: [Synth 8-256] done synthesizing module 'OV7670_config_rom' (4#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/OV7670_config_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'OV7670_config' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/OV7670_config.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_SEND_CMD bound to: 1 - type: integer 
	Parameter FSM_DONE bound to: 2 - type: integer 
	Parameter FSM_TIMER bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/OV7670_config.v:58]
INFO: [Synth 8-256] done synthesizing module 'OV7670_config' (5#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/OV7670_config.v:23]
INFO: [Synth 8-638] synthesizing module 'SCCB_interface' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/SCCB_interface.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter SCCB_FREQ bound to: 100000 - type: integer 
	Parameter CAMERA_ADDR bound to: 8'b01000010 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START_SIGNAL bound to: 1 - type: integer 
	Parameter FSM_LOAD_BYTE bound to: 2 - type: integer 
	Parameter FSM_TX_BYTE_1 bound to: 3 - type: integer 
	Parameter FSM_TX_BYTE_2 bound to: 4 - type: integer 
	Parameter FSM_TX_BYTE_3 bound to: 5 - type: integer 
	Parameter FSM_TX_BYTE_4 bound to: 6 - type: integer 
	Parameter FSM_END_SIGNAL_1 bound to: 7 - type: integer 
	Parameter FSM_END_SIGNAL_2 bound to: 8 - type: integer 
	Parameter FSM_END_SIGNAL_3 bound to: 9 - type: integer 
	Parameter FSM_END_SIGNAL_4 bound to: 10 - type: integer 
	Parameter FSM_DONE bound to: 11 - type: integer 
	Parameter FSM_TIMER bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/SCCB_interface.v:72]
INFO: [Synth 8-256] done synthesizing module 'SCCB_interface' (6#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/SCCB_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'camera_configure' (7#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/src/camera_configure.v:23]
INFO: [Synth 8-256] done synthesizing module 'camera_read' (8#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/camera_read.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:349]
INFO: [Synth 8-256] done synthesizing module 'vga' (9#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:349]
INFO: [Synth 8-638] synthesizing module 'com_finder' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/com_finder.v:23]
INFO: [Synth 8-256] done synthesizing module 'com_finder' (10#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/com_finder.v:23]
INFO: [Synth 8-638] synthesizing module 'location_heading_calculator' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/location_heading_calculator.v:23]
INFO: [Synth 8-256] done synthesizing module 'location_heading_calculator' (11#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/location_heading_calculator.v:23]
INFO: [Synth 8-638] synthesizing module 'car_controller' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/car_controller.v:45]
	Parameter RESET bound to: 0 - type: integer 
	Parameter MANUAL bound to: 1 - type: integer 
	Parameter AUTO_SET bound to: 2 - type: integer 
	Parameter AUTO_F bound to: 3 - type: integer 
	Parameter AUTO_L bound to: 4 - type: integer 
	Parameter AUTO_R bound to: 5 - type: integer 
	Parameter PULSE_COUNT bound to: 6 - type: integer 
	Parameter NEXT_REGION bound to: 7 - type: integer 
	Parameter PRE_L bound to: 8 - type: integer 
	Parameter PRE_R bound to: 9 - type: integer 
	Parameter PRE_F bound to: 10 - type: integer 
	Parameter OUTER_TRACK bound to: 0 - type: integer 
	Parameter TRACK bound to: 1 - type: integer 
	Parameter INNER_TRACK bound to: 2 - type: integer 
	Parameter CMD_DELAY bound to: 24'b011111010111100001000000 
	Parameter FWD_PULSE bound to: 24'b000011000011010100000000 
	Parameter LEFT_PULSE bound to: 24'b000111101000010010000000 
	Parameter RIGHT_PULSE bound to: 24'b001000001100111001110000 
	Parameter PRE_LEFT_PULSE bound to: 24'b000111101000010010000000 
	Parameter PRE_RIGHT_PULSE bound to: 24'b001000001100111001110000 
	Parameter BACK_PULSE bound to: 24'b000100110001001011010000 
INFO: [Synth 8-256] done synthesizing module 'car_controller' (12#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/car_controller.v:45]
INFO: [Synth 8-638] synthesizing module 'region_manager' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/new/region_manager.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/new/region_manager.v:47]
INFO: [Synth 8-256] done synthesizing module 'region_manager' (13#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/imports/sources_1/new/region_manager.v:23]
INFO: [Synth 8-638] synthesizing module 'track_recognizer' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:467]
INFO: [Synth 8-638] synthesizing module 'camera_read_mod' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:23]
	Parameter WAITING bound to: 0 - type: integer 
	Parameter RECORD bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'camera_read_mod' (14#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:23]
INFO: [Synth 8-638] synthesizing module 'filter' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:107]
	Parameter START bound to: 0 - type: integer 
	Parameter PROCESS bound to: 1 - type: integer 
	Parameter TAG_BLACK bound to: 3 - type: integer 
	Parameter MAX_X bound to: 639 - type: integer 
	Parameter MAX_Y bound to: 479 - type: integer 
	Parameter MIN_X bound to: 1 - type: integer 
	Parameter MIN_Y bound to: 1 - type: integer 
	Parameter MAX_ADDR bound to: 153599 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:150]
INFO: [Synth 8-256] done synthesizing module 'filter' (15#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:107]
INFO: [Synth 8-638] synthesizing module 'track_regionizer' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:203]
	Parameter START bound to: 0 - type: integer 
	Parameter START_LEFT bound to: 1 - type: integer 
	Parameter START_RIGHT bound to: 2 - type: integer 
	Parameter MAX_X bound to: 639 - type: integer 
	Parameter MAX_Y bound to: 479 - type: integer 
	Parameter MIN_X bound to: 1 - type: integer 
	Parameter MIN_Y bound to: 1 - type: integer 
	Parameter MAX_ADDR bound to: 153599 - type: integer 
	Parameter NON_TRACK bound to: 8'b10101010 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:249]
INFO: [Synth 8-256] done synthesizing module 'track_regionizer' (16#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:203]
INFO: [Synth 8-638] synthesizing module 'track_tagger' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:321]
	Parameter START bound to: 0 - type: integer 
	Parameter PROCESS bound to: 1 - type: integer 
	Parameter MAX_X bound to: 639 - type: integer 
	Parameter MAX_Y bound to: 479 - type: integer 
	Parameter MIN_X bound to: 1 - type: integer 
	Parameter MIN_Y bound to: 1 - type: integer 
	Parameter MAX_ADDR bound to: 153599 - type: integer 
	Parameter OUTSIDE bound to: 0 - type: integer 
	Parameter TRACK bound to: 8'b00010001 
	Parameter INSIDE bound to: 8'b00100010 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:368]
INFO: [Synth 8-256] done synthesizing module 'track_tagger' (17#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:321]
WARNING: [Synth 8-3848] Net bram_write_addr_tagger in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:504]
WARNING: [Synth 8-3848] Net bram_read_addr_camera in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:507]
WARNING: [Synth 8-3848] Net bram_din_tagger in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:517]
WARNING: [Synth 8-3848] Net bram_we_tagger in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:523]
WARNING: [Synth 8-3848] Net disp_r in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:496]
WARNING: [Synth 8-3848] Net disp_g in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:496]
WARNING: [Synth 8-3848] Net disp_b in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:496]
INFO: [Synth 8-256] done synthesizing module 'track_recognizer' (18#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:467]
WARNING: [Synth 8-689] width (1) of port connection 'disp_r' does not match port width (4) of module 'track_recognizer' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:234]
WARNING: [Synth 8-689] width (1) of port connection 'disp_g' does not match port width (4) of module 'track_recognizer' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:235]
WARNING: [Synth 8-689] width (1) of port connection 'disp_b' does not match port width (4) of module 'track_recognizer' [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:236]
WARNING: [Synth 8-3848] Net LED16_G in module/entity main does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:39]
WARNING: [Synth 8-3848] Net LED16_R in module/entity main does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:39]
INFO: [Synth 8-256] done synthesizing module 'main' (19#1) [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design main has unconnected port LED[15]
WARNING: [Synth 8-3331] design main has unconnected port LED[14]
WARNING: [Synth 8-3331] design main has unconnected port LED16_G
WARNING: [Synth 8-3331] design main has unconnected port LED16_R
WARNING: [Synth 8-3331] design main has unconnected port JB[6]
WARNING: [Synth 8-3331] design main has unconnected port JB[1]
WARNING: [Synth 8-3331] design main has unconnected port JC[7]
WARNING: [Synth 8-3331] design main has unconnected port JC[6]
WARNING: [Synth 8-3331] design main has unconnected port JC[5]
WARNING: [Synth 8-3331] design main has unconnected port BTNL
WARNING: [Synth 8-3331] design main has unconnected port BTNR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 948.348 ; gain = 183.980 ; free physical = 3759 ; free virtual = 13954
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 948.348 ; gain = 183.980 ; free physical = 3759 ; free virtual = 13955
---------------------------------------------------------------------------------
Loading clock regions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /mit/6.111/xilinx-vivado/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/constrs_1/imports/Sources/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/constrs_1/imports/Sources/Nexys4DDR_Master_lab4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1273.562 ; gain = 0.000 ; free physical = 3563 ; free virtual = 13758
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.562 ; gain = 509.195 ; free physical = 3562 ; free virtual = 13758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.562 ; gain = 509.195 ; free physical = 3562 ; free virtual = 13758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.562 ; gain = 509.195 ; free physical = 3562 ; free virtual = 13758
---------------------------------------------------------------------------------
ROM "FSM_state" won't be mapped to RAM because it is too sparse.
ROM "timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FSM_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "FSM_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "status" won't be mapped to RAM because it is too sparse.
ROM "vcount" won't be mapped to RAM because it is too sparse.
ROM "com_x1" won't be mapped to RAM because it is too sparse.
ROM "com_x2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'region_manager'
ROM "status" won't be mapped to RAM because it is too sparse.
ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "bram_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "done" won't be mapped to RAM because it is too sparse.
ROM "done" won't be mapped to RAM because it is too sparse.
ROM "x" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "done" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'region_manager'
WARNING: [Synth 8-3848] Net bram_write_addr_tagger in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:504]
WARNING: [Synth 8-3848] Net bram_read_addr_camera in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:507]
WARNING: [Synth 8-3848] Net bram_din_tagger in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:517]
WARNING: [Synth 8-3848] Net bram_we_tagger in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:523]
WARNING: [Synth 8-3848] Net disp_r in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:496]
WARNING: [Synth 8-3848] Net disp_g in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:496]
WARNING: [Synth 8-3848] Net disp_b in module/entity track_recognizer does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/track_rec.v:496]
WARNING: [Synth 8-3848] Net LED16_G in module/entity main does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:39]
WARNING: [Synth 8-3848] Net LED16_R in module/entity main does not have driver. [/afs/athena.mit.edu/user/k/s/kschan/Documents/6.111/Final_Project2/Final_Project2.srcs/sources_1/new/main.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.562 ; gain = 509.195 ; free physical = 3547 ; free virtual = 13743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 15    
	   6 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 33    
+---Multipliers : 
	                10x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  10 Input     25 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 10    
	   5 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 15    
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 3     
	  14 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 29    
	  14 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 141   
	   4 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               18 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                10x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module OV7670_config_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module OV7670_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
Module SCCB_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module camera_configure 
Detailed RTL Component Info : 
Module camera_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module com_finder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module location_heading_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   6 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 14    
Module car_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  10 Input     25 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 9     
Module region_manager 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module camera_read_mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 17    
Module track_regionizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 23    
Module track_tagger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
Module track_recognizer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.562 ; gain = 509.195 ; free physical = 3547 ; free virtual = 13743
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "OV7670_config/config_1/timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "OV7670_config/SCCB1/timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "status" won't be mapped to RAM because it is too sparse.
ROM "vcount" won't be mapped to RAM because it is too sparse.
ROM "com_x1" won't be mapped to RAM because it is too sparse.
ROM "com_x2" won't be mapped to RAM because it is too sparse.
DSP Report: Generating DSP region_addr1, operation Mode is: C+A*(B:0x280).
DSP Report: operator region_addr1 is absorbed into DSP region_addr1.
DSP Report: operator region_addr2 is absorbed into DSP region_addr1.
DSP Report: Generating DSP region_addr1, operation Mode is: C+A*(B:0x280).
DSP Report: operator region_addr1 is absorbed into DSP region_addr1.
DSP Report: operator region_addr2 is absorbed into DSP region_addr1.
ROM "camera_track_recog/status" won't be mapped to RAM because it is too sparse.
ROM "track_filter/done" won't be mapped to RAM because it is too sparse.
ROM "track_reg/done" won't be mapped to RAM because it is too sparse.
ROM "track_tagger0/done" won't be mapped to RAM because it is too sparse.
DSP Report: Generating DSP track_filter/bram_read_addr0, operation Mode is: C+A*(B:0x280).
DSP Report: operator track_filter/bram_read_addr0 is absorbed into DSP track_filter/bram_read_addr0.
DSP Report: operator track_filter/bram_read_addr1 is absorbed into DSP track_filter/bram_read_addr0.
DSP Report: Generating DSP track_reg/bram_read_addr0, operation Mode is: C+A*(B:0x280).
DSP Report: operator track_reg/bram_read_addr0 is absorbed into DSP track_reg/bram_read_addr0.
DSP Report: operator track_reg/bram_read_addr1 is absorbed into DSP track_reg/bram_read_addr0.
DSP Report: Generating DSP track_tagger0/bram_read_addr0, operation Mode is: C+A*(B:0x280).
DSP Report: operator track_tagger0/bram_read_addr0 is absorbed into DSP track_tagger0/bram_read_addr0.
DSP Report: operator track_tagger0/bram_read_addr1 is absorbed into DSP track_tagger0/bram_read_addr0.
DSP Report: Generating DSP camera_addrb3, operation Mode is: A*(B:0x280).
DSP Report: operator camera_addrb3 is absorbed into DSP camera_addrb3.
DSP Report: Generating DSP camera_addrb1, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff72).
DSP Report: operator camera_addrb1 is absorbed into DSP camera_addrb1.
WARNING: [Synth 8-3917] design main has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design main has unconnected port LED[15]
WARNING: [Synth 8-3331] design main has unconnected port LED[14]
WARNING: [Synth 8-3331] design main has unconnected port LED16_G
WARNING: [Synth 8-3331] design main has unconnected port LED16_R
WARNING: [Synth 8-3331] design main has unconnected port JB[6]
WARNING: [Synth 8-3331] design main has unconnected port JB[1]
WARNING: [Synth 8-3331] design main has unconnected port JC[7]
WARNING: [Synth 8-3331] design main has unconnected port JC[6]
WARNING: [Synth 8-3331] design main has unconnected port JC[5]
WARNING: [Synth 8-3331] design main has unconnected port BTNL
WARNING: [Synth 8-3331] design main has unconnected port BTNR
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1273.562 ; gain = 509.195 ; free physical = 3547 ; free virtual = 13743
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1273.562 ; gain = 509.195 ; free physical = 3547 ; free virtual = 13743

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null camera_addrb3_7 : 0 0 : 172 259 : Used 1 time 0
 Sort Area is null camera_addrb3_7 : 0 1 : 87 259 : Used 1 time 0
 Sort Area is null region_addr1_2 : 0 0 : 118 118 : Used 1 time 0
 Sort Area is null track_filter/bram_read_addr0_4 : 0 0 : 118 118 : Used 1 time 0
 Sort Area is null track_reg/bram_read_addr0_5 : 0 0 : 118 118 : Used 1 time 0
 Sort Area is null track_tagger0/bram_read_addr0_6 : 0 0 : 118 118 : Used 1 time 0
 Sort Area is null region_addr1_0 : 0 0 : 115 115 : Used 1 time 0
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+-----------------+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping                       | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|region_manager   | C+A*(B:0x280)                     | No           | 10     | 10     | 10     | 25     | 19     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|region_manager   | C+A*(B:0x280)                     | No           | 11     | 10     | 11     | 25     | 19     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|filter           | C+A*(B:0x280)                     | No           | 11     | 10     | 11     | 25     | 19     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|track_regionizer | C+A*(B:0x280)                     | No           | 11     | 10     | 11     | 25     | 19     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|track_tagger     | C+A*(B:0x280)                     | No           | 11     | 10     | 11     | 25     | 19     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|main             | A*(B:0x280)                       | No           | 19     | 10     | 48     | 25     | 29     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|main             | PCIN+(A:0x0):B+(C:0xffffffffff72) | No           | 30     | 10     | 9      | -1     | -1     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
+-----------------+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (camera1/\OV7670_config/config_1/FSM_return_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (camera1/\OV7670_config/config_1/FSM_return_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (track_recognition/\track_tagger0/bram_din_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (track_recognition/\track_reg/bram_din_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (car_controller/\pulse_length_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (car_controller/backward_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (display/\seg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (camera1/\OV7670_config/config_1/FSM_state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\seg_reg[1] ) is unused and will be removed from module display_8hex.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[0] ) is unused and will be removed from module display_8hex.
WARNING: [Synth 8-3332] Sequential element (\OV7670_config/config_1/FSM_state_reg[2] ) is unused and will be removed from module camera_read.
WARNING: [Synth 8-3332] Sequential element (\OV7670_config/config_1/FSM_return_state_reg[2] ) is unused and will be removed from module camera_read.
WARNING: [Synth 8-3332] Sequential element (\OV7670_config/config_1/FSM_return_state_reg[1] ) is unused and will be removed from module camera_read.
WARNING: [Synth 8-3332] Sequential element (\OV7670_config/config_1/FSM_return_state_reg[0] ) is unused and will be removed from module camera_read.
WARNING: [Synth 8-3332] Sequential element (\sum_x_reg[0] ) is unused and will be removed from module location_heading_calculator.
WARNING: [Synth 8-3332] Sequential element (\sum_y_reg[0] ) is unused and will be removed from module location_heading_calculator.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[24] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[23] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[18] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[14] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[11] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[7] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[4] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[3] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[2] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[1] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\pulse_length_reg[0] ) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (backward_out_reg) is unused and will be removed from module car_controller.
WARNING: [Synth 8-3332] Sequential element (\track_reg/x_reg[0] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_tagger0/x_reg[0] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_tagger0/bram_din_reg[3] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_tagger0/bram_din_reg[2] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_tagger0/bram_din_reg[1] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_tagger0/bram_din_reg[0] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_reg/bram_din_reg[6] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_reg/bram_din_reg[5] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_reg/bram_din_reg[4] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_reg/bram_din_reg[3] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_reg/bram_din_reg[2] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_reg/bram_din_reg[1] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_reg/bram_din_reg[0] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_filter/bram_din_reg[6] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_filter/bram_din_reg[5] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_filter/bram_din_reg[4] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_filter/bram_din_reg[3] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_filter/bram_din_reg[2] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_filter/bram_din_reg[1] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\track_filter/bram_din_reg[0] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/intense_byte1_reg[2] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/intense_byte1_reg[1] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/intense_byte1_reg[0] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/intense_byte_reg[2] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/intense_byte_reg[1] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/intense_byte_reg[0] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/bram_din_reg[6] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/bram_din_reg[5] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/bram_din_reg[4] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/bram_din_reg[2] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/bram_din_reg[1] ) is unused and will be removed from module track_recognizer.
WARNING: [Synth 8-3332] Sequential element (\camera_track_recog/bram_din_reg[0] ) is unused and will be removed from module track_recognizer.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (track_recognition/i_18/\track_tagger0/x_reg[10] )
WARNING: [Synth 8-3332] Sequential element (\track_tagger0/x_reg[10] ) is unused and will be removed from module track_recognizer.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.566 ; gain = 509.199 ; free physical = 3532 ; free virtual = 13728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.566 ; gain = 509.199 ; free physical = 3532 ; free virtual = 13728
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.566 ; gain = 509.199 ; free physical = 3532 ; free virtual = 13728

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.566 ; gain = 509.199 ; free physical = 3532 ; free virtual = 13728
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1302.559 ; gain = 538.191 ; free physical = 3471 ; free virtual = 13667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1303.559 ; gain = 539.191 ; free physical = 3470 ; free virtual = 13667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\track_recognition/track_filter/x_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\location_heading/last_x_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\camera1/vsync_prev_reg ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\location_heading/last_vsync_disp_reg ) is unused and will be removed from module main.
INFO: [Synth 8-4480] The timing for the instance \camera1/OV7670_config/rom1/dout_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1326.871 ; gain = 562.504 ; free physical = 3446 ; free virtual = 13643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1326.871 ; gain = 562.504 ; free physical = 3446 ; free virtual = 13643
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1326.871 ; gain = 562.504 ; free physical = 3446 ; free virtual = 13643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1326.871 ; gain = 562.504 ; free physical = 3446 ; free virtual = 13643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |blk_mem_gen_0__1 |     1|
|3     |blk_mem_gen_0__2 |     1|
|4     |BUFG             |     3|
|5     |CARRY4           |   126|
|6     |DSP48E1          |     5|
|7     |DSP48E1_1        |     1|
|8     |DSP48E1_2        |     1|
|9     |INV              |     4|
|10    |LUT1             |   183|
|11    |LUT2             |   250|
|12    |LUT3             |   179|
|13    |LUT4             |   238|
|14    |LUT5             |   168|
|15    |LUT6             |   308|
|16    |RAMB18E1         |     1|
|17    |FDRE             |   671|
|18    |FDSE             |    14|
|19    |IBUF             |    34|
|20    |OBUF             |    58|
|21    |OBUFT            |     8|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |  2324|
|2     |  camera1              |camera_read                 |   416|
|3     |    OV7670_config      |camera_configure            |   336|
|4     |      SCCB1            |SCCB_interface              |   186|
|5     |      config_1         |OV7670_config               |   136|
|6     |      rom1             |OV7670_config_rom           |    14|
|7     |  car_controller       |car_controller              |   139|
|8     |  clockgen             |clock_quarter_divider       |     4|
|9     |  display              |display_8hex                |    56|
|10    |  dot_tracker          |com_finder                  |   445|
|11    |  location_heading     |location_heading_calculator |   281|
|12    |  region_manager       |region_manager              |    72|
|13    |  track_recognition    |track_recognizer            |   504|
|14    |    camera_track_recog |camera_read_mod             |    97|
|15    |    track_filter       |filter                      |   155|
|16    |    track_reg          |track_regionizer            |   138|
|17    |    track_tagger0      |track_tagger                |   114|
|18    |  vga1                 |vga                         |   170|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1326.871 ; gain = 562.504 ; free physical = 3446 ; free virtual = 13643
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1326.871 ; gain = 136.543 ; free physical = 3446 ; free virtual = 13643
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1326.871 ; gain = 562.504 ; free physical = 3446 ; free virtual = 13643
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'camera1/OV7670_config/rom1/dout_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  INV => LUT1: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1326.875 ; gain = 461.766 ; free physical = 3446 ; free virtual = 13642
# write_checkpoint -noxdef main.dcp
# catch { report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1326.875 ; gain = 0.000 ; free physical = 3445 ; free virtual = 13641
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 00:08:50 2015...
