|adpll_top
CLOCK_50 => pll_sysclk:pll_sysclk_i1.inclk0
CLOCK_50 => pll_sma:pll_sma_i1.inclk0
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
KEY[0] => dds_synthesizer:RF_IN.rst_i
KEY[0] => dds_synthesizer:VCOSin.rst_i
KEY[0] => dds_synthesizer:VCOCos.rst_i
KEY[0] => dds_synthesizer:DDSPhaseMod.rst_i
KEY[0] => Lowpass:LPFPLL.RST
KEY[0] => dac_i2s:dac_i2s_i1.reset
KEY[0] => LPF2:LPFSin.reset_n
KEY[0] => sample_avg:sample_avg_i1.reset_n
KEY[0] => sample_avg:sample_avg_i2.reset_n
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
AUD_ADCDAT <> dac_i2s:dac_i2s_i1.AUD_ADCDAT
AUD_BCLK <> dac_i2s:dac_i2s_i1.AUD_BCLK
AUD_ADCLRCK <> dac_i2s:dac_i2s_i1.AUD_ADCLRCK
AUD_ADCLRCK <> dac_i2s:dac_i2s_i1.AUD_DACLRCK
AUD_DACLRCK <> <UNC>
I2C_SDAT <> dac_i2s:dac_i2s_i1.I2C_SDAT
AUD_XCK << dac_i2s:dac_i2s_i1.AUD_XCK
AUD_DACDAT << dac_i2s:dac_i2s_i1.AUD_DACDAT
I2C_SCLK << dac_i2s:dac_i2s_i1.I2C_SCLK
SMA_PLL << pll_sma:pll_sma_i1.c0
FPGA_CLK_B_N << pll_sysclk:pll_sysclk_i1.c3
FPGA_CLK_B_P << pll_sysclk:pll_sysclk_i1.c3
FPGA_CLK_A_N << pll_sysclk:pll_sysclk_i1.c2
FPGA_CLK_A_P << pll_sysclk:pll_sysclk_i1.c2
ADA_DCO => s_adc_b_data[0].CLK
ADA_DCO => s_adc_b_data[1].CLK
ADA_DCO => s_adc_b_data[2].CLK
ADA_DCO => s_adc_b_data[3].CLK
ADA_DCO => s_adc_b_data[4].CLK
ADA_DCO => s_adc_b_data[5].CLK
ADA_DCO => s_adc_b_data[6].CLK
ADA_DCO => s_adc_b_data[7].CLK
ADA_DCO => s_adc_b_data[8].CLK
ADA_DCO => s_adc_b_data[9].CLK
ADA_DCO => s_adc_b_data[10].CLK
ADA_DCO => s_adc_b_data[11].CLK
ADA_DCO => s_adc_b_data[12].CLK
ADA_DCO => s_adc_b_data[13].CLK
ADA_DCO => s_adc_a_data[0].CLK
ADA_DCO => s_adc_a_data[1].CLK
ADA_DCO => s_adc_a_data[2].CLK
ADA_DCO => s_adc_a_data[3].CLK
ADA_DCO => s_adc_a_data[4].CLK
ADA_DCO => s_adc_a_data[5].CLK
ADA_DCO => s_adc_a_data[6].CLK
ADA_DCO => s_adc_a_data[7].CLK
ADA_DCO => s_adc_a_data[8].CLK
ADA_DCO => s_adc_a_data[9].CLK
ADA_DCO => s_adc_a_data[10].CLK
ADA_DCO => s_adc_a_data[11].CLK
ADA_DCO => s_adc_a_data[12].CLK
ADA_DCO => s_adc_a_data[13].CLK
ADB_DCO => ~NO_FANOUT~
ADA_D[0] => s_adc_a_data[0].DATAIN
ADA_D[1] => s_adc_a_data[1].DATAIN
ADA_D[2] => s_adc_a_data[2].DATAIN
ADA_D[3] => s_adc_a_data[3].DATAIN
ADA_D[4] => s_adc_a_data[4].DATAIN
ADA_D[5] => s_adc_a_data[5].DATAIN
ADA_D[6] => s_adc_a_data[6].DATAIN
ADA_D[7] => s_adc_a_data[7].DATAIN
ADA_D[8] => s_adc_a_data[8].DATAIN
ADA_D[9] => s_adc_a_data[9].DATAIN
ADA_D[10] => s_adc_a_data[10].DATAIN
ADA_D[11] => s_adc_a_data[11].DATAIN
ADA_D[12] => s_adc_a_data[12].DATAIN
ADA_D[13] => s_adc_a_data[13].DATAIN
ADB_D[0] => s_adc_b_data[0].DATAIN
ADB_D[1] => s_adc_b_data[1].DATAIN
ADB_D[2] => s_adc_b_data[2].DATAIN
ADB_D[3] => s_adc_b_data[3].DATAIN
ADB_D[4] => s_adc_b_data[4].DATAIN
ADB_D[5] => s_adc_b_data[5].DATAIN
ADB_D[6] => s_adc_b_data[6].DATAIN
ADB_D[7] => s_adc_b_data[7].DATAIN
ADB_D[8] => s_adc_b_data[8].DATAIN
ADB_D[9] => s_adc_b_data[9].DATAIN
ADB_D[10] => s_adc_b_data[10].DATAIN
ADB_D[11] => s_adc_b_data[11].DATAIN
ADB_D[12] => s_adc_b_data[12].DATAIN
ADB_D[13] => s_adc_b_data[13].DATAIN
ADA_OE << <GND>
ADB_OE << <GND>
ADA_OR => ~NO_FANOUT~
ADB_OR => ~NO_FANOUT~
AD_SCLK <> <VCC>
AD_SDIO <> <GND>
ADA_SPI_CS << <VCC>
ADB_SPI_CS << <VCC>
DA[0] << DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[1] << DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[2] << DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[3] << DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[4] << DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[5] << DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[6] << DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[7] << DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[8] << DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[9] << DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[10] << DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[11] << DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[12] << DA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[13] << DA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[0] << DB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[1] << DB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[2] << DB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[3] << DB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[4] << DB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[5] << DB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[6] << DB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[7] << DB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[8] << DB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[9] << DB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[10] << DB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[11] << DB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[12] << DB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DB[13] << DB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dds_synthesizer:RF_IN
clk_i => quadrant_3_or_4_2delay.CLK
clk_i => quadrant_3_or_4_delay.CLK
clk_i => lut_out_inv_delay[0].CLK
clk_i => lut_out_inv_delay[1].CLK
clk_i => lut_out_inv_delay[2].CLK
clk_i => lut_out_inv_delay[3].CLK
clk_i => lut_out_inv_delay[4].CLK
clk_i => lut_out_inv_delay[5].CLK
clk_i => lut_out_inv_delay[6].CLK
clk_i => lut_out_inv_delay[7].CLK
clk_i => lut_out_inv_delay[8].CLK
clk_i => lut_out_inv_delay[9].CLK
clk_i => lut_out_inv_delay[10].CLK
clk_i => lut_out_inv_delay[11].CLK
clk_i => lut_out_inv_delay[12].CLK
clk_i => lut_out_inv_delay[13].CLK
clk_i => lut_out_delay[0].CLK
clk_i => lut_out_delay[1].CLK
clk_i => lut_out_delay[2].CLK
clk_i => lut_out_delay[3].CLK
clk_i => lut_out_delay[4].CLK
clk_i => lut_out_delay[5].CLK
clk_i => lut_out_delay[6].CLK
clk_i => lut_out_delay[7].CLK
clk_i => lut_out_delay[8].CLK
clk_i => lut_out_delay[9].CLK
clk_i => lut_out_delay[10].CLK
clk_i => lut_out_delay[11].CLK
clk_i => lut_out_delay[12].CLK
clk_i => lut_out_delay[13].CLK
clk_i => lut_out[0].CLK
clk_i => lut_out[1].CLK
clk_i => lut_out[2].CLK
clk_i => lut_out[3].CLK
clk_i => lut_out[4].CLK
clk_i => lut_out[5].CLK
clk_i => lut_out[6].CLK
clk_i => lut_out[7].CLK
clk_i => lut_out[8].CLK
clk_i => lut_out[9].CLK
clk_i => lut_out[10].CLK
clk_i => lut_out[11].CLK
clk_i => lut_out[12].CLK
clk_i => lut_out[13].CLK
clk_i => phase[0].CLK
clk_i => phase[1].CLK
clk_i => phase[2].CLK
clk_i => phase[3].CLK
clk_i => phase[4].CLK
clk_i => phase[5].CLK
clk_i => phase[6].CLK
clk_i => phase[7].CLK
clk_i => phase[8].CLK
clk_i => phase[9].CLK
clk_i => phase[10].CLK
clk_i => phase[11].CLK
clk_i => phase[12].CLK
clk_i => phase[13].CLK
clk_i => phase[14].CLK
clk_i => phase[15].CLK
clk_i => ftw_accu[0].CLK
clk_i => ftw_accu[1].CLK
clk_i => ftw_accu[2].CLK
clk_i => ftw_accu[3].CLK
clk_i => ftw_accu[4].CLK
clk_i => ftw_accu[5].CLK
clk_i => ftw_accu[6].CLK
clk_i => ftw_accu[7].CLK
clk_i => ftw_accu[8].CLK
clk_i => ftw_accu[9].CLK
clk_i => ftw_accu[10].CLK
clk_i => ftw_accu[11].CLK
clk_i => ftw_accu[12].CLK
clk_i => ftw_accu[13].CLK
clk_i => ftw_accu[14].CLK
clk_i => ftw_accu[15].CLK
clk_i => ftw_accu[16].CLK
clk_i => ftw_accu[17].CLK
clk_i => ftw_accu[18].CLK
clk_i => ftw_accu[19].CLK
clk_i => ftw_accu[20].CLK
clk_i => ftw_accu[21].CLK
clk_i => ftw_accu[22].CLK
clk_i => ftw_accu[23].CLK
clk_i => ftw_accu[24].CLK
clk_i => ftw_accu[25].CLK
clk_i => ftw_accu[26].CLK
clk_i => ftw_accu[27].CLK
clk_i => ftw_accu[28].CLK
clk_i => ftw_accu[29].CLK
clk_i => ftw_accu[30].CLK
clk_i => ftw_accu[31].CLK
rst_i => quadrant_3_or_4_2delay.ACLR
rst_i => quadrant_3_or_4_delay.ACLR
rst_i => lut_out_inv_delay[0].ACLR
rst_i => lut_out_inv_delay[1].ACLR
rst_i => lut_out_inv_delay[2].ACLR
rst_i => lut_out_inv_delay[3].ACLR
rst_i => lut_out_inv_delay[4].ACLR
rst_i => lut_out_inv_delay[5].ACLR
rst_i => lut_out_inv_delay[6].ACLR
rst_i => lut_out_inv_delay[7].ACLR
rst_i => lut_out_inv_delay[8].ACLR
rst_i => lut_out_inv_delay[9].ACLR
rst_i => lut_out_inv_delay[10].ACLR
rst_i => lut_out_inv_delay[11].ACLR
rst_i => lut_out_inv_delay[12].ACLR
rst_i => lut_out_inv_delay[13].ACLR
rst_i => lut_out_delay[0].ACLR
rst_i => lut_out_delay[1].ACLR
rst_i => lut_out_delay[2].ACLR
rst_i => lut_out_delay[3].ACLR
rst_i => lut_out_delay[4].ACLR
rst_i => lut_out_delay[5].ACLR
rst_i => lut_out_delay[6].ACLR
rst_i => lut_out_delay[7].ACLR
rst_i => lut_out_delay[8].ACLR
rst_i => lut_out_delay[9].ACLR
rst_i => lut_out_delay[10].ACLR
rst_i => lut_out_delay[11].ACLR
rst_i => lut_out_delay[12].ACLR
rst_i => lut_out_delay[13].ACLR
rst_i => lut_out[0].ACLR
rst_i => lut_out[1].ACLR
rst_i => lut_out[2].ACLR
rst_i => lut_out[3].ACLR
rst_i => lut_out[4].ACLR
rst_i => lut_out[5].ACLR
rst_i => lut_out[6].ACLR
rst_i => lut_out[7].ACLR
rst_i => lut_out[8].ACLR
rst_i => lut_out[9].ACLR
rst_i => lut_out[10].ACLR
rst_i => lut_out[11].ACLR
rst_i => lut_out[12].ACLR
rst_i => lut_out[13].ACLR
rst_i => phase[0].ACLR
rst_i => phase[1].ACLR
rst_i => phase[2].ACLR
rst_i => phase[3].ACLR
rst_i => phase[4].ACLR
rst_i => phase[5].ACLR
rst_i => phase[6].ACLR
rst_i => phase[7].ACLR
rst_i => phase[8].ACLR
rst_i => phase[9].ACLR
rst_i => phase[10].ACLR
rst_i => phase[11].ACLR
rst_i => phase[12].ACLR
rst_i => phase[13].ACLR
rst_i => phase[14].ACLR
rst_i => phase[15].ACLR
rst_i => ftw_accu[0].ACLR
rst_i => ftw_accu[1].ACLR
rst_i => ftw_accu[2].ACLR
rst_i => ftw_accu[3].ACLR
rst_i => ftw_accu[4].ACLR
rst_i => ftw_accu[5].ACLR
rst_i => ftw_accu[6].ACLR
rst_i => ftw_accu[7].ACLR
rst_i => ftw_accu[8].ACLR
rst_i => ftw_accu[9].ACLR
rst_i => ftw_accu[10].ACLR
rst_i => ftw_accu[11].ACLR
rst_i => ftw_accu[12].ACLR
rst_i => ftw_accu[13].ACLR
rst_i => ftw_accu[14].ACLR
rst_i => ftw_accu[15].ACLR
rst_i => ftw_accu[16].ACLR
rst_i => ftw_accu[17].ACLR
rst_i => ftw_accu[18].ACLR
rst_i => ftw_accu[19].ACLR
rst_i => ftw_accu[20].ACLR
rst_i => ftw_accu[21].ACLR
rst_i => ftw_accu[22].ACLR
rst_i => ftw_accu[23].ACLR
rst_i => ftw_accu[24].ACLR
rst_i => ftw_accu[25].ACLR
rst_i => ftw_accu[26].ACLR
rst_i => ftw_accu[27].ACLR
rst_i => ftw_accu[28].ACLR
rst_i => ftw_accu[29].ACLR
rst_i => ftw_accu[30].ACLR
rst_i => ftw_accu[31].ACLR
ftw_i[0] => Add1.IN32
ftw_i[1] => Add1.IN31
ftw_i[2] => Add1.IN30
ftw_i[3] => Add1.IN29
ftw_i[4] => Add1.IN28
ftw_i[5] => Add1.IN27
ftw_i[6] => Add1.IN26
ftw_i[7] => Add1.IN25
ftw_i[8] => Add1.IN24
ftw_i[9] => Add1.IN23
ftw_i[10] => Add1.IN22
ftw_i[11] => Add1.IN21
ftw_i[12] => Add1.IN20
ftw_i[13] => Add1.IN19
ftw_i[14] => Add1.IN18
ftw_i[15] => Add1.IN17
ftw_i[16] => Add1.IN16
ftw_i[17] => Add1.IN15
ftw_i[18] => Add1.IN14
ftw_i[19] => Add1.IN13
ftw_i[20] => Add1.IN12
ftw_i[21] => Add1.IN11
ftw_i[22] => Add1.IN10
ftw_i[23] => Add1.IN9
ftw_i[24] => Add1.IN8
ftw_i[25] => Add1.IN7
ftw_i[26] => Add1.IN6
ftw_i[27] => Add1.IN5
ftw_i[28] => Add1.IN4
ftw_i[29] => Add1.IN3
ftw_i[30] => Add1.IN2
ftw_i[31] => Add1.IN1
phase_i[0] => Add2.IN16
phase_i[1] => Add2.IN15
phase_i[2] => Add2.IN14
phase_i[3] => Add2.IN13
phase_i[4] => Add2.IN12
phase_i[5] => Add2.IN11
phase_i[6] => Add2.IN10
phase_i[7] => Add2.IN9
phase_i[8] => Add2.IN8
phase_i[9] => Add2.IN7
phase_i[10] => Add2.IN6
phase_i[11] => Add2.IN5
phase_i[12] => Add2.IN4
phase_i[13] => Add2.IN3
phase_i[14] => Add2.IN2
phase_i[15] => Add2.IN1
phase_o[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
phase_o[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
phase_o[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
phase_o[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
phase_o[4] <= phase[4].DB_MAX_OUTPUT_PORT_TYPE
phase_o[5] <= phase[5].DB_MAX_OUTPUT_PORT_TYPE
phase_o[6] <= phase[6].DB_MAX_OUTPUT_PORT_TYPE
phase_o[7] <= phase[7].DB_MAX_OUTPUT_PORT_TYPE
phase_o[8] <= phase[8].DB_MAX_OUTPUT_PORT_TYPE
phase_o[9] <= phase[9].DB_MAX_OUTPUT_PORT_TYPE
phase_o[10] <= phase[10].DB_MAX_OUTPUT_PORT_TYPE
phase_o[11] <= phase[11].DB_MAX_OUTPUT_PORT_TYPE
phase_o[12] <= phase[12].DB_MAX_OUTPUT_PORT_TYPE
phase_o[13] <= phase[13].DB_MAX_OUTPUT_PORT_TYPE
phase_o[14] <= phase[14].DB_MAX_OUTPUT_PORT_TYPE
phase_o[15] <= phase[15].DB_MAX_OUTPUT_PORT_TYPE
ampl_o[0] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[1] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[2] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[3] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[4] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[5] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[6] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[7] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[8] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[9] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[10] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[11] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[12] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[13] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dds_synthesizer:VCOSin
clk_i => quadrant_3_or_4_2delay.CLK
clk_i => quadrant_3_or_4_delay.CLK
clk_i => lut_out_inv_delay[0].CLK
clk_i => lut_out_inv_delay[1].CLK
clk_i => lut_out_inv_delay[2].CLK
clk_i => lut_out_inv_delay[3].CLK
clk_i => lut_out_inv_delay[4].CLK
clk_i => lut_out_inv_delay[5].CLK
clk_i => lut_out_inv_delay[6].CLK
clk_i => lut_out_inv_delay[7].CLK
clk_i => lut_out_inv_delay[8].CLK
clk_i => lut_out_inv_delay[9].CLK
clk_i => lut_out_inv_delay[10].CLK
clk_i => lut_out_inv_delay[11].CLK
clk_i => lut_out_inv_delay[12].CLK
clk_i => lut_out_inv_delay[13].CLK
clk_i => lut_out_delay[0].CLK
clk_i => lut_out_delay[1].CLK
clk_i => lut_out_delay[2].CLK
clk_i => lut_out_delay[3].CLK
clk_i => lut_out_delay[4].CLK
clk_i => lut_out_delay[5].CLK
clk_i => lut_out_delay[6].CLK
clk_i => lut_out_delay[7].CLK
clk_i => lut_out_delay[8].CLK
clk_i => lut_out_delay[9].CLK
clk_i => lut_out_delay[10].CLK
clk_i => lut_out_delay[11].CLK
clk_i => lut_out_delay[12].CLK
clk_i => lut_out_delay[13].CLK
clk_i => lut_out[0].CLK
clk_i => lut_out[1].CLK
clk_i => lut_out[2].CLK
clk_i => lut_out[3].CLK
clk_i => lut_out[4].CLK
clk_i => lut_out[5].CLK
clk_i => lut_out[6].CLK
clk_i => lut_out[7].CLK
clk_i => lut_out[8].CLK
clk_i => lut_out[9].CLK
clk_i => lut_out[10].CLK
clk_i => lut_out[11].CLK
clk_i => lut_out[12].CLK
clk_i => lut_out[13].CLK
clk_i => phase[0].CLK
clk_i => phase[1].CLK
clk_i => phase[2].CLK
clk_i => phase[3].CLK
clk_i => phase[4].CLK
clk_i => phase[5].CLK
clk_i => phase[6].CLK
clk_i => phase[7].CLK
clk_i => phase[8].CLK
clk_i => phase[9].CLK
clk_i => phase[10].CLK
clk_i => phase[11].CLK
clk_i => phase[12].CLK
clk_i => phase[13].CLK
clk_i => phase[14].CLK
clk_i => phase[15].CLK
clk_i => ftw_accu[0].CLK
clk_i => ftw_accu[1].CLK
clk_i => ftw_accu[2].CLK
clk_i => ftw_accu[3].CLK
clk_i => ftw_accu[4].CLK
clk_i => ftw_accu[5].CLK
clk_i => ftw_accu[6].CLK
clk_i => ftw_accu[7].CLK
clk_i => ftw_accu[8].CLK
clk_i => ftw_accu[9].CLK
clk_i => ftw_accu[10].CLK
clk_i => ftw_accu[11].CLK
clk_i => ftw_accu[12].CLK
clk_i => ftw_accu[13].CLK
clk_i => ftw_accu[14].CLK
clk_i => ftw_accu[15].CLK
clk_i => ftw_accu[16].CLK
clk_i => ftw_accu[17].CLK
clk_i => ftw_accu[18].CLK
clk_i => ftw_accu[19].CLK
clk_i => ftw_accu[20].CLK
clk_i => ftw_accu[21].CLK
clk_i => ftw_accu[22].CLK
clk_i => ftw_accu[23].CLK
clk_i => ftw_accu[24].CLK
clk_i => ftw_accu[25].CLK
clk_i => ftw_accu[26].CLK
clk_i => ftw_accu[27].CLK
clk_i => ftw_accu[28].CLK
clk_i => ftw_accu[29].CLK
clk_i => ftw_accu[30].CLK
clk_i => ftw_accu[31].CLK
rst_i => quadrant_3_or_4_2delay.ACLR
rst_i => quadrant_3_or_4_delay.ACLR
rst_i => lut_out_inv_delay[0].ACLR
rst_i => lut_out_inv_delay[1].ACLR
rst_i => lut_out_inv_delay[2].ACLR
rst_i => lut_out_inv_delay[3].ACLR
rst_i => lut_out_inv_delay[4].ACLR
rst_i => lut_out_inv_delay[5].ACLR
rst_i => lut_out_inv_delay[6].ACLR
rst_i => lut_out_inv_delay[7].ACLR
rst_i => lut_out_inv_delay[8].ACLR
rst_i => lut_out_inv_delay[9].ACLR
rst_i => lut_out_inv_delay[10].ACLR
rst_i => lut_out_inv_delay[11].ACLR
rst_i => lut_out_inv_delay[12].ACLR
rst_i => lut_out_inv_delay[13].ACLR
rst_i => lut_out_delay[0].ACLR
rst_i => lut_out_delay[1].ACLR
rst_i => lut_out_delay[2].ACLR
rst_i => lut_out_delay[3].ACLR
rst_i => lut_out_delay[4].ACLR
rst_i => lut_out_delay[5].ACLR
rst_i => lut_out_delay[6].ACLR
rst_i => lut_out_delay[7].ACLR
rst_i => lut_out_delay[8].ACLR
rst_i => lut_out_delay[9].ACLR
rst_i => lut_out_delay[10].ACLR
rst_i => lut_out_delay[11].ACLR
rst_i => lut_out_delay[12].ACLR
rst_i => lut_out_delay[13].ACLR
rst_i => lut_out[0].ACLR
rst_i => lut_out[1].ACLR
rst_i => lut_out[2].ACLR
rst_i => lut_out[3].ACLR
rst_i => lut_out[4].ACLR
rst_i => lut_out[5].ACLR
rst_i => lut_out[6].ACLR
rst_i => lut_out[7].ACLR
rst_i => lut_out[8].ACLR
rst_i => lut_out[9].ACLR
rst_i => lut_out[10].ACLR
rst_i => lut_out[11].ACLR
rst_i => lut_out[12].ACLR
rst_i => lut_out[13].ACLR
rst_i => phase[0].ACLR
rst_i => phase[1].ACLR
rst_i => phase[2].ACLR
rst_i => phase[3].ACLR
rst_i => phase[4].ACLR
rst_i => phase[5].ACLR
rst_i => phase[6].ACLR
rst_i => phase[7].ACLR
rst_i => phase[8].ACLR
rst_i => phase[9].ACLR
rst_i => phase[10].ACLR
rst_i => phase[11].ACLR
rst_i => phase[12].ACLR
rst_i => phase[13].ACLR
rst_i => phase[14].ACLR
rst_i => phase[15].ACLR
rst_i => ftw_accu[0].ACLR
rst_i => ftw_accu[1].ACLR
rst_i => ftw_accu[2].ACLR
rst_i => ftw_accu[3].ACLR
rst_i => ftw_accu[4].ACLR
rst_i => ftw_accu[5].ACLR
rst_i => ftw_accu[6].ACLR
rst_i => ftw_accu[7].ACLR
rst_i => ftw_accu[8].ACLR
rst_i => ftw_accu[9].ACLR
rst_i => ftw_accu[10].ACLR
rst_i => ftw_accu[11].ACLR
rst_i => ftw_accu[12].ACLR
rst_i => ftw_accu[13].ACLR
rst_i => ftw_accu[14].ACLR
rst_i => ftw_accu[15].ACLR
rst_i => ftw_accu[16].ACLR
rst_i => ftw_accu[17].ACLR
rst_i => ftw_accu[18].ACLR
rst_i => ftw_accu[19].ACLR
rst_i => ftw_accu[20].ACLR
rst_i => ftw_accu[21].ACLR
rst_i => ftw_accu[22].ACLR
rst_i => ftw_accu[23].ACLR
rst_i => ftw_accu[24].ACLR
rst_i => ftw_accu[25].ACLR
rst_i => ftw_accu[26].ACLR
rst_i => ftw_accu[27].ACLR
rst_i => ftw_accu[28].ACLR
rst_i => ftw_accu[29].ACLR
rst_i => ftw_accu[30].ACLR
rst_i => ftw_accu[31].ACLR
ftw_i[0] => Add1.IN32
ftw_i[1] => Add1.IN31
ftw_i[2] => Add1.IN30
ftw_i[3] => Add1.IN29
ftw_i[4] => Add1.IN28
ftw_i[5] => Add1.IN27
ftw_i[6] => Add1.IN26
ftw_i[7] => Add1.IN25
ftw_i[8] => Add1.IN24
ftw_i[9] => Add1.IN23
ftw_i[10] => Add1.IN22
ftw_i[11] => Add1.IN21
ftw_i[12] => Add1.IN20
ftw_i[13] => Add1.IN19
ftw_i[14] => Add1.IN18
ftw_i[15] => Add1.IN17
ftw_i[16] => Add1.IN16
ftw_i[17] => Add1.IN15
ftw_i[18] => Add1.IN14
ftw_i[19] => Add1.IN13
ftw_i[20] => Add1.IN12
ftw_i[21] => Add1.IN11
ftw_i[22] => Add1.IN10
ftw_i[23] => Add1.IN9
ftw_i[24] => Add1.IN8
ftw_i[25] => Add1.IN7
ftw_i[26] => Add1.IN6
ftw_i[27] => Add1.IN5
ftw_i[28] => Add1.IN4
ftw_i[29] => Add1.IN3
ftw_i[30] => Add1.IN2
ftw_i[31] => Add1.IN1
phase_i[0] => Add2.IN16
phase_i[1] => Add2.IN15
phase_i[2] => Add2.IN14
phase_i[3] => Add2.IN13
phase_i[4] => Add2.IN12
phase_i[5] => Add2.IN11
phase_i[6] => Add2.IN10
phase_i[7] => Add2.IN9
phase_i[8] => Add2.IN8
phase_i[9] => Add2.IN7
phase_i[10] => Add2.IN6
phase_i[11] => Add2.IN5
phase_i[12] => Add2.IN4
phase_i[13] => Add2.IN3
phase_i[14] => Add2.IN2
phase_i[15] => Add2.IN1
phase_o[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
phase_o[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
phase_o[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
phase_o[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
phase_o[4] <= phase[4].DB_MAX_OUTPUT_PORT_TYPE
phase_o[5] <= phase[5].DB_MAX_OUTPUT_PORT_TYPE
phase_o[6] <= phase[6].DB_MAX_OUTPUT_PORT_TYPE
phase_o[7] <= phase[7].DB_MAX_OUTPUT_PORT_TYPE
phase_o[8] <= phase[8].DB_MAX_OUTPUT_PORT_TYPE
phase_o[9] <= phase[9].DB_MAX_OUTPUT_PORT_TYPE
phase_o[10] <= phase[10].DB_MAX_OUTPUT_PORT_TYPE
phase_o[11] <= phase[11].DB_MAX_OUTPUT_PORT_TYPE
phase_o[12] <= phase[12].DB_MAX_OUTPUT_PORT_TYPE
phase_o[13] <= phase[13].DB_MAX_OUTPUT_PORT_TYPE
phase_o[14] <= phase[14].DB_MAX_OUTPUT_PORT_TYPE
phase_o[15] <= phase[15].DB_MAX_OUTPUT_PORT_TYPE
ampl_o[0] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[1] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[2] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[3] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[4] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[5] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[6] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[7] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[8] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[9] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[10] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[11] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[12] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[13] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dds_synthesizer:VCOCos
clk_i => quadrant_3_or_4_2delay.CLK
clk_i => quadrant_3_or_4_delay.CLK
clk_i => lut_out_inv_delay[0].CLK
clk_i => lut_out_inv_delay[1].CLK
clk_i => lut_out_inv_delay[2].CLK
clk_i => lut_out_inv_delay[3].CLK
clk_i => lut_out_inv_delay[4].CLK
clk_i => lut_out_inv_delay[5].CLK
clk_i => lut_out_inv_delay[6].CLK
clk_i => lut_out_inv_delay[7].CLK
clk_i => lut_out_inv_delay[8].CLK
clk_i => lut_out_inv_delay[9].CLK
clk_i => lut_out_inv_delay[10].CLK
clk_i => lut_out_inv_delay[11].CLK
clk_i => lut_out_inv_delay[12].CLK
clk_i => lut_out_inv_delay[13].CLK
clk_i => lut_out_delay[0].CLK
clk_i => lut_out_delay[1].CLK
clk_i => lut_out_delay[2].CLK
clk_i => lut_out_delay[3].CLK
clk_i => lut_out_delay[4].CLK
clk_i => lut_out_delay[5].CLK
clk_i => lut_out_delay[6].CLK
clk_i => lut_out_delay[7].CLK
clk_i => lut_out_delay[8].CLK
clk_i => lut_out_delay[9].CLK
clk_i => lut_out_delay[10].CLK
clk_i => lut_out_delay[11].CLK
clk_i => lut_out_delay[12].CLK
clk_i => lut_out_delay[13].CLK
clk_i => lut_out[0].CLK
clk_i => lut_out[1].CLK
clk_i => lut_out[2].CLK
clk_i => lut_out[3].CLK
clk_i => lut_out[4].CLK
clk_i => lut_out[5].CLK
clk_i => lut_out[6].CLK
clk_i => lut_out[7].CLK
clk_i => lut_out[8].CLK
clk_i => lut_out[9].CLK
clk_i => lut_out[10].CLK
clk_i => lut_out[11].CLK
clk_i => lut_out[12].CLK
clk_i => lut_out[13].CLK
clk_i => phase[0].CLK
clk_i => phase[1].CLK
clk_i => phase[2].CLK
clk_i => phase[3].CLK
clk_i => phase[4].CLK
clk_i => phase[5].CLK
clk_i => phase[6].CLK
clk_i => phase[7].CLK
clk_i => phase[8].CLK
clk_i => phase[9].CLK
clk_i => phase[10].CLK
clk_i => phase[11].CLK
clk_i => phase[12].CLK
clk_i => phase[13].CLK
clk_i => phase[14].CLK
clk_i => phase[15].CLK
clk_i => ftw_accu[0].CLK
clk_i => ftw_accu[1].CLK
clk_i => ftw_accu[2].CLK
clk_i => ftw_accu[3].CLK
clk_i => ftw_accu[4].CLK
clk_i => ftw_accu[5].CLK
clk_i => ftw_accu[6].CLK
clk_i => ftw_accu[7].CLK
clk_i => ftw_accu[8].CLK
clk_i => ftw_accu[9].CLK
clk_i => ftw_accu[10].CLK
clk_i => ftw_accu[11].CLK
clk_i => ftw_accu[12].CLK
clk_i => ftw_accu[13].CLK
clk_i => ftw_accu[14].CLK
clk_i => ftw_accu[15].CLK
clk_i => ftw_accu[16].CLK
clk_i => ftw_accu[17].CLK
clk_i => ftw_accu[18].CLK
clk_i => ftw_accu[19].CLK
clk_i => ftw_accu[20].CLK
clk_i => ftw_accu[21].CLK
clk_i => ftw_accu[22].CLK
clk_i => ftw_accu[23].CLK
clk_i => ftw_accu[24].CLK
clk_i => ftw_accu[25].CLK
clk_i => ftw_accu[26].CLK
clk_i => ftw_accu[27].CLK
clk_i => ftw_accu[28].CLK
clk_i => ftw_accu[29].CLK
clk_i => ftw_accu[30].CLK
clk_i => ftw_accu[31].CLK
rst_i => quadrant_3_or_4_2delay.ACLR
rst_i => quadrant_3_or_4_delay.ACLR
rst_i => lut_out_inv_delay[0].ACLR
rst_i => lut_out_inv_delay[1].ACLR
rst_i => lut_out_inv_delay[2].ACLR
rst_i => lut_out_inv_delay[3].ACLR
rst_i => lut_out_inv_delay[4].ACLR
rst_i => lut_out_inv_delay[5].ACLR
rst_i => lut_out_inv_delay[6].ACLR
rst_i => lut_out_inv_delay[7].ACLR
rst_i => lut_out_inv_delay[8].ACLR
rst_i => lut_out_inv_delay[9].ACLR
rst_i => lut_out_inv_delay[10].ACLR
rst_i => lut_out_inv_delay[11].ACLR
rst_i => lut_out_inv_delay[12].ACLR
rst_i => lut_out_inv_delay[13].ACLR
rst_i => lut_out_delay[0].ACLR
rst_i => lut_out_delay[1].ACLR
rst_i => lut_out_delay[2].ACLR
rst_i => lut_out_delay[3].ACLR
rst_i => lut_out_delay[4].ACLR
rst_i => lut_out_delay[5].ACLR
rst_i => lut_out_delay[6].ACLR
rst_i => lut_out_delay[7].ACLR
rst_i => lut_out_delay[8].ACLR
rst_i => lut_out_delay[9].ACLR
rst_i => lut_out_delay[10].ACLR
rst_i => lut_out_delay[11].ACLR
rst_i => lut_out_delay[12].ACLR
rst_i => lut_out_delay[13].ACLR
rst_i => lut_out[0].ACLR
rst_i => lut_out[1].ACLR
rst_i => lut_out[2].ACLR
rst_i => lut_out[3].ACLR
rst_i => lut_out[4].ACLR
rst_i => lut_out[5].ACLR
rst_i => lut_out[6].ACLR
rst_i => lut_out[7].ACLR
rst_i => lut_out[8].ACLR
rst_i => lut_out[9].ACLR
rst_i => lut_out[10].ACLR
rst_i => lut_out[11].ACLR
rst_i => lut_out[12].ACLR
rst_i => lut_out[13].ACLR
rst_i => phase[0].ACLR
rst_i => phase[1].ACLR
rst_i => phase[2].ACLR
rst_i => phase[3].ACLR
rst_i => phase[4].ACLR
rst_i => phase[5].ACLR
rst_i => phase[6].ACLR
rst_i => phase[7].ACLR
rst_i => phase[8].ACLR
rst_i => phase[9].ACLR
rst_i => phase[10].ACLR
rst_i => phase[11].ACLR
rst_i => phase[12].ACLR
rst_i => phase[13].ACLR
rst_i => phase[14].ACLR
rst_i => phase[15].ACLR
rst_i => ftw_accu[0].ACLR
rst_i => ftw_accu[1].ACLR
rst_i => ftw_accu[2].ACLR
rst_i => ftw_accu[3].ACLR
rst_i => ftw_accu[4].ACLR
rst_i => ftw_accu[5].ACLR
rst_i => ftw_accu[6].ACLR
rst_i => ftw_accu[7].ACLR
rst_i => ftw_accu[8].ACLR
rst_i => ftw_accu[9].ACLR
rst_i => ftw_accu[10].ACLR
rst_i => ftw_accu[11].ACLR
rst_i => ftw_accu[12].ACLR
rst_i => ftw_accu[13].ACLR
rst_i => ftw_accu[14].ACLR
rst_i => ftw_accu[15].ACLR
rst_i => ftw_accu[16].ACLR
rst_i => ftw_accu[17].ACLR
rst_i => ftw_accu[18].ACLR
rst_i => ftw_accu[19].ACLR
rst_i => ftw_accu[20].ACLR
rst_i => ftw_accu[21].ACLR
rst_i => ftw_accu[22].ACLR
rst_i => ftw_accu[23].ACLR
rst_i => ftw_accu[24].ACLR
rst_i => ftw_accu[25].ACLR
rst_i => ftw_accu[26].ACLR
rst_i => ftw_accu[27].ACLR
rst_i => ftw_accu[28].ACLR
rst_i => ftw_accu[29].ACLR
rst_i => ftw_accu[30].ACLR
rst_i => ftw_accu[31].ACLR
ftw_i[0] => Add1.IN32
ftw_i[1] => Add1.IN31
ftw_i[2] => Add1.IN30
ftw_i[3] => Add1.IN29
ftw_i[4] => Add1.IN28
ftw_i[5] => Add1.IN27
ftw_i[6] => Add1.IN26
ftw_i[7] => Add1.IN25
ftw_i[8] => Add1.IN24
ftw_i[9] => Add1.IN23
ftw_i[10] => Add1.IN22
ftw_i[11] => Add1.IN21
ftw_i[12] => Add1.IN20
ftw_i[13] => Add1.IN19
ftw_i[14] => Add1.IN18
ftw_i[15] => Add1.IN17
ftw_i[16] => Add1.IN16
ftw_i[17] => Add1.IN15
ftw_i[18] => Add1.IN14
ftw_i[19] => Add1.IN13
ftw_i[20] => Add1.IN12
ftw_i[21] => Add1.IN11
ftw_i[22] => Add1.IN10
ftw_i[23] => Add1.IN9
ftw_i[24] => Add1.IN8
ftw_i[25] => Add1.IN7
ftw_i[26] => Add1.IN6
ftw_i[27] => Add1.IN5
ftw_i[28] => Add1.IN4
ftw_i[29] => Add1.IN3
ftw_i[30] => Add1.IN2
ftw_i[31] => Add1.IN1
phase_i[0] => Add2.IN16
phase_i[1] => Add2.IN15
phase_i[2] => Add2.IN14
phase_i[3] => Add2.IN13
phase_i[4] => Add2.IN12
phase_i[5] => Add2.IN11
phase_i[6] => Add2.IN10
phase_i[7] => Add2.IN9
phase_i[8] => Add2.IN8
phase_i[9] => Add2.IN7
phase_i[10] => Add2.IN6
phase_i[11] => Add2.IN5
phase_i[12] => Add2.IN4
phase_i[13] => Add2.IN3
phase_i[14] => Add2.IN2
phase_i[15] => Add2.IN1
phase_o[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
phase_o[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
phase_o[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
phase_o[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
phase_o[4] <= phase[4].DB_MAX_OUTPUT_PORT_TYPE
phase_o[5] <= phase[5].DB_MAX_OUTPUT_PORT_TYPE
phase_o[6] <= phase[6].DB_MAX_OUTPUT_PORT_TYPE
phase_o[7] <= phase[7].DB_MAX_OUTPUT_PORT_TYPE
phase_o[8] <= phase[8].DB_MAX_OUTPUT_PORT_TYPE
phase_o[9] <= phase[9].DB_MAX_OUTPUT_PORT_TYPE
phase_o[10] <= phase[10].DB_MAX_OUTPUT_PORT_TYPE
phase_o[11] <= phase[11].DB_MAX_OUTPUT_PORT_TYPE
phase_o[12] <= phase[12].DB_MAX_OUTPUT_PORT_TYPE
phase_o[13] <= phase[13].DB_MAX_OUTPUT_PORT_TYPE
phase_o[14] <= phase[14].DB_MAX_OUTPUT_PORT_TYPE
phase_o[15] <= phase[15].DB_MAX_OUTPUT_PORT_TYPE
ampl_o[0] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[1] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[2] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[3] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[4] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[5] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[6] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[7] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[8] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[9] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[10] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[11] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[12] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[13] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dds_synthesizer:DDSPhaseMod
clk_i => quadrant_3_or_4_2delay.CLK
clk_i => quadrant_3_or_4_delay.CLK
clk_i => lut_out_inv_delay[0].CLK
clk_i => lut_out_inv_delay[1].CLK
clk_i => lut_out_inv_delay[2].CLK
clk_i => lut_out_inv_delay[3].CLK
clk_i => lut_out_inv_delay[4].CLK
clk_i => lut_out_inv_delay[5].CLK
clk_i => lut_out_inv_delay[6].CLK
clk_i => lut_out_inv_delay[7].CLK
clk_i => lut_out_inv_delay[8].CLK
clk_i => lut_out_inv_delay[9].CLK
clk_i => lut_out_inv_delay[10].CLK
clk_i => lut_out_inv_delay[11].CLK
clk_i => lut_out_inv_delay[12].CLK
clk_i => lut_out_inv_delay[13].CLK
clk_i => lut_out_delay[0].CLK
clk_i => lut_out_delay[1].CLK
clk_i => lut_out_delay[2].CLK
clk_i => lut_out_delay[3].CLK
clk_i => lut_out_delay[4].CLK
clk_i => lut_out_delay[5].CLK
clk_i => lut_out_delay[6].CLK
clk_i => lut_out_delay[7].CLK
clk_i => lut_out_delay[8].CLK
clk_i => lut_out_delay[9].CLK
clk_i => lut_out_delay[10].CLK
clk_i => lut_out_delay[11].CLK
clk_i => lut_out_delay[12].CLK
clk_i => lut_out_delay[13].CLK
clk_i => lut_out[0].CLK
clk_i => lut_out[1].CLK
clk_i => lut_out[2].CLK
clk_i => lut_out[3].CLK
clk_i => lut_out[4].CLK
clk_i => lut_out[5].CLK
clk_i => lut_out[6].CLK
clk_i => lut_out[7].CLK
clk_i => lut_out[8].CLK
clk_i => lut_out[9].CLK
clk_i => lut_out[10].CLK
clk_i => lut_out[11].CLK
clk_i => lut_out[12].CLK
clk_i => lut_out[13].CLK
clk_i => phase[0].CLK
clk_i => phase[1].CLK
clk_i => phase[2].CLK
clk_i => phase[3].CLK
clk_i => phase[4].CLK
clk_i => phase[5].CLK
clk_i => phase[6].CLK
clk_i => phase[7].CLK
clk_i => phase[8].CLK
clk_i => phase[9].CLK
clk_i => phase[10].CLK
clk_i => phase[11].CLK
clk_i => phase[12].CLK
clk_i => phase[13].CLK
clk_i => phase[14].CLK
clk_i => phase[15].CLK
clk_i => ftw_accu[0].CLK
clk_i => ftw_accu[1].CLK
clk_i => ftw_accu[2].CLK
clk_i => ftw_accu[3].CLK
clk_i => ftw_accu[4].CLK
clk_i => ftw_accu[5].CLK
clk_i => ftw_accu[6].CLK
clk_i => ftw_accu[7].CLK
clk_i => ftw_accu[8].CLK
clk_i => ftw_accu[9].CLK
clk_i => ftw_accu[10].CLK
clk_i => ftw_accu[11].CLK
clk_i => ftw_accu[12].CLK
clk_i => ftw_accu[13].CLK
clk_i => ftw_accu[14].CLK
clk_i => ftw_accu[15].CLK
clk_i => ftw_accu[16].CLK
clk_i => ftw_accu[17].CLK
clk_i => ftw_accu[18].CLK
clk_i => ftw_accu[19].CLK
clk_i => ftw_accu[20].CLK
clk_i => ftw_accu[21].CLK
clk_i => ftw_accu[22].CLK
clk_i => ftw_accu[23].CLK
clk_i => ftw_accu[24].CLK
clk_i => ftw_accu[25].CLK
clk_i => ftw_accu[26].CLK
clk_i => ftw_accu[27].CLK
clk_i => ftw_accu[28].CLK
clk_i => ftw_accu[29].CLK
clk_i => ftw_accu[30].CLK
clk_i => ftw_accu[31].CLK
rst_i => quadrant_3_or_4_2delay.ACLR
rst_i => quadrant_3_or_4_delay.ACLR
rst_i => lut_out_inv_delay[0].ACLR
rst_i => lut_out_inv_delay[1].ACLR
rst_i => lut_out_inv_delay[2].ACLR
rst_i => lut_out_inv_delay[3].ACLR
rst_i => lut_out_inv_delay[4].ACLR
rst_i => lut_out_inv_delay[5].ACLR
rst_i => lut_out_inv_delay[6].ACLR
rst_i => lut_out_inv_delay[7].ACLR
rst_i => lut_out_inv_delay[8].ACLR
rst_i => lut_out_inv_delay[9].ACLR
rst_i => lut_out_inv_delay[10].ACLR
rst_i => lut_out_inv_delay[11].ACLR
rst_i => lut_out_inv_delay[12].ACLR
rst_i => lut_out_inv_delay[13].ACLR
rst_i => lut_out_delay[0].ACLR
rst_i => lut_out_delay[1].ACLR
rst_i => lut_out_delay[2].ACLR
rst_i => lut_out_delay[3].ACLR
rst_i => lut_out_delay[4].ACLR
rst_i => lut_out_delay[5].ACLR
rst_i => lut_out_delay[6].ACLR
rst_i => lut_out_delay[7].ACLR
rst_i => lut_out_delay[8].ACLR
rst_i => lut_out_delay[9].ACLR
rst_i => lut_out_delay[10].ACLR
rst_i => lut_out_delay[11].ACLR
rst_i => lut_out_delay[12].ACLR
rst_i => lut_out_delay[13].ACLR
rst_i => lut_out[0].ACLR
rst_i => lut_out[1].ACLR
rst_i => lut_out[2].ACLR
rst_i => lut_out[3].ACLR
rst_i => lut_out[4].ACLR
rst_i => lut_out[5].ACLR
rst_i => lut_out[6].ACLR
rst_i => lut_out[7].ACLR
rst_i => lut_out[8].ACLR
rst_i => lut_out[9].ACLR
rst_i => lut_out[10].ACLR
rst_i => lut_out[11].ACLR
rst_i => lut_out[12].ACLR
rst_i => lut_out[13].ACLR
rst_i => phase[0].ACLR
rst_i => phase[1].ACLR
rst_i => phase[2].ACLR
rst_i => phase[3].ACLR
rst_i => phase[4].ACLR
rst_i => phase[5].ACLR
rst_i => phase[6].ACLR
rst_i => phase[7].ACLR
rst_i => phase[8].ACLR
rst_i => phase[9].ACLR
rst_i => phase[10].ACLR
rst_i => phase[11].ACLR
rst_i => phase[12].ACLR
rst_i => phase[13].ACLR
rst_i => phase[14].ACLR
rst_i => phase[15].ACLR
rst_i => ftw_accu[0].ACLR
rst_i => ftw_accu[1].ACLR
rst_i => ftw_accu[2].ACLR
rst_i => ftw_accu[3].ACLR
rst_i => ftw_accu[4].ACLR
rst_i => ftw_accu[5].ACLR
rst_i => ftw_accu[6].ACLR
rst_i => ftw_accu[7].ACLR
rst_i => ftw_accu[8].ACLR
rst_i => ftw_accu[9].ACLR
rst_i => ftw_accu[10].ACLR
rst_i => ftw_accu[11].ACLR
rst_i => ftw_accu[12].ACLR
rst_i => ftw_accu[13].ACLR
rst_i => ftw_accu[14].ACLR
rst_i => ftw_accu[15].ACLR
rst_i => ftw_accu[16].ACLR
rst_i => ftw_accu[17].ACLR
rst_i => ftw_accu[18].ACLR
rst_i => ftw_accu[19].ACLR
rst_i => ftw_accu[20].ACLR
rst_i => ftw_accu[21].ACLR
rst_i => ftw_accu[22].ACLR
rst_i => ftw_accu[23].ACLR
rst_i => ftw_accu[24].ACLR
rst_i => ftw_accu[25].ACLR
rst_i => ftw_accu[26].ACLR
rst_i => ftw_accu[27].ACLR
rst_i => ftw_accu[28].ACLR
rst_i => ftw_accu[29].ACLR
rst_i => ftw_accu[30].ACLR
rst_i => ftw_accu[31].ACLR
ftw_i[0] => Add1.IN32
ftw_i[1] => Add1.IN31
ftw_i[2] => Add1.IN30
ftw_i[3] => Add1.IN29
ftw_i[4] => Add1.IN28
ftw_i[5] => Add1.IN27
ftw_i[6] => Add1.IN26
ftw_i[7] => Add1.IN25
ftw_i[8] => Add1.IN24
ftw_i[9] => Add1.IN23
ftw_i[10] => Add1.IN22
ftw_i[11] => Add1.IN21
ftw_i[12] => Add1.IN20
ftw_i[13] => Add1.IN19
ftw_i[14] => Add1.IN18
ftw_i[15] => Add1.IN17
ftw_i[16] => Add1.IN16
ftw_i[17] => Add1.IN15
ftw_i[18] => Add1.IN14
ftw_i[19] => Add1.IN13
ftw_i[20] => Add1.IN12
ftw_i[21] => Add1.IN11
ftw_i[22] => Add1.IN10
ftw_i[23] => Add1.IN9
ftw_i[24] => Add1.IN8
ftw_i[25] => Add1.IN7
ftw_i[26] => Add1.IN6
ftw_i[27] => Add1.IN5
ftw_i[28] => Add1.IN4
ftw_i[29] => Add1.IN3
ftw_i[30] => Add1.IN2
ftw_i[31] => Add1.IN1
phase_i[0] => Add2.IN16
phase_i[1] => Add2.IN15
phase_i[2] => Add2.IN14
phase_i[3] => Add2.IN13
phase_i[4] => Add2.IN12
phase_i[5] => Add2.IN11
phase_i[6] => Add2.IN10
phase_i[7] => Add2.IN9
phase_i[8] => Add2.IN8
phase_i[9] => Add2.IN7
phase_i[10] => Add2.IN6
phase_i[11] => Add2.IN5
phase_i[12] => Add2.IN4
phase_i[13] => Add2.IN3
phase_i[14] => Add2.IN2
phase_i[15] => Add2.IN1
phase_o[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
phase_o[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
phase_o[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
phase_o[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
phase_o[4] <= phase[4].DB_MAX_OUTPUT_PORT_TYPE
phase_o[5] <= phase[5].DB_MAX_OUTPUT_PORT_TYPE
phase_o[6] <= phase[6].DB_MAX_OUTPUT_PORT_TYPE
phase_o[7] <= phase[7].DB_MAX_OUTPUT_PORT_TYPE
phase_o[8] <= phase[8].DB_MAX_OUTPUT_PORT_TYPE
phase_o[9] <= phase[9].DB_MAX_OUTPUT_PORT_TYPE
phase_o[10] <= phase[10].DB_MAX_OUTPUT_PORT_TYPE
phase_o[11] <= phase[11].DB_MAX_OUTPUT_PORT_TYPE
phase_o[12] <= phase[12].DB_MAX_OUTPUT_PORT_TYPE
phase_o[13] <= phase[13].DB_MAX_OUTPUT_PORT_TYPE
phase_o[14] <= phase[14].DB_MAX_OUTPUT_PORT_TYPE
phase_o[15] <= phase[15].DB_MAX_OUTPUT_PORT_TYPE
ampl_o[0] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[1] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[2] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[3] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[4] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[5] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[6] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[7] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[8] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[9] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[10] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[11] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[12] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE
ampl_o[13] <= ampl_o.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|MultPhaseDet:MixerSin
REF[0] => Mult0.IN13
REF[1] => Mult0.IN12
REF[2] => Mult0.IN11
REF[3] => Mult0.IN10
REF[4] => Mult0.IN9
REF[5] => Mult0.IN8
REF[6] => Mult0.IN7
REF[7] => Mult0.IN6
REF[8] => Mult0.IN5
REF[9] => Mult0.IN4
REF[10] => Mult0.IN3
REF[11] => Mult0.IN2
REF[12] => Mult0.IN1
REF[13] => Mult0.IN0
VCO[0] => Mult0.IN27
VCO[1] => Mult0.IN26
VCO[2] => Mult0.IN25
VCO[3] => Mult0.IN24
VCO[4] => Mult0.IN23
VCO[5] => Mult0.IN22
VCO[6] => Mult0.IN21
VCO[7] => Mult0.IN20
VCO[8] => Mult0.IN19
VCO[9] => Mult0.IN18
VCO[10] => Mult0.IN17
VCO[11] => Mult0.IN16
VCO[12] => Mult0.IN15
VCO[13] => Mult0.IN14
SOUT[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
SOUT[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|LPF2:LPFSin
clk => LPF2_0002:lpf2_inst.clk
reset_n => LPF2_0002:lpf2_inst.reset_n
ast_sink_data[0] => LPF2_0002:lpf2_inst.ast_sink_data[0]
ast_sink_data[1] => LPF2_0002:lpf2_inst.ast_sink_data[1]
ast_sink_data[2] => LPF2_0002:lpf2_inst.ast_sink_data[2]
ast_sink_data[3] => LPF2_0002:lpf2_inst.ast_sink_data[3]
ast_sink_data[4] => LPF2_0002:lpf2_inst.ast_sink_data[4]
ast_sink_data[5] => LPF2_0002:lpf2_inst.ast_sink_data[5]
ast_sink_data[6] => LPF2_0002:lpf2_inst.ast_sink_data[6]
ast_sink_data[7] => LPF2_0002:lpf2_inst.ast_sink_data[7]
ast_sink_data[8] => LPF2_0002:lpf2_inst.ast_sink_data[8]
ast_sink_data[9] => LPF2_0002:lpf2_inst.ast_sink_data[9]
ast_sink_data[10] => LPF2_0002:lpf2_inst.ast_sink_data[10]
ast_sink_data[11] => LPF2_0002:lpf2_inst.ast_sink_data[11]
ast_sink_data[12] => LPF2_0002:lpf2_inst.ast_sink_data[12]
ast_sink_data[13] => LPF2_0002:lpf2_inst.ast_sink_data[13]
ast_sink_data[14] => LPF2_0002:lpf2_inst.ast_sink_data[14]
ast_sink_data[15] => LPF2_0002:lpf2_inst.ast_sink_data[15]
ast_sink_valid => LPF2_0002:lpf2_inst.ast_sink_valid
ast_sink_error[0] => LPF2_0002:lpf2_inst.ast_sink_error[0]
ast_sink_error[1] => LPF2_0002:lpf2_inst.ast_sink_error[1]
ast_source_data[0] <= LPF2_0002:lpf2_inst.ast_source_data[0]
ast_source_data[1] <= LPF2_0002:lpf2_inst.ast_source_data[1]
ast_source_data[2] <= LPF2_0002:lpf2_inst.ast_source_data[2]
ast_source_data[3] <= LPF2_0002:lpf2_inst.ast_source_data[3]
ast_source_data[4] <= LPF2_0002:lpf2_inst.ast_source_data[4]
ast_source_data[5] <= LPF2_0002:lpf2_inst.ast_source_data[5]
ast_source_data[6] <= LPF2_0002:lpf2_inst.ast_source_data[6]
ast_source_data[7] <= LPF2_0002:lpf2_inst.ast_source_data[7]
ast_source_data[8] <= LPF2_0002:lpf2_inst.ast_source_data[8]
ast_source_data[9] <= LPF2_0002:lpf2_inst.ast_source_data[9]
ast_source_data[10] <= LPF2_0002:lpf2_inst.ast_source_data[10]
ast_source_data[11] <= LPF2_0002:lpf2_inst.ast_source_data[11]
ast_source_data[12] <= LPF2_0002:lpf2_inst.ast_source_data[12]
ast_source_data[13] <= LPF2_0002:lpf2_inst.ast_source_data[13]
ast_source_data[14] <= LPF2_0002:lpf2_inst.ast_source_data[14]
ast_source_data[15] <= LPF2_0002:lpf2_inst.ast_source_data[15]
ast_source_data[16] <= LPF2_0002:lpf2_inst.ast_source_data[16]
ast_source_data[17] <= LPF2_0002:lpf2_inst.ast_source_data[17]
ast_source_data[18] <= LPF2_0002:lpf2_inst.ast_source_data[18]
ast_source_data[19] <= LPF2_0002:lpf2_inst.ast_source_data[19]
ast_source_data[20] <= LPF2_0002:lpf2_inst.ast_source_data[20]
ast_source_data[21] <= LPF2_0002:lpf2_inst.ast_source_data[21]
ast_source_data[22] <= LPF2_0002:lpf2_inst.ast_source_data[22]
ast_source_data[23] <= LPF2_0002:lpf2_inst.ast_source_data[23]
ast_source_data[24] <= LPF2_0002:lpf2_inst.ast_source_data[24]
ast_source_data[25] <= LPF2_0002:lpf2_inst.ast_source_data[25]
ast_source_data[26] <= LPF2_0002:lpf2_inst.ast_source_data[26]
ast_source_data[27] <= LPF2_0002:lpf2_inst.ast_source_data[27]
ast_source_data[28] <= LPF2_0002:lpf2_inst.ast_source_data[28]
ast_source_data[29] <= LPF2_0002:lpf2_inst.ast_source_data[29]
ast_source_data[30] <= LPF2_0002:lpf2_inst.ast_source_data[30]
ast_source_data[31] <= LPF2_0002:lpf2_inst.ast_source_data[31]
ast_source_valid <= LPF2_0002:lpf2_inst.ast_source_valid
ast_source_error[0] <= LPF2_0002:lpf2_inst.ast_source_error[0]
ast_source_error[1] <= LPF2_0002:lpf2_inst.ast_source_error[1]


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst
clk => LPF2_0002_ast:LPF2_0002_ast_inst.clk
reset_n => LPF2_0002_ast:LPF2_0002_ast_inst.reset_n
ast_sink_data[0] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_data[15]
ast_sink_valid => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LPF2_0002_ast:LPF2_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[25]
ast_source_data[26] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[26]
ast_source_data[27] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[27]
ast_source_data[28] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[28]
ast_source_data[29] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[29]
ast_source_data[30] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[30]
ast_source_data[31] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_data[31]
ast_source_valid <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LPF2_0002_ast:LPF2_0002_ast_inst.ast_source_error[1]


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LPF2_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[29]
ast_source_data[30] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[30]
ast_source_data[31] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[31]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data_out[31].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].ACLR
reset_n => data_out[28].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[30].ACLR
reset_n => data_out[31].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => dspba_delay:d_u0_m0_wo0_compute_q_11.xin[0]
xIn_v[0] => u0_m0_wo0_cma0_a0[0][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[0][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[1][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[2][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[3][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[4][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[5][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[6][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[7][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[8][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[9][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[10][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[11][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[12][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[13][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[14][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][15].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][14].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][13].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][12].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][11].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][10].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][9].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][8].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][7].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][6].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][5].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][4].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][3].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_a0[15][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[0][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[0][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[0][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[1][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[1][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[1][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[2][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[2][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[2][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[3][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[3][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[3][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[4][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[4][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[4][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[5][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[5][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[5][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[6][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[6][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[6][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[7][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[7][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[7][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[8][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[8][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[8][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[9][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[9][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[9][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[10][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[10][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[10][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[11][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[11][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[11][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[12][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[12][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[12][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[13][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[13][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[13][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[14][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[14][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[14][0].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[15][2].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[15][1].ENA
xIn_v[0] => u0_m0_wo0_cma0_c0[15][0].ENA
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => u0_m0_wo0_cma0_a0[0][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[1][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[2][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[3][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[4][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[5][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[6][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[7][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[8][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[9][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[10][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[11][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[12][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[13][0].DATAIN
xIn_0[0] => u0_m0_wo0_cma0_a0[14][0].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[0][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[1][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[2][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[3][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[4][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[5][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[6][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[7][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[8][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[9][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[10][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[11][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[12][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[13][1].DATAIN
xIn_0[1] => u0_m0_wo0_cma0_a0[14][1].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[0][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[1][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[2][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[3][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[4][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[5][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[6][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[7][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[8][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[9][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[10][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[11][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[12][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[13][2].DATAIN
xIn_0[2] => u0_m0_wo0_cma0_a0[14][2].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[0][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[1][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[2][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[3][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[4][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[5][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[6][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[7][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[8][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[9][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[10][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[11][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[12][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[13][3].DATAIN
xIn_0[3] => u0_m0_wo0_cma0_a0[14][3].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[0][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[1][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[2][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[3][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[4][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[5][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[6][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[7][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[8][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[9][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[10][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[11][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[12][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[13][4].DATAIN
xIn_0[4] => u0_m0_wo0_cma0_a0[14][4].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[0][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[1][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[2][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[3][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[4][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[5][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[6][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[7][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[8][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[9][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[10][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[11][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[12][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[13][5].DATAIN
xIn_0[5] => u0_m0_wo0_cma0_a0[14][5].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[0][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[1][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[2][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[3][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[4][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[5][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[6][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[7][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[8][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[9][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[10][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[11][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[12][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[13][6].DATAIN
xIn_0[6] => u0_m0_wo0_cma0_a0[14][6].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[0][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[1][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[2][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[3][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[4][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[5][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[6][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[7][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[8][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[9][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[10][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[11][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[12][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[13][7].DATAIN
xIn_0[7] => u0_m0_wo0_cma0_a0[14][7].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[0][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[1][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[2][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[3][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[4][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[5][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[6][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[7][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[8][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[9][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[10][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[11][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[12][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[13][8].DATAIN
xIn_0[8] => u0_m0_wo0_cma0_a0[14][8].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[0][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[1][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[2][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[3][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[4][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[5][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[6][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[7][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[8][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[9][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[10][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[11][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[12][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[13][9].DATAIN
xIn_0[9] => u0_m0_wo0_cma0_a0[14][9].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[0][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[1][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[2][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[3][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[4][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[5][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[6][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[7][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[8][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[9][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[10][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[11][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[12][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[13][10].DATAIN
xIn_0[10] => u0_m0_wo0_cma0_a0[14][10].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[0][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[1][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[2][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[3][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[4][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[5][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[6][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[7][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[8][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[9][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[10][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[11][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[12][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[13][11].DATAIN
xIn_0[11] => u0_m0_wo0_cma0_a0[14][11].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[0][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[1][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[2][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[3][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[4][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[5][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[6][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[7][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[8][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[9][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[10][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[11][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[12][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[13][12].DATAIN
xIn_0[12] => u0_m0_wo0_cma0_a0[14][12].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[0][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[1][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[2][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[3][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[4][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[5][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[6][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[7][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[8][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[9][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[10][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[11][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[12][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[13][13].DATAIN
xIn_0[13] => u0_m0_wo0_cma0_a0[14][13].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[0][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[1][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[2][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[3][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[4][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[5][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[6][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[7][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[8][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[9][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[10][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[11][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[12][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[13][14].DATAIN
xIn_0[14] => u0_m0_wo0_cma0_a0[14][14].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[0][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[1][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[2][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[3][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[4][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[5][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[6][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[7][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[8][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[9][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[10][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[11][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[12][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[13][15].DATAIN
xIn_0[15] => u0_m0_wo0_cma0_a0[14][15].DATAIN
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[0]
xOut_0[1] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[1]
xOut_0[2] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[2]
xOut_0[3] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[3]
xOut_0[4] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[4]
xOut_0[5] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[5]
xOut_0[6] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[6]
xOut_0[7] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[7]
xOut_0[8] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[8]
xOut_0[9] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[9]
xOut_0[10] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[10]
xOut_0[11] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[11]
xOut_0[12] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[12]
xOut_0[13] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[13]
xOut_0[14] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[14]
xOut_0[15] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[15]
xOut_0[16] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[16]
xOut_0[17] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[17]
xOut_0[18] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[18]
xOut_0[19] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[19]
xOut_0[20] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[20]
xOut_0[21] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[21]
xOut_0[22] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[22]
xOut_0[23] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[23]
xOut_0[24] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[24]
xOut_0[25] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[25]
xOut_0[26] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[26]
xOut_0[27] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[27]
xOut_0[28] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[28]
xOut_0[29] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[29]
xOut_0[30] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[30]
xOut_0[31] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[31]
xOut_0[32] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[32]
xOut_0[33] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[33]
xOut_0[34] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[34]
xOut_0[35] <= dspba_delay:u0_m0_wo0_cma0_delay.xout[35]
clk => dspba_delay:d_u0_m0_wo0_compute_q_11.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_cma0_s[15][0].CLK
clk => u0_m0_wo0_cma0_s[15][1].CLK
clk => u0_m0_wo0_cma0_s[15][2].CLK
clk => u0_m0_wo0_cma0_s[15][3].CLK
clk => u0_m0_wo0_cma0_s[15][4].CLK
clk => u0_m0_wo0_cma0_s[15][5].CLK
clk => u0_m0_wo0_cma0_s[15][6].CLK
clk => u0_m0_wo0_cma0_s[15][7].CLK
clk => u0_m0_wo0_cma0_s[15][8].CLK
clk => u0_m0_wo0_cma0_s[15][9].CLK
clk => u0_m0_wo0_cma0_s[15][10].CLK
clk => u0_m0_wo0_cma0_s[15][11].CLK
clk => u0_m0_wo0_cma0_s[15][12].CLK
clk => u0_m0_wo0_cma0_s[15][13].CLK
clk => u0_m0_wo0_cma0_s[15][14].CLK
clk => u0_m0_wo0_cma0_s[15][15].CLK
clk => u0_m0_wo0_cma0_s[15][16].CLK
clk => u0_m0_wo0_cma0_s[15][17].CLK
clk => u0_m0_wo0_cma0_s[15][18].CLK
clk => u0_m0_wo0_cma0_s[15][19].CLK
clk => u0_m0_wo0_cma0_s[15][20].CLK
clk => u0_m0_wo0_cma0_s[15][21].CLK
clk => u0_m0_wo0_cma0_s[15][22].CLK
clk => u0_m0_wo0_cma0_s[15][23].CLK
clk => u0_m0_wo0_cma0_s[15][24].CLK
clk => u0_m0_wo0_cma0_s[15][25].CLK
clk => u0_m0_wo0_cma0_s[15][26].CLK
clk => u0_m0_wo0_cma0_s[15][27].CLK
clk => u0_m0_wo0_cma0_s[15][28].CLK
clk => u0_m0_wo0_cma0_s[15][29].CLK
clk => u0_m0_wo0_cma0_s[15][30].CLK
clk => u0_m0_wo0_cma0_s[15][31].CLK
clk => u0_m0_wo0_cma0_s[15][32].CLK
clk => u0_m0_wo0_cma0_s[15][33].CLK
clk => u0_m0_wo0_cma0_s[15][34].CLK
clk => u0_m0_wo0_cma0_s[15][35].CLK
clk => u0_m0_wo0_cma0_s[14][0].CLK
clk => u0_m0_wo0_cma0_s[14][1].CLK
clk => u0_m0_wo0_cma0_s[14][2].CLK
clk => u0_m0_wo0_cma0_s[14][3].CLK
clk => u0_m0_wo0_cma0_s[14][4].CLK
clk => u0_m0_wo0_cma0_s[14][5].CLK
clk => u0_m0_wo0_cma0_s[14][6].CLK
clk => u0_m0_wo0_cma0_s[14][7].CLK
clk => u0_m0_wo0_cma0_s[14][8].CLK
clk => u0_m0_wo0_cma0_s[14][9].CLK
clk => u0_m0_wo0_cma0_s[14][10].CLK
clk => u0_m0_wo0_cma0_s[14][11].CLK
clk => u0_m0_wo0_cma0_s[14][12].CLK
clk => u0_m0_wo0_cma0_s[14][13].CLK
clk => u0_m0_wo0_cma0_s[14][14].CLK
clk => u0_m0_wo0_cma0_s[14][15].CLK
clk => u0_m0_wo0_cma0_s[14][16].CLK
clk => u0_m0_wo0_cma0_s[14][17].CLK
clk => u0_m0_wo0_cma0_s[14][18].CLK
clk => u0_m0_wo0_cma0_s[14][19].CLK
clk => u0_m0_wo0_cma0_s[14][20].CLK
clk => u0_m0_wo0_cma0_s[14][21].CLK
clk => u0_m0_wo0_cma0_s[14][22].CLK
clk => u0_m0_wo0_cma0_s[14][23].CLK
clk => u0_m0_wo0_cma0_s[14][24].CLK
clk => u0_m0_wo0_cma0_s[14][25].CLK
clk => u0_m0_wo0_cma0_s[14][26].CLK
clk => u0_m0_wo0_cma0_s[14][27].CLK
clk => u0_m0_wo0_cma0_s[14][28].CLK
clk => u0_m0_wo0_cma0_s[14][29].CLK
clk => u0_m0_wo0_cma0_s[14][30].CLK
clk => u0_m0_wo0_cma0_s[14][31].CLK
clk => u0_m0_wo0_cma0_s[14][32].CLK
clk => u0_m0_wo0_cma0_s[14][33].CLK
clk => u0_m0_wo0_cma0_s[14][34].CLK
clk => u0_m0_wo0_cma0_s[14][35].CLK
clk => u0_m0_wo0_cma0_s[13][0].CLK
clk => u0_m0_wo0_cma0_s[13][1].CLK
clk => u0_m0_wo0_cma0_s[13][2].CLK
clk => u0_m0_wo0_cma0_s[13][3].CLK
clk => u0_m0_wo0_cma0_s[13][4].CLK
clk => u0_m0_wo0_cma0_s[13][5].CLK
clk => u0_m0_wo0_cma0_s[13][6].CLK
clk => u0_m0_wo0_cma0_s[13][7].CLK
clk => u0_m0_wo0_cma0_s[13][8].CLK
clk => u0_m0_wo0_cma0_s[13][9].CLK
clk => u0_m0_wo0_cma0_s[13][10].CLK
clk => u0_m0_wo0_cma0_s[13][11].CLK
clk => u0_m0_wo0_cma0_s[13][12].CLK
clk => u0_m0_wo0_cma0_s[13][13].CLK
clk => u0_m0_wo0_cma0_s[13][14].CLK
clk => u0_m0_wo0_cma0_s[13][15].CLK
clk => u0_m0_wo0_cma0_s[13][16].CLK
clk => u0_m0_wo0_cma0_s[13][17].CLK
clk => u0_m0_wo0_cma0_s[13][18].CLK
clk => u0_m0_wo0_cma0_s[13][19].CLK
clk => u0_m0_wo0_cma0_s[13][20].CLK
clk => u0_m0_wo0_cma0_s[13][21].CLK
clk => u0_m0_wo0_cma0_s[13][22].CLK
clk => u0_m0_wo0_cma0_s[13][23].CLK
clk => u0_m0_wo0_cma0_s[13][24].CLK
clk => u0_m0_wo0_cma0_s[13][25].CLK
clk => u0_m0_wo0_cma0_s[13][26].CLK
clk => u0_m0_wo0_cma0_s[13][27].CLK
clk => u0_m0_wo0_cma0_s[13][28].CLK
clk => u0_m0_wo0_cma0_s[13][29].CLK
clk => u0_m0_wo0_cma0_s[13][30].CLK
clk => u0_m0_wo0_cma0_s[13][31].CLK
clk => u0_m0_wo0_cma0_s[13][32].CLK
clk => u0_m0_wo0_cma0_s[13][33].CLK
clk => u0_m0_wo0_cma0_s[13][34].CLK
clk => u0_m0_wo0_cma0_s[13][35].CLK
clk => u0_m0_wo0_cma0_s[12][0].CLK
clk => u0_m0_wo0_cma0_s[12][1].CLK
clk => u0_m0_wo0_cma0_s[12][2].CLK
clk => u0_m0_wo0_cma0_s[12][3].CLK
clk => u0_m0_wo0_cma0_s[12][4].CLK
clk => u0_m0_wo0_cma0_s[12][5].CLK
clk => u0_m0_wo0_cma0_s[12][6].CLK
clk => u0_m0_wo0_cma0_s[12][7].CLK
clk => u0_m0_wo0_cma0_s[12][8].CLK
clk => u0_m0_wo0_cma0_s[12][9].CLK
clk => u0_m0_wo0_cma0_s[12][10].CLK
clk => u0_m0_wo0_cma0_s[12][11].CLK
clk => u0_m0_wo0_cma0_s[12][12].CLK
clk => u0_m0_wo0_cma0_s[12][13].CLK
clk => u0_m0_wo0_cma0_s[12][14].CLK
clk => u0_m0_wo0_cma0_s[12][15].CLK
clk => u0_m0_wo0_cma0_s[12][16].CLK
clk => u0_m0_wo0_cma0_s[12][17].CLK
clk => u0_m0_wo0_cma0_s[12][18].CLK
clk => u0_m0_wo0_cma0_s[12][19].CLK
clk => u0_m0_wo0_cma0_s[12][20].CLK
clk => u0_m0_wo0_cma0_s[12][21].CLK
clk => u0_m0_wo0_cma0_s[12][22].CLK
clk => u0_m0_wo0_cma0_s[12][23].CLK
clk => u0_m0_wo0_cma0_s[12][24].CLK
clk => u0_m0_wo0_cma0_s[12][25].CLK
clk => u0_m0_wo0_cma0_s[12][26].CLK
clk => u0_m0_wo0_cma0_s[12][27].CLK
clk => u0_m0_wo0_cma0_s[12][28].CLK
clk => u0_m0_wo0_cma0_s[12][29].CLK
clk => u0_m0_wo0_cma0_s[12][30].CLK
clk => u0_m0_wo0_cma0_s[12][31].CLK
clk => u0_m0_wo0_cma0_s[12][32].CLK
clk => u0_m0_wo0_cma0_s[12][33].CLK
clk => u0_m0_wo0_cma0_s[12][34].CLK
clk => u0_m0_wo0_cma0_s[12][35].CLK
clk => u0_m0_wo0_cma0_s[11][0].CLK
clk => u0_m0_wo0_cma0_s[11][1].CLK
clk => u0_m0_wo0_cma0_s[11][2].CLK
clk => u0_m0_wo0_cma0_s[11][3].CLK
clk => u0_m0_wo0_cma0_s[11][4].CLK
clk => u0_m0_wo0_cma0_s[11][5].CLK
clk => u0_m0_wo0_cma0_s[11][6].CLK
clk => u0_m0_wo0_cma0_s[11][7].CLK
clk => u0_m0_wo0_cma0_s[11][8].CLK
clk => u0_m0_wo0_cma0_s[11][9].CLK
clk => u0_m0_wo0_cma0_s[11][10].CLK
clk => u0_m0_wo0_cma0_s[11][11].CLK
clk => u0_m0_wo0_cma0_s[11][12].CLK
clk => u0_m0_wo0_cma0_s[11][13].CLK
clk => u0_m0_wo0_cma0_s[11][14].CLK
clk => u0_m0_wo0_cma0_s[11][15].CLK
clk => u0_m0_wo0_cma0_s[11][16].CLK
clk => u0_m0_wo0_cma0_s[11][17].CLK
clk => u0_m0_wo0_cma0_s[11][18].CLK
clk => u0_m0_wo0_cma0_s[11][19].CLK
clk => u0_m0_wo0_cma0_s[11][20].CLK
clk => u0_m0_wo0_cma0_s[11][21].CLK
clk => u0_m0_wo0_cma0_s[11][22].CLK
clk => u0_m0_wo0_cma0_s[11][23].CLK
clk => u0_m0_wo0_cma0_s[11][24].CLK
clk => u0_m0_wo0_cma0_s[11][25].CLK
clk => u0_m0_wo0_cma0_s[11][26].CLK
clk => u0_m0_wo0_cma0_s[11][27].CLK
clk => u0_m0_wo0_cma0_s[11][28].CLK
clk => u0_m0_wo0_cma0_s[11][29].CLK
clk => u0_m0_wo0_cma0_s[11][30].CLK
clk => u0_m0_wo0_cma0_s[11][31].CLK
clk => u0_m0_wo0_cma0_s[11][32].CLK
clk => u0_m0_wo0_cma0_s[11][33].CLK
clk => u0_m0_wo0_cma0_s[11][34].CLK
clk => u0_m0_wo0_cma0_s[11][35].CLK
clk => u0_m0_wo0_cma0_s[10][0].CLK
clk => u0_m0_wo0_cma0_s[10][1].CLK
clk => u0_m0_wo0_cma0_s[10][2].CLK
clk => u0_m0_wo0_cma0_s[10][3].CLK
clk => u0_m0_wo0_cma0_s[10][4].CLK
clk => u0_m0_wo0_cma0_s[10][5].CLK
clk => u0_m0_wo0_cma0_s[10][6].CLK
clk => u0_m0_wo0_cma0_s[10][7].CLK
clk => u0_m0_wo0_cma0_s[10][8].CLK
clk => u0_m0_wo0_cma0_s[10][9].CLK
clk => u0_m0_wo0_cma0_s[10][10].CLK
clk => u0_m0_wo0_cma0_s[10][11].CLK
clk => u0_m0_wo0_cma0_s[10][12].CLK
clk => u0_m0_wo0_cma0_s[10][13].CLK
clk => u0_m0_wo0_cma0_s[10][14].CLK
clk => u0_m0_wo0_cma0_s[10][15].CLK
clk => u0_m0_wo0_cma0_s[10][16].CLK
clk => u0_m0_wo0_cma0_s[10][17].CLK
clk => u0_m0_wo0_cma0_s[10][18].CLK
clk => u0_m0_wo0_cma0_s[10][19].CLK
clk => u0_m0_wo0_cma0_s[10][20].CLK
clk => u0_m0_wo0_cma0_s[10][21].CLK
clk => u0_m0_wo0_cma0_s[10][22].CLK
clk => u0_m0_wo0_cma0_s[10][23].CLK
clk => u0_m0_wo0_cma0_s[10][24].CLK
clk => u0_m0_wo0_cma0_s[10][25].CLK
clk => u0_m0_wo0_cma0_s[10][26].CLK
clk => u0_m0_wo0_cma0_s[10][27].CLK
clk => u0_m0_wo0_cma0_s[10][28].CLK
clk => u0_m0_wo0_cma0_s[10][29].CLK
clk => u0_m0_wo0_cma0_s[10][30].CLK
clk => u0_m0_wo0_cma0_s[10][31].CLK
clk => u0_m0_wo0_cma0_s[10][32].CLK
clk => u0_m0_wo0_cma0_s[10][33].CLK
clk => u0_m0_wo0_cma0_s[10][34].CLK
clk => u0_m0_wo0_cma0_s[10][35].CLK
clk => u0_m0_wo0_cma0_s[9][0].CLK
clk => u0_m0_wo0_cma0_s[9][1].CLK
clk => u0_m0_wo0_cma0_s[9][2].CLK
clk => u0_m0_wo0_cma0_s[9][3].CLK
clk => u0_m0_wo0_cma0_s[9][4].CLK
clk => u0_m0_wo0_cma0_s[9][5].CLK
clk => u0_m0_wo0_cma0_s[9][6].CLK
clk => u0_m0_wo0_cma0_s[9][7].CLK
clk => u0_m0_wo0_cma0_s[9][8].CLK
clk => u0_m0_wo0_cma0_s[9][9].CLK
clk => u0_m0_wo0_cma0_s[9][10].CLK
clk => u0_m0_wo0_cma0_s[9][11].CLK
clk => u0_m0_wo0_cma0_s[9][12].CLK
clk => u0_m0_wo0_cma0_s[9][13].CLK
clk => u0_m0_wo0_cma0_s[9][14].CLK
clk => u0_m0_wo0_cma0_s[9][15].CLK
clk => u0_m0_wo0_cma0_s[9][16].CLK
clk => u0_m0_wo0_cma0_s[9][17].CLK
clk => u0_m0_wo0_cma0_s[9][18].CLK
clk => u0_m0_wo0_cma0_s[9][19].CLK
clk => u0_m0_wo0_cma0_s[9][20].CLK
clk => u0_m0_wo0_cma0_s[9][21].CLK
clk => u0_m0_wo0_cma0_s[9][22].CLK
clk => u0_m0_wo0_cma0_s[9][23].CLK
clk => u0_m0_wo0_cma0_s[9][24].CLK
clk => u0_m0_wo0_cma0_s[9][25].CLK
clk => u0_m0_wo0_cma0_s[9][26].CLK
clk => u0_m0_wo0_cma0_s[9][27].CLK
clk => u0_m0_wo0_cma0_s[9][28].CLK
clk => u0_m0_wo0_cma0_s[9][29].CLK
clk => u0_m0_wo0_cma0_s[9][30].CLK
clk => u0_m0_wo0_cma0_s[9][31].CLK
clk => u0_m0_wo0_cma0_s[9][32].CLK
clk => u0_m0_wo0_cma0_s[9][33].CLK
clk => u0_m0_wo0_cma0_s[9][34].CLK
clk => u0_m0_wo0_cma0_s[9][35].CLK
clk => u0_m0_wo0_cma0_s[8][0].CLK
clk => u0_m0_wo0_cma0_s[8][1].CLK
clk => u0_m0_wo0_cma0_s[8][2].CLK
clk => u0_m0_wo0_cma0_s[8][3].CLK
clk => u0_m0_wo0_cma0_s[8][4].CLK
clk => u0_m0_wo0_cma0_s[8][5].CLK
clk => u0_m0_wo0_cma0_s[8][6].CLK
clk => u0_m0_wo0_cma0_s[8][7].CLK
clk => u0_m0_wo0_cma0_s[8][8].CLK
clk => u0_m0_wo0_cma0_s[8][9].CLK
clk => u0_m0_wo0_cma0_s[8][10].CLK
clk => u0_m0_wo0_cma0_s[8][11].CLK
clk => u0_m0_wo0_cma0_s[8][12].CLK
clk => u0_m0_wo0_cma0_s[8][13].CLK
clk => u0_m0_wo0_cma0_s[8][14].CLK
clk => u0_m0_wo0_cma0_s[8][15].CLK
clk => u0_m0_wo0_cma0_s[8][16].CLK
clk => u0_m0_wo0_cma0_s[8][17].CLK
clk => u0_m0_wo0_cma0_s[8][18].CLK
clk => u0_m0_wo0_cma0_s[8][19].CLK
clk => u0_m0_wo0_cma0_s[8][20].CLK
clk => u0_m0_wo0_cma0_s[8][21].CLK
clk => u0_m0_wo0_cma0_s[8][22].CLK
clk => u0_m0_wo0_cma0_s[8][23].CLK
clk => u0_m0_wo0_cma0_s[8][24].CLK
clk => u0_m0_wo0_cma0_s[8][25].CLK
clk => u0_m0_wo0_cma0_s[8][26].CLK
clk => u0_m0_wo0_cma0_s[8][27].CLK
clk => u0_m0_wo0_cma0_s[8][28].CLK
clk => u0_m0_wo0_cma0_s[8][29].CLK
clk => u0_m0_wo0_cma0_s[8][30].CLK
clk => u0_m0_wo0_cma0_s[8][31].CLK
clk => u0_m0_wo0_cma0_s[8][32].CLK
clk => u0_m0_wo0_cma0_s[8][33].CLK
clk => u0_m0_wo0_cma0_s[8][34].CLK
clk => u0_m0_wo0_cma0_s[8][35].CLK
clk => u0_m0_wo0_cma0_s[7][0].CLK
clk => u0_m0_wo0_cma0_s[7][1].CLK
clk => u0_m0_wo0_cma0_s[7][2].CLK
clk => u0_m0_wo0_cma0_s[7][3].CLK
clk => u0_m0_wo0_cma0_s[7][4].CLK
clk => u0_m0_wo0_cma0_s[7][5].CLK
clk => u0_m0_wo0_cma0_s[7][6].CLK
clk => u0_m0_wo0_cma0_s[7][7].CLK
clk => u0_m0_wo0_cma0_s[7][8].CLK
clk => u0_m0_wo0_cma0_s[7][9].CLK
clk => u0_m0_wo0_cma0_s[7][10].CLK
clk => u0_m0_wo0_cma0_s[7][11].CLK
clk => u0_m0_wo0_cma0_s[7][12].CLK
clk => u0_m0_wo0_cma0_s[7][13].CLK
clk => u0_m0_wo0_cma0_s[7][14].CLK
clk => u0_m0_wo0_cma0_s[7][15].CLK
clk => u0_m0_wo0_cma0_s[7][16].CLK
clk => u0_m0_wo0_cma0_s[7][17].CLK
clk => u0_m0_wo0_cma0_s[7][18].CLK
clk => u0_m0_wo0_cma0_s[7][19].CLK
clk => u0_m0_wo0_cma0_s[7][20].CLK
clk => u0_m0_wo0_cma0_s[7][21].CLK
clk => u0_m0_wo0_cma0_s[7][22].CLK
clk => u0_m0_wo0_cma0_s[7][23].CLK
clk => u0_m0_wo0_cma0_s[7][24].CLK
clk => u0_m0_wo0_cma0_s[7][25].CLK
clk => u0_m0_wo0_cma0_s[7][26].CLK
clk => u0_m0_wo0_cma0_s[7][27].CLK
clk => u0_m0_wo0_cma0_s[7][28].CLK
clk => u0_m0_wo0_cma0_s[7][29].CLK
clk => u0_m0_wo0_cma0_s[7][30].CLK
clk => u0_m0_wo0_cma0_s[7][31].CLK
clk => u0_m0_wo0_cma0_s[7][32].CLK
clk => u0_m0_wo0_cma0_s[7][33].CLK
clk => u0_m0_wo0_cma0_s[7][34].CLK
clk => u0_m0_wo0_cma0_s[7][35].CLK
clk => u0_m0_wo0_cma0_s[6][0].CLK
clk => u0_m0_wo0_cma0_s[6][1].CLK
clk => u0_m0_wo0_cma0_s[6][2].CLK
clk => u0_m0_wo0_cma0_s[6][3].CLK
clk => u0_m0_wo0_cma0_s[6][4].CLK
clk => u0_m0_wo0_cma0_s[6][5].CLK
clk => u0_m0_wo0_cma0_s[6][6].CLK
clk => u0_m0_wo0_cma0_s[6][7].CLK
clk => u0_m0_wo0_cma0_s[6][8].CLK
clk => u0_m0_wo0_cma0_s[6][9].CLK
clk => u0_m0_wo0_cma0_s[6][10].CLK
clk => u0_m0_wo0_cma0_s[6][11].CLK
clk => u0_m0_wo0_cma0_s[6][12].CLK
clk => u0_m0_wo0_cma0_s[6][13].CLK
clk => u0_m0_wo0_cma0_s[6][14].CLK
clk => u0_m0_wo0_cma0_s[6][15].CLK
clk => u0_m0_wo0_cma0_s[6][16].CLK
clk => u0_m0_wo0_cma0_s[6][17].CLK
clk => u0_m0_wo0_cma0_s[6][18].CLK
clk => u0_m0_wo0_cma0_s[6][19].CLK
clk => u0_m0_wo0_cma0_s[6][20].CLK
clk => u0_m0_wo0_cma0_s[6][21].CLK
clk => u0_m0_wo0_cma0_s[6][22].CLK
clk => u0_m0_wo0_cma0_s[6][23].CLK
clk => u0_m0_wo0_cma0_s[6][24].CLK
clk => u0_m0_wo0_cma0_s[6][25].CLK
clk => u0_m0_wo0_cma0_s[6][26].CLK
clk => u0_m0_wo0_cma0_s[6][27].CLK
clk => u0_m0_wo0_cma0_s[6][28].CLK
clk => u0_m0_wo0_cma0_s[6][29].CLK
clk => u0_m0_wo0_cma0_s[6][30].CLK
clk => u0_m0_wo0_cma0_s[6][31].CLK
clk => u0_m0_wo0_cma0_s[6][32].CLK
clk => u0_m0_wo0_cma0_s[6][33].CLK
clk => u0_m0_wo0_cma0_s[6][34].CLK
clk => u0_m0_wo0_cma0_s[6][35].CLK
clk => u0_m0_wo0_cma0_s[5][0].CLK
clk => u0_m0_wo0_cma0_s[5][1].CLK
clk => u0_m0_wo0_cma0_s[5][2].CLK
clk => u0_m0_wo0_cma0_s[5][3].CLK
clk => u0_m0_wo0_cma0_s[5][4].CLK
clk => u0_m0_wo0_cma0_s[5][5].CLK
clk => u0_m0_wo0_cma0_s[5][6].CLK
clk => u0_m0_wo0_cma0_s[5][7].CLK
clk => u0_m0_wo0_cma0_s[5][8].CLK
clk => u0_m0_wo0_cma0_s[5][9].CLK
clk => u0_m0_wo0_cma0_s[5][10].CLK
clk => u0_m0_wo0_cma0_s[5][11].CLK
clk => u0_m0_wo0_cma0_s[5][12].CLK
clk => u0_m0_wo0_cma0_s[5][13].CLK
clk => u0_m0_wo0_cma0_s[5][14].CLK
clk => u0_m0_wo0_cma0_s[5][15].CLK
clk => u0_m0_wo0_cma0_s[5][16].CLK
clk => u0_m0_wo0_cma0_s[5][17].CLK
clk => u0_m0_wo0_cma0_s[5][18].CLK
clk => u0_m0_wo0_cma0_s[5][19].CLK
clk => u0_m0_wo0_cma0_s[5][20].CLK
clk => u0_m0_wo0_cma0_s[5][21].CLK
clk => u0_m0_wo0_cma0_s[5][22].CLK
clk => u0_m0_wo0_cma0_s[5][23].CLK
clk => u0_m0_wo0_cma0_s[5][24].CLK
clk => u0_m0_wo0_cma0_s[5][25].CLK
clk => u0_m0_wo0_cma0_s[5][26].CLK
clk => u0_m0_wo0_cma0_s[5][27].CLK
clk => u0_m0_wo0_cma0_s[5][28].CLK
clk => u0_m0_wo0_cma0_s[5][29].CLK
clk => u0_m0_wo0_cma0_s[5][30].CLK
clk => u0_m0_wo0_cma0_s[5][31].CLK
clk => u0_m0_wo0_cma0_s[5][32].CLK
clk => u0_m0_wo0_cma0_s[5][33].CLK
clk => u0_m0_wo0_cma0_s[5][34].CLK
clk => u0_m0_wo0_cma0_s[5][35].CLK
clk => u0_m0_wo0_cma0_s[4][0].CLK
clk => u0_m0_wo0_cma0_s[4][1].CLK
clk => u0_m0_wo0_cma0_s[4][2].CLK
clk => u0_m0_wo0_cma0_s[4][3].CLK
clk => u0_m0_wo0_cma0_s[4][4].CLK
clk => u0_m0_wo0_cma0_s[4][5].CLK
clk => u0_m0_wo0_cma0_s[4][6].CLK
clk => u0_m0_wo0_cma0_s[4][7].CLK
clk => u0_m0_wo0_cma0_s[4][8].CLK
clk => u0_m0_wo0_cma0_s[4][9].CLK
clk => u0_m0_wo0_cma0_s[4][10].CLK
clk => u0_m0_wo0_cma0_s[4][11].CLK
clk => u0_m0_wo0_cma0_s[4][12].CLK
clk => u0_m0_wo0_cma0_s[4][13].CLK
clk => u0_m0_wo0_cma0_s[4][14].CLK
clk => u0_m0_wo0_cma0_s[4][15].CLK
clk => u0_m0_wo0_cma0_s[4][16].CLK
clk => u0_m0_wo0_cma0_s[4][17].CLK
clk => u0_m0_wo0_cma0_s[4][18].CLK
clk => u0_m0_wo0_cma0_s[4][19].CLK
clk => u0_m0_wo0_cma0_s[4][20].CLK
clk => u0_m0_wo0_cma0_s[4][21].CLK
clk => u0_m0_wo0_cma0_s[4][22].CLK
clk => u0_m0_wo0_cma0_s[4][23].CLK
clk => u0_m0_wo0_cma0_s[4][24].CLK
clk => u0_m0_wo0_cma0_s[4][25].CLK
clk => u0_m0_wo0_cma0_s[4][26].CLK
clk => u0_m0_wo0_cma0_s[4][27].CLK
clk => u0_m0_wo0_cma0_s[4][28].CLK
clk => u0_m0_wo0_cma0_s[4][29].CLK
clk => u0_m0_wo0_cma0_s[4][30].CLK
clk => u0_m0_wo0_cma0_s[4][31].CLK
clk => u0_m0_wo0_cma0_s[4][32].CLK
clk => u0_m0_wo0_cma0_s[4][33].CLK
clk => u0_m0_wo0_cma0_s[4][34].CLK
clk => u0_m0_wo0_cma0_s[4][35].CLK
clk => u0_m0_wo0_cma0_s[3][0].CLK
clk => u0_m0_wo0_cma0_s[3][1].CLK
clk => u0_m0_wo0_cma0_s[3][2].CLK
clk => u0_m0_wo0_cma0_s[3][3].CLK
clk => u0_m0_wo0_cma0_s[3][4].CLK
clk => u0_m0_wo0_cma0_s[3][5].CLK
clk => u0_m0_wo0_cma0_s[3][6].CLK
clk => u0_m0_wo0_cma0_s[3][7].CLK
clk => u0_m0_wo0_cma0_s[3][8].CLK
clk => u0_m0_wo0_cma0_s[3][9].CLK
clk => u0_m0_wo0_cma0_s[3][10].CLK
clk => u0_m0_wo0_cma0_s[3][11].CLK
clk => u0_m0_wo0_cma0_s[3][12].CLK
clk => u0_m0_wo0_cma0_s[3][13].CLK
clk => u0_m0_wo0_cma0_s[3][14].CLK
clk => u0_m0_wo0_cma0_s[3][15].CLK
clk => u0_m0_wo0_cma0_s[3][16].CLK
clk => u0_m0_wo0_cma0_s[3][17].CLK
clk => u0_m0_wo0_cma0_s[3][18].CLK
clk => u0_m0_wo0_cma0_s[3][19].CLK
clk => u0_m0_wo0_cma0_s[3][20].CLK
clk => u0_m0_wo0_cma0_s[3][21].CLK
clk => u0_m0_wo0_cma0_s[3][22].CLK
clk => u0_m0_wo0_cma0_s[3][23].CLK
clk => u0_m0_wo0_cma0_s[3][24].CLK
clk => u0_m0_wo0_cma0_s[3][25].CLK
clk => u0_m0_wo0_cma0_s[3][26].CLK
clk => u0_m0_wo0_cma0_s[3][27].CLK
clk => u0_m0_wo0_cma0_s[3][28].CLK
clk => u0_m0_wo0_cma0_s[3][29].CLK
clk => u0_m0_wo0_cma0_s[3][30].CLK
clk => u0_m0_wo0_cma0_s[3][31].CLK
clk => u0_m0_wo0_cma0_s[3][32].CLK
clk => u0_m0_wo0_cma0_s[3][33].CLK
clk => u0_m0_wo0_cma0_s[3][34].CLK
clk => u0_m0_wo0_cma0_s[3][35].CLK
clk => u0_m0_wo0_cma0_s[2][0].CLK
clk => u0_m0_wo0_cma0_s[2][1].CLK
clk => u0_m0_wo0_cma0_s[2][2].CLK
clk => u0_m0_wo0_cma0_s[2][3].CLK
clk => u0_m0_wo0_cma0_s[2][4].CLK
clk => u0_m0_wo0_cma0_s[2][5].CLK
clk => u0_m0_wo0_cma0_s[2][6].CLK
clk => u0_m0_wo0_cma0_s[2][7].CLK
clk => u0_m0_wo0_cma0_s[2][8].CLK
clk => u0_m0_wo0_cma0_s[2][9].CLK
clk => u0_m0_wo0_cma0_s[2][10].CLK
clk => u0_m0_wo0_cma0_s[2][11].CLK
clk => u0_m0_wo0_cma0_s[2][12].CLK
clk => u0_m0_wo0_cma0_s[2][13].CLK
clk => u0_m0_wo0_cma0_s[2][14].CLK
clk => u0_m0_wo0_cma0_s[2][15].CLK
clk => u0_m0_wo0_cma0_s[2][16].CLK
clk => u0_m0_wo0_cma0_s[2][17].CLK
clk => u0_m0_wo0_cma0_s[2][18].CLK
clk => u0_m0_wo0_cma0_s[2][19].CLK
clk => u0_m0_wo0_cma0_s[2][20].CLK
clk => u0_m0_wo0_cma0_s[2][21].CLK
clk => u0_m0_wo0_cma0_s[2][22].CLK
clk => u0_m0_wo0_cma0_s[2][23].CLK
clk => u0_m0_wo0_cma0_s[2][24].CLK
clk => u0_m0_wo0_cma0_s[2][25].CLK
clk => u0_m0_wo0_cma0_s[2][26].CLK
clk => u0_m0_wo0_cma0_s[2][27].CLK
clk => u0_m0_wo0_cma0_s[2][28].CLK
clk => u0_m0_wo0_cma0_s[2][29].CLK
clk => u0_m0_wo0_cma0_s[2][30].CLK
clk => u0_m0_wo0_cma0_s[2][31].CLK
clk => u0_m0_wo0_cma0_s[2][32].CLK
clk => u0_m0_wo0_cma0_s[2][33].CLK
clk => u0_m0_wo0_cma0_s[2][34].CLK
clk => u0_m0_wo0_cma0_s[2][35].CLK
clk => u0_m0_wo0_cma0_s[1][0].CLK
clk => u0_m0_wo0_cma0_s[1][1].CLK
clk => u0_m0_wo0_cma0_s[1][2].CLK
clk => u0_m0_wo0_cma0_s[1][3].CLK
clk => u0_m0_wo0_cma0_s[1][4].CLK
clk => u0_m0_wo0_cma0_s[1][5].CLK
clk => u0_m0_wo0_cma0_s[1][6].CLK
clk => u0_m0_wo0_cma0_s[1][7].CLK
clk => u0_m0_wo0_cma0_s[1][8].CLK
clk => u0_m0_wo0_cma0_s[1][9].CLK
clk => u0_m0_wo0_cma0_s[1][10].CLK
clk => u0_m0_wo0_cma0_s[1][11].CLK
clk => u0_m0_wo0_cma0_s[1][12].CLK
clk => u0_m0_wo0_cma0_s[1][13].CLK
clk => u0_m0_wo0_cma0_s[1][14].CLK
clk => u0_m0_wo0_cma0_s[1][15].CLK
clk => u0_m0_wo0_cma0_s[1][16].CLK
clk => u0_m0_wo0_cma0_s[1][17].CLK
clk => u0_m0_wo0_cma0_s[1][18].CLK
clk => u0_m0_wo0_cma0_s[1][19].CLK
clk => u0_m0_wo0_cma0_s[1][20].CLK
clk => u0_m0_wo0_cma0_s[1][21].CLK
clk => u0_m0_wo0_cma0_s[1][22].CLK
clk => u0_m0_wo0_cma0_s[1][23].CLK
clk => u0_m0_wo0_cma0_s[1][24].CLK
clk => u0_m0_wo0_cma0_s[1][25].CLK
clk => u0_m0_wo0_cma0_s[1][26].CLK
clk => u0_m0_wo0_cma0_s[1][27].CLK
clk => u0_m0_wo0_cma0_s[1][28].CLK
clk => u0_m0_wo0_cma0_s[1][29].CLK
clk => u0_m0_wo0_cma0_s[1][30].CLK
clk => u0_m0_wo0_cma0_s[1][31].CLK
clk => u0_m0_wo0_cma0_s[1][32].CLK
clk => u0_m0_wo0_cma0_s[1][33].CLK
clk => u0_m0_wo0_cma0_s[1][34].CLK
clk => u0_m0_wo0_cma0_s[1][35].CLK
clk => u0_m0_wo0_cma0_s[0][0].CLK
clk => u0_m0_wo0_cma0_s[0][1].CLK
clk => u0_m0_wo0_cma0_s[0][2].CLK
clk => u0_m0_wo0_cma0_s[0][3].CLK
clk => u0_m0_wo0_cma0_s[0][4].CLK
clk => u0_m0_wo0_cma0_s[0][5].CLK
clk => u0_m0_wo0_cma0_s[0][6].CLK
clk => u0_m0_wo0_cma0_s[0][7].CLK
clk => u0_m0_wo0_cma0_s[0][8].CLK
clk => u0_m0_wo0_cma0_s[0][9].CLK
clk => u0_m0_wo0_cma0_s[0][10].CLK
clk => u0_m0_wo0_cma0_s[0][11].CLK
clk => u0_m0_wo0_cma0_s[0][12].CLK
clk => u0_m0_wo0_cma0_s[0][13].CLK
clk => u0_m0_wo0_cma0_s[0][14].CLK
clk => u0_m0_wo0_cma0_s[0][15].CLK
clk => u0_m0_wo0_cma0_s[0][16].CLK
clk => u0_m0_wo0_cma0_s[0][17].CLK
clk => u0_m0_wo0_cma0_s[0][18].CLK
clk => u0_m0_wo0_cma0_s[0][19].CLK
clk => u0_m0_wo0_cma0_s[0][20].CLK
clk => u0_m0_wo0_cma0_s[0][21].CLK
clk => u0_m0_wo0_cma0_s[0][22].CLK
clk => u0_m0_wo0_cma0_s[0][23].CLK
clk => u0_m0_wo0_cma0_s[0][24].CLK
clk => u0_m0_wo0_cma0_s[0][25].CLK
clk => u0_m0_wo0_cma0_s[0][26].CLK
clk => u0_m0_wo0_cma0_s[0][27].CLK
clk => u0_m0_wo0_cma0_s[0][28].CLK
clk => u0_m0_wo0_cma0_s[0][29].CLK
clk => u0_m0_wo0_cma0_s[0][30].CLK
clk => u0_m0_wo0_cma0_s[0][31].CLK
clk => u0_m0_wo0_cma0_s[0][32].CLK
clk => u0_m0_wo0_cma0_s[0][33].CLK
clk => u0_m0_wo0_cma0_s[0][34].CLK
clk => u0_m0_wo0_cma0_s[0][35].CLK
clk => u0_m0_wo0_cma0_c0[15][0].CLK
clk => u0_m0_wo0_cma0_c0[15][1].CLK
clk => u0_m0_wo0_cma0_c0[15][2].CLK
clk => u0_m0_wo0_cma0_c0[14][0].CLK
clk => u0_m0_wo0_cma0_c0[14][1].CLK
clk => u0_m0_wo0_cma0_c0[14][2].CLK
clk => u0_m0_wo0_cma0_c0[13][0].CLK
clk => u0_m0_wo0_cma0_c0[13][1].CLK
clk => u0_m0_wo0_cma0_c0[13][2].CLK
clk => u0_m0_wo0_cma0_c0[12][0].CLK
clk => u0_m0_wo0_cma0_c0[12][1].CLK
clk => u0_m0_wo0_cma0_c0[12][2].CLK
clk => u0_m0_wo0_cma0_c0[11][0].CLK
clk => u0_m0_wo0_cma0_c0[11][1].CLK
clk => u0_m0_wo0_cma0_c0[11][2].CLK
clk => u0_m0_wo0_cma0_c0[10][0].CLK
clk => u0_m0_wo0_cma0_c0[10][1].CLK
clk => u0_m0_wo0_cma0_c0[10][2].CLK
clk => u0_m0_wo0_cma0_c0[9][0].CLK
clk => u0_m0_wo0_cma0_c0[9][1].CLK
clk => u0_m0_wo0_cma0_c0[9][2].CLK
clk => u0_m0_wo0_cma0_c0[8][0].CLK
clk => u0_m0_wo0_cma0_c0[8][1].CLK
clk => u0_m0_wo0_cma0_c0[8][2].CLK
clk => u0_m0_wo0_cma0_c0[7][0].CLK
clk => u0_m0_wo0_cma0_c0[7][1].CLK
clk => u0_m0_wo0_cma0_c0[7][2].CLK
clk => u0_m0_wo0_cma0_c0[6][0].CLK
clk => u0_m0_wo0_cma0_c0[6][1].CLK
clk => u0_m0_wo0_cma0_c0[6][2].CLK
clk => u0_m0_wo0_cma0_c0[5][0].CLK
clk => u0_m0_wo0_cma0_c0[5][1].CLK
clk => u0_m0_wo0_cma0_c0[5][2].CLK
clk => u0_m0_wo0_cma0_c0[4][0].CLK
clk => u0_m0_wo0_cma0_c0[4][1].CLK
clk => u0_m0_wo0_cma0_c0[4][2].CLK
clk => u0_m0_wo0_cma0_c0[3][0].CLK
clk => u0_m0_wo0_cma0_c0[3][1].CLK
clk => u0_m0_wo0_cma0_c0[3][2].CLK
clk => u0_m0_wo0_cma0_c0[2][0].CLK
clk => u0_m0_wo0_cma0_c0[2][1].CLK
clk => u0_m0_wo0_cma0_c0[2][2].CLK
clk => u0_m0_wo0_cma0_c0[1][0].CLK
clk => u0_m0_wo0_cma0_c0[1][1].CLK
clk => u0_m0_wo0_cma0_c0[1][2].CLK
clk => u0_m0_wo0_cma0_c0[0][0].CLK
clk => u0_m0_wo0_cma0_c0[0][1].CLK
clk => u0_m0_wo0_cma0_c0[0][2].CLK
clk => u0_m0_wo0_cma0_a0[15][0].CLK
clk => u0_m0_wo0_cma0_a0[15][1].CLK
clk => u0_m0_wo0_cma0_a0[15][2].CLK
clk => u0_m0_wo0_cma0_a0[15][3].CLK
clk => u0_m0_wo0_cma0_a0[15][4].CLK
clk => u0_m0_wo0_cma0_a0[15][5].CLK
clk => u0_m0_wo0_cma0_a0[15][6].CLK
clk => u0_m0_wo0_cma0_a0[15][7].CLK
clk => u0_m0_wo0_cma0_a0[15][8].CLK
clk => u0_m0_wo0_cma0_a0[15][9].CLK
clk => u0_m0_wo0_cma0_a0[15][10].CLK
clk => u0_m0_wo0_cma0_a0[15][11].CLK
clk => u0_m0_wo0_cma0_a0[15][12].CLK
clk => u0_m0_wo0_cma0_a0[15][13].CLK
clk => u0_m0_wo0_cma0_a0[15][14].CLK
clk => u0_m0_wo0_cma0_a0[15][15].CLK
clk => u0_m0_wo0_cma0_a0[14][0].CLK
clk => u0_m0_wo0_cma0_a0[14][1].CLK
clk => u0_m0_wo0_cma0_a0[14][2].CLK
clk => u0_m0_wo0_cma0_a0[14][3].CLK
clk => u0_m0_wo0_cma0_a0[14][4].CLK
clk => u0_m0_wo0_cma0_a0[14][5].CLK
clk => u0_m0_wo0_cma0_a0[14][6].CLK
clk => u0_m0_wo0_cma0_a0[14][7].CLK
clk => u0_m0_wo0_cma0_a0[14][8].CLK
clk => u0_m0_wo0_cma0_a0[14][9].CLK
clk => u0_m0_wo0_cma0_a0[14][10].CLK
clk => u0_m0_wo0_cma0_a0[14][11].CLK
clk => u0_m0_wo0_cma0_a0[14][12].CLK
clk => u0_m0_wo0_cma0_a0[14][13].CLK
clk => u0_m0_wo0_cma0_a0[14][14].CLK
clk => u0_m0_wo0_cma0_a0[14][15].CLK
clk => u0_m0_wo0_cma0_a0[13][0].CLK
clk => u0_m0_wo0_cma0_a0[13][1].CLK
clk => u0_m0_wo0_cma0_a0[13][2].CLK
clk => u0_m0_wo0_cma0_a0[13][3].CLK
clk => u0_m0_wo0_cma0_a0[13][4].CLK
clk => u0_m0_wo0_cma0_a0[13][5].CLK
clk => u0_m0_wo0_cma0_a0[13][6].CLK
clk => u0_m0_wo0_cma0_a0[13][7].CLK
clk => u0_m0_wo0_cma0_a0[13][8].CLK
clk => u0_m0_wo0_cma0_a0[13][9].CLK
clk => u0_m0_wo0_cma0_a0[13][10].CLK
clk => u0_m0_wo0_cma0_a0[13][11].CLK
clk => u0_m0_wo0_cma0_a0[13][12].CLK
clk => u0_m0_wo0_cma0_a0[13][13].CLK
clk => u0_m0_wo0_cma0_a0[13][14].CLK
clk => u0_m0_wo0_cma0_a0[13][15].CLK
clk => u0_m0_wo0_cma0_a0[12][0].CLK
clk => u0_m0_wo0_cma0_a0[12][1].CLK
clk => u0_m0_wo0_cma0_a0[12][2].CLK
clk => u0_m0_wo0_cma0_a0[12][3].CLK
clk => u0_m0_wo0_cma0_a0[12][4].CLK
clk => u0_m0_wo0_cma0_a0[12][5].CLK
clk => u0_m0_wo0_cma0_a0[12][6].CLK
clk => u0_m0_wo0_cma0_a0[12][7].CLK
clk => u0_m0_wo0_cma0_a0[12][8].CLK
clk => u0_m0_wo0_cma0_a0[12][9].CLK
clk => u0_m0_wo0_cma0_a0[12][10].CLK
clk => u0_m0_wo0_cma0_a0[12][11].CLK
clk => u0_m0_wo0_cma0_a0[12][12].CLK
clk => u0_m0_wo0_cma0_a0[12][13].CLK
clk => u0_m0_wo0_cma0_a0[12][14].CLK
clk => u0_m0_wo0_cma0_a0[12][15].CLK
clk => u0_m0_wo0_cma0_a0[11][0].CLK
clk => u0_m0_wo0_cma0_a0[11][1].CLK
clk => u0_m0_wo0_cma0_a0[11][2].CLK
clk => u0_m0_wo0_cma0_a0[11][3].CLK
clk => u0_m0_wo0_cma0_a0[11][4].CLK
clk => u0_m0_wo0_cma0_a0[11][5].CLK
clk => u0_m0_wo0_cma0_a0[11][6].CLK
clk => u0_m0_wo0_cma0_a0[11][7].CLK
clk => u0_m0_wo0_cma0_a0[11][8].CLK
clk => u0_m0_wo0_cma0_a0[11][9].CLK
clk => u0_m0_wo0_cma0_a0[11][10].CLK
clk => u0_m0_wo0_cma0_a0[11][11].CLK
clk => u0_m0_wo0_cma0_a0[11][12].CLK
clk => u0_m0_wo0_cma0_a0[11][13].CLK
clk => u0_m0_wo0_cma0_a0[11][14].CLK
clk => u0_m0_wo0_cma0_a0[11][15].CLK
clk => u0_m0_wo0_cma0_a0[10][0].CLK
clk => u0_m0_wo0_cma0_a0[10][1].CLK
clk => u0_m0_wo0_cma0_a0[10][2].CLK
clk => u0_m0_wo0_cma0_a0[10][3].CLK
clk => u0_m0_wo0_cma0_a0[10][4].CLK
clk => u0_m0_wo0_cma0_a0[10][5].CLK
clk => u0_m0_wo0_cma0_a0[10][6].CLK
clk => u0_m0_wo0_cma0_a0[10][7].CLK
clk => u0_m0_wo0_cma0_a0[10][8].CLK
clk => u0_m0_wo0_cma0_a0[10][9].CLK
clk => u0_m0_wo0_cma0_a0[10][10].CLK
clk => u0_m0_wo0_cma0_a0[10][11].CLK
clk => u0_m0_wo0_cma0_a0[10][12].CLK
clk => u0_m0_wo0_cma0_a0[10][13].CLK
clk => u0_m0_wo0_cma0_a0[10][14].CLK
clk => u0_m0_wo0_cma0_a0[10][15].CLK
clk => u0_m0_wo0_cma0_a0[9][0].CLK
clk => u0_m0_wo0_cma0_a0[9][1].CLK
clk => u0_m0_wo0_cma0_a0[9][2].CLK
clk => u0_m0_wo0_cma0_a0[9][3].CLK
clk => u0_m0_wo0_cma0_a0[9][4].CLK
clk => u0_m0_wo0_cma0_a0[9][5].CLK
clk => u0_m0_wo0_cma0_a0[9][6].CLK
clk => u0_m0_wo0_cma0_a0[9][7].CLK
clk => u0_m0_wo0_cma0_a0[9][8].CLK
clk => u0_m0_wo0_cma0_a0[9][9].CLK
clk => u0_m0_wo0_cma0_a0[9][10].CLK
clk => u0_m0_wo0_cma0_a0[9][11].CLK
clk => u0_m0_wo0_cma0_a0[9][12].CLK
clk => u0_m0_wo0_cma0_a0[9][13].CLK
clk => u0_m0_wo0_cma0_a0[9][14].CLK
clk => u0_m0_wo0_cma0_a0[9][15].CLK
clk => u0_m0_wo0_cma0_a0[8][0].CLK
clk => u0_m0_wo0_cma0_a0[8][1].CLK
clk => u0_m0_wo0_cma0_a0[8][2].CLK
clk => u0_m0_wo0_cma0_a0[8][3].CLK
clk => u0_m0_wo0_cma0_a0[8][4].CLK
clk => u0_m0_wo0_cma0_a0[8][5].CLK
clk => u0_m0_wo0_cma0_a0[8][6].CLK
clk => u0_m0_wo0_cma0_a0[8][7].CLK
clk => u0_m0_wo0_cma0_a0[8][8].CLK
clk => u0_m0_wo0_cma0_a0[8][9].CLK
clk => u0_m0_wo0_cma0_a0[8][10].CLK
clk => u0_m0_wo0_cma0_a0[8][11].CLK
clk => u0_m0_wo0_cma0_a0[8][12].CLK
clk => u0_m0_wo0_cma0_a0[8][13].CLK
clk => u0_m0_wo0_cma0_a0[8][14].CLK
clk => u0_m0_wo0_cma0_a0[8][15].CLK
clk => u0_m0_wo0_cma0_a0[7][0].CLK
clk => u0_m0_wo0_cma0_a0[7][1].CLK
clk => u0_m0_wo0_cma0_a0[7][2].CLK
clk => u0_m0_wo0_cma0_a0[7][3].CLK
clk => u0_m0_wo0_cma0_a0[7][4].CLK
clk => u0_m0_wo0_cma0_a0[7][5].CLK
clk => u0_m0_wo0_cma0_a0[7][6].CLK
clk => u0_m0_wo0_cma0_a0[7][7].CLK
clk => u0_m0_wo0_cma0_a0[7][8].CLK
clk => u0_m0_wo0_cma0_a0[7][9].CLK
clk => u0_m0_wo0_cma0_a0[7][10].CLK
clk => u0_m0_wo0_cma0_a0[7][11].CLK
clk => u0_m0_wo0_cma0_a0[7][12].CLK
clk => u0_m0_wo0_cma0_a0[7][13].CLK
clk => u0_m0_wo0_cma0_a0[7][14].CLK
clk => u0_m0_wo0_cma0_a0[7][15].CLK
clk => u0_m0_wo0_cma0_a0[6][0].CLK
clk => u0_m0_wo0_cma0_a0[6][1].CLK
clk => u0_m0_wo0_cma0_a0[6][2].CLK
clk => u0_m0_wo0_cma0_a0[6][3].CLK
clk => u0_m0_wo0_cma0_a0[6][4].CLK
clk => u0_m0_wo0_cma0_a0[6][5].CLK
clk => u0_m0_wo0_cma0_a0[6][6].CLK
clk => u0_m0_wo0_cma0_a0[6][7].CLK
clk => u0_m0_wo0_cma0_a0[6][8].CLK
clk => u0_m0_wo0_cma0_a0[6][9].CLK
clk => u0_m0_wo0_cma0_a0[6][10].CLK
clk => u0_m0_wo0_cma0_a0[6][11].CLK
clk => u0_m0_wo0_cma0_a0[6][12].CLK
clk => u0_m0_wo0_cma0_a0[6][13].CLK
clk => u0_m0_wo0_cma0_a0[6][14].CLK
clk => u0_m0_wo0_cma0_a0[6][15].CLK
clk => u0_m0_wo0_cma0_a0[5][0].CLK
clk => u0_m0_wo0_cma0_a0[5][1].CLK
clk => u0_m0_wo0_cma0_a0[5][2].CLK
clk => u0_m0_wo0_cma0_a0[5][3].CLK
clk => u0_m0_wo0_cma0_a0[5][4].CLK
clk => u0_m0_wo0_cma0_a0[5][5].CLK
clk => u0_m0_wo0_cma0_a0[5][6].CLK
clk => u0_m0_wo0_cma0_a0[5][7].CLK
clk => u0_m0_wo0_cma0_a0[5][8].CLK
clk => u0_m0_wo0_cma0_a0[5][9].CLK
clk => u0_m0_wo0_cma0_a0[5][10].CLK
clk => u0_m0_wo0_cma0_a0[5][11].CLK
clk => u0_m0_wo0_cma0_a0[5][12].CLK
clk => u0_m0_wo0_cma0_a0[5][13].CLK
clk => u0_m0_wo0_cma0_a0[5][14].CLK
clk => u0_m0_wo0_cma0_a0[5][15].CLK
clk => u0_m0_wo0_cma0_a0[4][0].CLK
clk => u0_m0_wo0_cma0_a0[4][1].CLK
clk => u0_m0_wo0_cma0_a0[4][2].CLK
clk => u0_m0_wo0_cma0_a0[4][3].CLK
clk => u0_m0_wo0_cma0_a0[4][4].CLK
clk => u0_m0_wo0_cma0_a0[4][5].CLK
clk => u0_m0_wo0_cma0_a0[4][6].CLK
clk => u0_m0_wo0_cma0_a0[4][7].CLK
clk => u0_m0_wo0_cma0_a0[4][8].CLK
clk => u0_m0_wo0_cma0_a0[4][9].CLK
clk => u0_m0_wo0_cma0_a0[4][10].CLK
clk => u0_m0_wo0_cma0_a0[4][11].CLK
clk => u0_m0_wo0_cma0_a0[4][12].CLK
clk => u0_m0_wo0_cma0_a0[4][13].CLK
clk => u0_m0_wo0_cma0_a0[4][14].CLK
clk => u0_m0_wo0_cma0_a0[4][15].CLK
clk => u0_m0_wo0_cma0_a0[3][0].CLK
clk => u0_m0_wo0_cma0_a0[3][1].CLK
clk => u0_m0_wo0_cma0_a0[3][2].CLK
clk => u0_m0_wo0_cma0_a0[3][3].CLK
clk => u0_m0_wo0_cma0_a0[3][4].CLK
clk => u0_m0_wo0_cma0_a0[3][5].CLK
clk => u0_m0_wo0_cma0_a0[3][6].CLK
clk => u0_m0_wo0_cma0_a0[3][7].CLK
clk => u0_m0_wo0_cma0_a0[3][8].CLK
clk => u0_m0_wo0_cma0_a0[3][9].CLK
clk => u0_m0_wo0_cma0_a0[3][10].CLK
clk => u0_m0_wo0_cma0_a0[3][11].CLK
clk => u0_m0_wo0_cma0_a0[3][12].CLK
clk => u0_m0_wo0_cma0_a0[3][13].CLK
clk => u0_m0_wo0_cma0_a0[3][14].CLK
clk => u0_m0_wo0_cma0_a0[3][15].CLK
clk => u0_m0_wo0_cma0_a0[2][0].CLK
clk => u0_m0_wo0_cma0_a0[2][1].CLK
clk => u0_m0_wo0_cma0_a0[2][2].CLK
clk => u0_m0_wo0_cma0_a0[2][3].CLK
clk => u0_m0_wo0_cma0_a0[2][4].CLK
clk => u0_m0_wo0_cma0_a0[2][5].CLK
clk => u0_m0_wo0_cma0_a0[2][6].CLK
clk => u0_m0_wo0_cma0_a0[2][7].CLK
clk => u0_m0_wo0_cma0_a0[2][8].CLK
clk => u0_m0_wo0_cma0_a0[2][9].CLK
clk => u0_m0_wo0_cma0_a0[2][10].CLK
clk => u0_m0_wo0_cma0_a0[2][11].CLK
clk => u0_m0_wo0_cma0_a0[2][12].CLK
clk => u0_m0_wo0_cma0_a0[2][13].CLK
clk => u0_m0_wo0_cma0_a0[2][14].CLK
clk => u0_m0_wo0_cma0_a0[2][15].CLK
clk => u0_m0_wo0_cma0_a0[1][0].CLK
clk => u0_m0_wo0_cma0_a0[1][1].CLK
clk => u0_m0_wo0_cma0_a0[1][2].CLK
clk => u0_m0_wo0_cma0_a0[1][3].CLK
clk => u0_m0_wo0_cma0_a0[1][4].CLK
clk => u0_m0_wo0_cma0_a0[1][5].CLK
clk => u0_m0_wo0_cma0_a0[1][6].CLK
clk => u0_m0_wo0_cma0_a0[1][7].CLK
clk => u0_m0_wo0_cma0_a0[1][8].CLK
clk => u0_m0_wo0_cma0_a0[1][9].CLK
clk => u0_m0_wo0_cma0_a0[1][10].CLK
clk => u0_m0_wo0_cma0_a0[1][11].CLK
clk => u0_m0_wo0_cma0_a0[1][12].CLK
clk => u0_m0_wo0_cma0_a0[1][13].CLK
clk => u0_m0_wo0_cma0_a0[1][14].CLK
clk => u0_m0_wo0_cma0_a0[1][15].CLK
clk => u0_m0_wo0_cma0_a0[0][0].CLK
clk => u0_m0_wo0_cma0_a0[0][1].CLK
clk => u0_m0_wo0_cma0_a0[0][2].CLK
clk => u0_m0_wo0_cma0_a0[0][3].CLK
clk => u0_m0_wo0_cma0_a0[0][4].CLK
clk => u0_m0_wo0_cma0_a0[0][5].CLK
clk => u0_m0_wo0_cma0_a0[0][6].CLK
clk => u0_m0_wo0_cma0_a0[0][7].CLK
clk => u0_m0_wo0_cma0_a0[0][8].CLK
clk => u0_m0_wo0_cma0_a0[0][9].CLK
clk => u0_m0_wo0_cma0_a0[0][10].CLK
clk => u0_m0_wo0_cma0_a0[0][11].CLK
clk => u0_m0_wo0_cma0_a0[0][12].CLK
clk => u0_m0_wo0_cma0_a0[0][13].CLK
clk => u0_m0_wo0_cma0_a0[0][14].CLK
clk => u0_m0_wo0_cma0_a0[0][15].CLK
clk => dspba_delay:u0_m0_wo0_cma0_delay.clk
areset => dspba_delay:d_u0_m0_wo0_compute_q_11.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_cma0_s[15][0].ACLR
areset => u0_m0_wo0_cma0_s[15][1].ACLR
areset => u0_m0_wo0_cma0_s[15][2].ACLR
areset => u0_m0_wo0_cma0_s[15][3].ACLR
areset => u0_m0_wo0_cma0_s[15][4].ACLR
areset => u0_m0_wo0_cma0_s[15][5].ACLR
areset => u0_m0_wo0_cma0_s[15][6].ACLR
areset => u0_m0_wo0_cma0_s[15][7].ACLR
areset => u0_m0_wo0_cma0_s[15][8].ACLR
areset => u0_m0_wo0_cma0_s[15][9].ACLR
areset => u0_m0_wo0_cma0_s[15][10].ACLR
areset => u0_m0_wo0_cma0_s[15][11].ACLR
areset => u0_m0_wo0_cma0_s[15][12].ACLR
areset => u0_m0_wo0_cma0_s[15][13].ACLR
areset => u0_m0_wo0_cma0_s[15][14].ACLR
areset => u0_m0_wo0_cma0_s[15][15].ACLR
areset => u0_m0_wo0_cma0_s[15][16].ACLR
areset => u0_m0_wo0_cma0_s[15][17].ACLR
areset => u0_m0_wo0_cma0_s[15][18].ACLR
areset => u0_m0_wo0_cma0_s[15][19].ACLR
areset => u0_m0_wo0_cma0_s[15][20].ACLR
areset => u0_m0_wo0_cma0_s[15][21].ACLR
areset => u0_m0_wo0_cma0_s[15][22].ACLR
areset => u0_m0_wo0_cma0_s[15][23].ACLR
areset => u0_m0_wo0_cma0_s[15][24].ACLR
areset => u0_m0_wo0_cma0_s[15][25].ACLR
areset => u0_m0_wo0_cma0_s[15][26].ACLR
areset => u0_m0_wo0_cma0_s[15][27].ACLR
areset => u0_m0_wo0_cma0_s[15][28].ACLR
areset => u0_m0_wo0_cma0_s[15][29].ACLR
areset => u0_m0_wo0_cma0_s[15][30].ACLR
areset => u0_m0_wo0_cma0_s[15][31].ACLR
areset => u0_m0_wo0_cma0_s[15][32].ACLR
areset => u0_m0_wo0_cma0_s[15][33].ACLR
areset => u0_m0_wo0_cma0_s[15][34].ACLR
areset => u0_m0_wo0_cma0_s[15][35].ACLR
areset => u0_m0_wo0_cma0_s[14][0].ACLR
areset => u0_m0_wo0_cma0_s[14][1].ACLR
areset => u0_m0_wo0_cma0_s[14][2].ACLR
areset => u0_m0_wo0_cma0_s[14][3].ACLR
areset => u0_m0_wo0_cma0_s[14][4].ACLR
areset => u0_m0_wo0_cma0_s[14][5].ACLR
areset => u0_m0_wo0_cma0_s[14][6].ACLR
areset => u0_m0_wo0_cma0_s[14][7].ACLR
areset => u0_m0_wo0_cma0_s[14][8].ACLR
areset => u0_m0_wo0_cma0_s[14][9].ACLR
areset => u0_m0_wo0_cma0_s[14][10].ACLR
areset => u0_m0_wo0_cma0_s[14][11].ACLR
areset => u0_m0_wo0_cma0_s[14][12].ACLR
areset => u0_m0_wo0_cma0_s[14][13].ACLR
areset => u0_m0_wo0_cma0_s[14][14].ACLR
areset => u0_m0_wo0_cma0_s[14][15].ACLR
areset => u0_m0_wo0_cma0_s[14][16].ACLR
areset => u0_m0_wo0_cma0_s[14][17].ACLR
areset => u0_m0_wo0_cma0_s[14][18].ACLR
areset => u0_m0_wo0_cma0_s[14][19].ACLR
areset => u0_m0_wo0_cma0_s[14][20].ACLR
areset => u0_m0_wo0_cma0_s[14][21].ACLR
areset => u0_m0_wo0_cma0_s[14][22].ACLR
areset => u0_m0_wo0_cma0_s[14][23].ACLR
areset => u0_m0_wo0_cma0_s[14][24].ACLR
areset => u0_m0_wo0_cma0_s[14][25].ACLR
areset => u0_m0_wo0_cma0_s[14][26].ACLR
areset => u0_m0_wo0_cma0_s[14][27].ACLR
areset => u0_m0_wo0_cma0_s[14][28].ACLR
areset => u0_m0_wo0_cma0_s[14][29].ACLR
areset => u0_m0_wo0_cma0_s[14][30].ACLR
areset => u0_m0_wo0_cma0_s[14][31].ACLR
areset => u0_m0_wo0_cma0_s[14][32].ACLR
areset => u0_m0_wo0_cma0_s[14][33].ACLR
areset => u0_m0_wo0_cma0_s[14][34].ACLR
areset => u0_m0_wo0_cma0_s[14][35].ACLR
areset => u0_m0_wo0_cma0_s[13][0].ACLR
areset => u0_m0_wo0_cma0_s[13][1].ACLR
areset => u0_m0_wo0_cma0_s[13][2].ACLR
areset => u0_m0_wo0_cma0_s[13][3].ACLR
areset => u0_m0_wo0_cma0_s[13][4].ACLR
areset => u0_m0_wo0_cma0_s[13][5].ACLR
areset => u0_m0_wo0_cma0_s[13][6].ACLR
areset => u0_m0_wo0_cma0_s[13][7].ACLR
areset => u0_m0_wo0_cma0_s[13][8].ACLR
areset => u0_m0_wo0_cma0_s[13][9].ACLR
areset => u0_m0_wo0_cma0_s[13][10].ACLR
areset => u0_m0_wo0_cma0_s[13][11].ACLR
areset => u0_m0_wo0_cma0_s[13][12].ACLR
areset => u0_m0_wo0_cma0_s[13][13].ACLR
areset => u0_m0_wo0_cma0_s[13][14].ACLR
areset => u0_m0_wo0_cma0_s[13][15].ACLR
areset => u0_m0_wo0_cma0_s[13][16].ACLR
areset => u0_m0_wo0_cma0_s[13][17].ACLR
areset => u0_m0_wo0_cma0_s[13][18].ACLR
areset => u0_m0_wo0_cma0_s[13][19].ACLR
areset => u0_m0_wo0_cma0_s[13][20].ACLR
areset => u0_m0_wo0_cma0_s[13][21].ACLR
areset => u0_m0_wo0_cma0_s[13][22].ACLR
areset => u0_m0_wo0_cma0_s[13][23].ACLR
areset => u0_m0_wo0_cma0_s[13][24].ACLR
areset => u0_m0_wo0_cma0_s[13][25].ACLR
areset => u0_m0_wo0_cma0_s[13][26].ACLR
areset => u0_m0_wo0_cma0_s[13][27].ACLR
areset => u0_m0_wo0_cma0_s[13][28].ACLR
areset => u0_m0_wo0_cma0_s[13][29].ACLR
areset => u0_m0_wo0_cma0_s[13][30].ACLR
areset => u0_m0_wo0_cma0_s[13][31].ACLR
areset => u0_m0_wo0_cma0_s[13][32].ACLR
areset => u0_m0_wo0_cma0_s[13][33].ACLR
areset => u0_m0_wo0_cma0_s[13][34].ACLR
areset => u0_m0_wo0_cma0_s[13][35].ACLR
areset => u0_m0_wo0_cma0_s[12][0].ACLR
areset => u0_m0_wo0_cma0_s[12][1].ACLR
areset => u0_m0_wo0_cma0_s[12][2].ACLR
areset => u0_m0_wo0_cma0_s[12][3].ACLR
areset => u0_m0_wo0_cma0_s[12][4].ACLR
areset => u0_m0_wo0_cma0_s[12][5].ACLR
areset => u0_m0_wo0_cma0_s[12][6].ACLR
areset => u0_m0_wo0_cma0_s[12][7].ACLR
areset => u0_m0_wo0_cma0_s[12][8].ACLR
areset => u0_m0_wo0_cma0_s[12][9].ACLR
areset => u0_m0_wo0_cma0_s[12][10].ACLR
areset => u0_m0_wo0_cma0_s[12][11].ACLR
areset => u0_m0_wo0_cma0_s[12][12].ACLR
areset => u0_m0_wo0_cma0_s[12][13].ACLR
areset => u0_m0_wo0_cma0_s[12][14].ACLR
areset => u0_m0_wo0_cma0_s[12][15].ACLR
areset => u0_m0_wo0_cma0_s[12][16].ACLR
areset => u0_m0_wo0_cma0_s[12][17].ACLR
areset => u0_m0_wo0_cma0_s[12][18].ACLR
areset => u0_m0_wo0_cma0_s[12][19].ACLR
areset => u0_m0_wo0_cma0_s[12][20].ACLR
areset => u0_m0_wo0_cma0_s[12][21].ACLR
areset => u0_m0_wo0_cma0_s[12][22].ACLR
areset => u0_m0_wo0_cma0_s[12][23].ACLR
areset => u0_m0_wo0_cma0_s[12][24].ACLR
areset => u0_m0_wo0_cma0_s[12][25].ACLR
areset => u0_m0_wo0_cma0_s[12][26].ACLR
areset => u0_m0_wo0_cma0_s[12][27].ACLR
areset => u0_m0_wo0_cma0_s[12][28].ACLR
areset => u0_m0_wo0_cma0_s[12][29].ACLR
areset => u0_m0_wo0_cma0_s[12][30].ACLR
areset => u0_m0_wo0_cma0_s[12][31].ACLR
areset => u0_m0_wo0_cma0_s[12][32].ACLR
areset => u0_m0_wo0_cma0_s[12][33].ACLR
areset => u0_m0_wo0_cma0_s[12][34].ACLR
areset => u0_m0_wo0_cma0_s[12][35].ACLR
areset => u0_m0_wo0_cma0_s[11][0].ACLR
areset => u0_m0_wo0_cma0_s[11][1].ACLR
areset => u0_m0_wo0_cma0_s[11][2].ACLR
areset => u0_m0_wo0_cma0_s[11][3].ACLR
areset => u0_m0_wo0_cma0_s[11][4].ACLR
areset => u0_m0_wo0_cma0_s[11][5].ACLR
areset => u0_m0_wo0_cma0_s[11][6].ACLR
areset => u0_m0_wo0_cma0_s[11][7].ACLR
areset => u0_m0_wo0_cma0_s[11][8].ACLR
areset => u0_m0_wo0_cma0_s[11][9].ACLR
areset => u0_m0_wo0_cma0_s[11][10].ACLR
areset => u0_m0_wo0_cma0_s[11][11].ACLR
areset => u0_m0_wo0_cma0_s[11][12].ACLR
areset => u0_m0_wo0_cma0_s[11][13].ACLR
areset => u0_m0_wo0_cma0_s[11][14].ACLR
areset => u0_m0_wo0_cma0_s[11][15].ACLR
areset => u0_m0_wo0_cma0_s[11][16].ACLR
areset => u0_m0_wo0_cma0_s[11][17].ACLR
areset => u0_m0_wo0_cma0_s[11][18].ACLR
areset => u0_m0_wo0_cma0_s[11][19].ACLR
areset => u0_m0_wo0_cma0_s[11][20].ACLR
areset => u0_m0_wo0_cma0_s[11][21].ACLR
areset => u0_m0_wo0_cma0_s[11][22].ACLR
areset => u0_m0_wo0_cma0_s[11][23].ACLR
areset => u0_m0_wo0_cma0_s[11][24].ACLR
areset => u0_m0_wo0_cma0_s[11][25].ACLR
areset => u0_m0_wo0_cma0_s[11][26].ACLR
areset => u0_m0_wo0_cma0_s[11][27].ACLR
areset => u0_m0_wo0_cma0_s[11][28].ACLR
areset => u0_m0_wo0_cma0_s[11][29].ACLR
areset => u0_m0_wo0_cma0_s[11][30].ACLR
areset => u0_m0_wo0_cma0_s[11][31].ACLR
areset => u0_m0_wo0_cma0_s[11][32].ACLR
areset => u0_m0_wo0_cma0_s[11][33].ACLR
areset => u0_m0_wo0_cma0_s[11][34].ACLR
areset => u0_m0_wo0_cma0_s[11][35].ACLR
areset => u0_m0_wo0_cma0_s[10][0].ACLR
areset => u0_m0_wo0_cma0_s[10][1].ACLR
areset => u0_m0_wo0_cma0_s[10][2].ACLR
areset => u0_m0_wo0_cma0_s[10][3].ACLR
areset => u0_m0_wo0_cma0_s[10][4].ACLR
areset => u0_m0_wo0_cma0_s[10][5].ACLR
areset => u0_m0_wo0_cma0_s[10][6].ACLR
areset => u0_m0_wo0_cma0_s[10][7].ACLR
areset => u0_m0_wo0_cma0_s[10][8].ACLR
areset => u0_m0_wo0_cma0_s[10][9].ACLR
areset => u0_m0_wo0_cma0_s[10][10].ACLR
areset => u0_m0_wo0_cma0_s[10][11].ACLR
areset => u0_m0_wo0_cma0_s[10][12].ACLR
areset => u0_m0_wo0_cma0_s[10][13].ACLR
areset => u0_m0_wo0_cma0_s[10][14].ACLR
areset => u0_m0_wo0_cma0_s[10][15].ACLR
areset => u0_m0_wo0_cma0_s[10][16].ACLR
areset => u0_m0_wo0_cma0_s[10][17].ACLR
areset => u0_m0_wo0_cma0_s[10][18].ACLR
areset => u0_m0_wo0_cma0_s[10][19].ACLR
areset => u0_m0_wo0_cma0_s[10][20].ACLR
areset => u0_m0_wo0_cma0_s[10][21].ACLR
areset => u0_m0_wo0_cma0_s[10][22].ACLR
areset => u0_m0_wo0_cma0_s[10][23].ACLR
areset => u0_m0_wo0_cma0_s[10][24].ACLR
areset => u0_m0_wo0_cma0_s[10][25].ACLR
areset => u0_m0_wo0_cma0_s[10][26].ACLR
areset => u0_m0_wo0_cma0_s[10][27].ACLR
areset => u0_m0_wo0_cma0_s[10][28].ACLR
areset => u0_m0_wo0_cma0_s[10][29].ACLR
areset => u0_m0_wo0_cma0_s[10][30].ACLR
areset => u0_m0_wo0_cma0_s[10][31].ACLR
areset => u0_m0_wo0_cma0_s[10][32].ACLR
areset => u0_m0_wo0_cma0_s[10][33].ACLR
areset => u0_m0_wo0_cma0_s[10][34].ACLR
areset => u0_m0_wo0_cma0_s[10][35].ACLR
areset => u0_m0_wo0_cma0_s[9][0].ACLR
areset => u0_m0_wo0_cma0_s[9][1].ACLR
areset => u0_m0_wo0_cma0_s[9][2].ACLR
areset => u0_m0_wo0_cma0_s[9][3].ACLR
areset => u0_m0_wo0_cma0_s[9][4].ACLR
areset => u0_m0_wo0_cma0_s[9][5].ACLR
areset => u0_m0_wo0_cma0_s[9][6].ACLR
areset => u0_m0_wo0_cma0_s[9][7].ACLR
areset => u0_m0_wo0_cma0_s[9][8].ACLR
areset => u0_m0_wo0_cma0_s[9][9].ACLR
areset => u0_m0_wo0_cma0_s[9][10].ACLR
areset => u0_m0_wo0_cma0_s[9][11].ACLR
areset => u0_m0_wo0_cma0_s[9][12].ACLR
areset => u0_m0_wo0_cma0_s[9][13].ACLR
areset => u0_m0_wo0_cma0_s[9][14].ACLR
areset => u0_m0_wo0_cma0_s[9][15].ACLR
areset => u0_m0_wo0_cma0_s[9][16].ACLR
areset => u0_m0_wo0_cma0_s[9][17].ACLR
areset => u0_m0_wo0_cma0_s[9][18].ACLR
areset => u0_m0_wo0_cma0_s[9][19].ACLR
areset => u0_m0_wo0_cma0_s[9][20].ACLR
areset => u0_m0_wo0_cma0_s[9][21].ACLR
areset => u0_m0_wo0_cma0_s[9][22].ACLR
areset => u0_m0_wo0_cma0_s[9][23].ACLR
areset => u0_m0_wo0_cma0_s[9][24].ACLR
areset => u0_m0_wo0_cma0_s[9][25].ACLR
areset => u0_m0_wo0_cma0_s[9][26].ACLR
areset => u0_m0_wo0_cma0_s[9][27].ACLR
areset => u0_m0_wo0_cma0_s[9][28].ACLR
areset => u0_m0_wo0_cma0_s[9][29].ACLR
areset => u0_m0_wo0_cma0_s[9][30].ACLR
areset => u0_m0_wo0_cma0_s[9][31].ACLR
areset => u0_m0_wo0_cma0_s[9][32].ACLR
areset => u0_m0_wo0_cma0_s[9][33].ACLR
areset => u0_m0_wo0_cma0_s[9][34].ACLR
areset => u0_m0_wo0_cma0_s[9][35].ACLR
areset => u0_m0_wo0_cma0_s[8][0].ACLR
areset => u0_m0_wo0_cma0_s[8][1].ACLR
areset => u0_m0_wo0_cma0_s[8][2].ACLR
areset => u0_m0_wo0_cma0_s[8][3].ACLR
areset => u0_m0_wo0_cma0_s[8][4].ACLR
areset => u0_m0_wo0_cma0_s[8][5].ACLR
areset => u0_m0_wo0_cma0_s[8][6].ACLR
areset => u0_m0_wo0_cma0_s[8][7].ACLR
areset => u0_m0_wo0_cma0_s[8][8].ACLR
areset => u0_m0_wo0_cma0_s[8][9].ACLR
areset => u0_m0_wo0_cma0_s[8][10].ACLR
areset => u0_m0_wo0_cma0_s[8][11].ACLR
areset => u0_m0_wo0_cma0_s[8][12].ACLR
areset => u0_m0_wo0_cma0_s[8][13].ACLR
areset => u0_m0_wo0_cma0_s[8][14].ACLR
areset => u0_m0_wo0_cma0_s[8][15].ACLR
areset => u0_m0_wo0_cma0_s[8][16].ACLR
areset => u0_m0_wo0_cma0_s[8][17].ACLR
areset => u0_m0_wo0_cma0_s[8][18].ACLR
areset => u0_m0_wo0_cma0_s[8][19].ACLR
areset => u0_m0_wo0_cma0_s[8][20].ACLR
areset => u0_m0_wo0_cma0_s[8][21].ACLR
areset => u0_m0_wo0_cma0_s[8][22].ACLR
areset => u0_m0_wo0_cma0_s[8][23].ACLR
areset => u0_m0_wo0_cma0_s[8][24].ACLR
areset => u0_m0_wo0_cma0_s[8][25].ACLR
areset => u0_m0_wo0_cma0_s[8][26].ACLR
areset => u0_m0_wo0_cma0_s[8][27].ACLR
areset => u0_m0_wo0_cma0_s[8][28].ACLR
areset => u0_m0_wo0_cma0_s[8][29].ACLR
areset => u0_m0_wo0_cma0_s[8][30].ACLR
areset => u0_m0_wo0_cma0_s[8][31].ACLR
areset => u0_m0_wo0_cma0_s[8][32].ACLR
areset => u0_m0_wo0_cma0_s[8][33].ACLR
areset => u0_m0_wo0_cma0_s[8][34].ACLR
areset => u0_m0_wo0_cma0_s[8][35].ACLR
areset => u0_m0_wo0_cma0_s[7][0].ACLR
areset => u0_m0_wo0_cma0_s[7][1].ACLR
areset => u0_m0_wo0_cma0_s[7][2].ACLR
areset => u0_m0_wo0_cma0_s[7][3].ACLR
areset => u0_m0_wo0_cma0_s[7][4].ACLR
areset => u0_m0_wo0_cma0_s[7][5].ACLR
areset => u0_m0_wo0_cma0_s[7][6].ACLR
areset => u0_m0_wo0_cma0_s[7][7].ACLR
areset => u0_m0_wo0_cma0_s[7][8].ACLR
areset => u0_m0_wo0_cma0_s[7][9].ACLR
areset => u0_m0_wo0_cma0_s[7][10].ACLR
areset => u0_m0_wo0_cma0_s[7][11].ACLR
areset => u0_m0_wo0_cma0_s[7][12].ACLR
areset => u0_m0_wo0_cma0_s[7][13].ACLR
areset => u0_m0_wo0_cma0_s[7][14].ACLR
areset => u0_m0_wo0_cma0_s[7][15].ACLR
areset => u0_m0_wo0_cma0_s[7][16].ACLR
areset => u0_m0_wo0_cma0_s[7][17].ACLR
areset => u0_m0_wo0_cma0_s[7][18].ACLR
areset => u0_m0_wo0_cma0_s[7][19].ACLR
areset => u0_m0_wo0_cma0_s[7][20].ACLR
areset => u0_m0_wo0_cma0_s[7][21].ACLR
areset => u0_m0_wo0_cma0_s[7][22].ACLR
areset => u0_m0_wo0_cma0_s[7][23].ACLR
areset => u0_m0_wo0_cma0_s[7][24].ACLR
areset => u0_m0_wo0_cma0_s[7][25].ACLR
areset => u0_m0_wo0_cma0_s[7][26].ACLR
areset => u0_m0_wo0_cma0_s[7][27].ACLR
areset => u0_m0_wo0_cma0_s[7][28].ACLR
areset => u0_m0_wo0_cma0_s[7][29].ACLR
areset => u0_m0_wo0_cma0_s[7][30].ACLR
areset => u0_m0_wo0_cma0_s[7][31].ACLR
areset => u0_m0_wo0_cma0_s[7][32].ACLR
areset => u0_m0_wo0_cma0_s[7][33].ACLR
areset => u0_m0_wo0_cma0_s[7][34].ACLR
areset => u0_m0_wo0_cma0_s[7][35].ACLR
areset => u0_m0_wo0_cma0_s[6][0].ACLR
areset => u0_m0_wo0_cma0_s[6][1].ACLR
areset => u0_m0_wo0_cma0_s[6][2].ACLR
areset => u0_m0_wo0_cma0_s[6][3].ACLR
areset => u0_m0_wo0_cma0_s[6][4].ACLR
areset => u0_m0_wo0_cma0_s[6][5].ACLR
areset => u0_m0_wo0_cma0_s[6][6].ACLR
areset => u0_m0_wo0_cma0_s[6][7].ACLR
areset => u0_m0_wo0_cma0_s[6][8].ACLR
areset => u0_m0_wo0_cma0_s[6][9].ACLR
areset => u0_m0_wo0_cma0_s[6][10].ACLR
areset => u0_m0_wo0_cma0_s[6][11].ACLR
areset => u0_m0_wo0_cma0_s[6][12].ACLR
areset => u0_m0_wo0_cma0_s[6][13].ACLR
areset => u0_m0_wo0_cma0_s[6][14].ACLR
areset => u0_m0_wo0_cma0_s[6][15].ACLR
areset => u0_m0_wo0_cma0_s[6][16].ACLR
areset => u0_m0_wo0_cma0_s[6][17].ACLR
areset => u0_m0_wo0_cma0_s[6][18].ACLR
areset => u0_m0_wo0_cma0_s[6][19].ACLR
areset => u0_m0_wo0_cma0_s[6][20].ACLR
areset => u0_m0_wo0_cma0_s[6][21].ACLR
areset => u0_m0_wo0_cma0_s[6][22].ACLR
areset => u0_m0_wo0_cma0_s[6][23].ACLR
areset => u0_m0_wo0_cma0_s[6][24].ACLR
areset => u0_m0_wo0_cma0_s[6][25].ACLR
areset => u0_m0_wo0_cma0_s[6][26].ACLR
areset => u0_m0_wo0_cma0_s[6][27].ACLR
areset => u0_m0_wo0_cma0_s[6][28].ACLR
areset => u0_m0_wo0_cma0_s[6][29].ACLR
areset => u0_m0_wo0_cma0_s[6][30].ACLR
areset => u0_m0_wo0_cma0_s[6][31].ACLR
areset => u0_m0_wo0_cma0_s[6][32].ACLR
areset => u0_m0_wo0_cma0_s[6][33].ACLR
areset => u0_m0_wo0_cma0_s[6][34].ACLR
areset => u0_m0_wo0_cma0_s[6][35].ACLR
areset => u0_m0_wo0_cma0_s[5][0].ACLR
areset => u0_m0_wo0_cma0_s[5][1].ACLR
areset => u0_m0_wo0_cma0_s[5][2].ACLR
areset => u0_m0_wo0_cma0_s[5][3].ACLR
areset => u0_m0_wo0_cma0_s[5][4].ACLR
areset => u0_m0_wo0_cma0_s[5][5].ACLR
areset => u0_m0_wo0_cma0_s[5][6].ACLR
areset => u0_m0_wo0_cma0_s[5][7].ACLR
areset => u0_m0_wo0_cma0_s[5][8].ACLR
areset => u0_m0_wo0_cma0_s[5][9].ACLR
areset => u0_m0_wo0_cma0_s[5][10].ACLR
areset => u0_m0_wo0_cma0_s[5][11].ACLR
areset => u0_m0_wo0_cma0_s[5][12].ACLR
areset => u0_m0_wo0_cma0_s[5][13].ACLR
areset => u0_m0_wo0_cma0_s[5][14].ACLR
areset => u0_m0_wo0_cma0_s[5][15].ACLR
areset => u0_m0_wo0_cma0_s[5][16].ACLR
areset => u0_m0_wo0_cma0_s[5][17].ACLR
areset => u0_m0_wo0_cma0_s[5][18].ACLR
areset => u0_m0_wo0_cma0_s[5][19].ACLR
areset => u0_m0_wo0_cma0_s[5][20].ACLR
areset => u0_m0_wo0_cma0_s[5][21].ACLR
areset => u0_m0_wo0_cma0_s[5][22].ACLR
areset => u0_m0_wo0_cma0_s[5][23].ACLR
areset => u0_m0_wo0_cma0_s[5][24].ACLR
areset => u0_m0_wo0_cma0_s[5][25].ACLR
areset => u0_m0_wo0_cma0_s[5][26].ACLR
areset => u0_m0_wo0_cma0_s[5][27].ACLR
areset => u0_m0_wo0_cma0_s[5][28].ACLR
areset => u0_m0_wo0_cma0_s[5][29].ACLR
areset => u0_m0_wo0_cma0_s[5][30].ACLR
areset => u0_m0_wo0_cma0_s[5][31].ACLR
areset => u0_m0_wo0_cma0_s[5][32].ACLR
areset => u0_m0_wo0_cma0_s[5][33].ACLR
areset => u0_m0_wo0_cma0_s[5][34].ACLR
areset => u0_m0_wo0_cma0_s[5][35].ACLR
areset => u0_m0_wo0_cma0_s[4][0].ACLR
areset => u0_m0_wo0_cma0_s[4][1].ACLR
areset => u0_m0_wo0_cma0_s[4][2].ACLR
areset => u0_m0_wo0_cma0_s[4][3].ACLR
areset => u0_m0_wo0_cma0_s[4][4].ACLR
areset => u0_m0_wo0_cma0_s[4][5].ACLR
areset => u0_m0_wo0_cma0_s[4][6].ACLR
areset => u0_m0_wo0_cma0_s[4][7].ACLR
areset => u0_m0_wo0_cma0_s[4][8].ACLR
areset => u0_m0_wo0_cma0_s[4][9].ACLR
areset => u0_m0_wo0_cma0_s[4][10].ACLR
areset => u0_m0_wo0_cma0_s[4][11].ACLR
areset => u0_m0_wo0_cma0_s[4][12].ACLR
areset => u0_m0_wo0_cma0_s[4][13].ACLR
areset => u0_m0_wo0_cma0_s[4][14].ACLR
areset => u0_m0_wo0_cma0_s[4][15].ACLR
areset => u0_m0_wo0_cma0_s[4][16].ACLR
areset => u0_m0_wo0_cma0_s[4][17].ACLR
areset => u0_m0_wo0_cma0_s[4][18].ACLR
areset => u0_m0_wo0_cma0_s[4][19].ACLR
areset => u0_m0_wo0_cma0_s[4][20].ACLR
areset => u0_m0_wo0_cma0_s[4][21].ACLR
areset => u0_m0_wo0_cma0_s[4][22].ACLR
areset => u0_m0_wo0_cma0_s[4][23].ACLR
areset => u0_m0_wo0_cma0_s[4][24].ACLR
areset => u0_m0_wo0_cma0_s[4][25].ACLR
areset => u0_m0_wo0_cma0_s[4][26].ACLR
areset => u0_m0_wo0_cma0_s[4][27].ACLR
areset => u0_m0_wo0_cma0_s[4][28].ACLR
areset => u0_m0_wo0_cma0_s[4][29].ACLR
areset => u0_m0_wo0_cma0_s[4][30].ACLR
areset => u0_m0_wo0_cma0_s[4][31].ACLR
areset => u0_m0_wo0_cma0_s[4][32].ACLR
areset => u0_m0_wo0_cma0_s[4][33].ACLR
areset => u0_m0_wo0_cma0_s[4][34].ACLR
areset => u0_m0_wo0_cma0_s[4][35].ACLR
areset => u0_m0_wo0_cma0_s[3][0].ACLR
areset => u0_m0_wo0_cma0_s[3][1].ACLR
areset => u0_m0_wo0_cma0_s[3][2].ACLR
areset => u0_m0_wo0_cma0_s[3][3].ACLR
areset => u0_m0_wo0_cma0_s[3][4].ACLR
areset => u0_m0_wo0_cma0_s[3][5].ACLR
areset => u0_m0_wo0_cma0_s[3][6].ACLR
areset => u0_m0_wo0_cma0_s[3][7].ACLR
areset => u0_m0_wo0_cma0_s[3][8].ACLR
areset => u0_m0_wo0_cma0_s[3][9].ACLR
areset => u0_m0_wo0_cma0_s[3][10].ACLR
areset => u0_m0_wo0_cma0_s[3][11].ACLR
areset => u0_m0_wo0_cma0_s[3][12].ACLR
areset => u0_m0_wo0_cma0_s[3][13].ACLR
areset => u0_m0_wo0_cma0_s[3][14].ACLR
areset => u0_m0_wo0_cma0_s[3][15].ACLR
areset => u0_m0_wo0_cma0_s[3][16].ACLR
areset => u0_m0_wo0_cma0_s[3][17].ACLR
areset => u0_m0_wo0_cma0_s[3][18].ACLR
areset => u0_m0_wo0_cma0_s[3][19].ACLR
areset => u0_m0_wo0_cma0_s[3][20].ACLR
areset => u0_m0_wo0_cma0_s[3][21].ACLR
areset => u0_m0_wo0_cma0_s[3][22].ACLR
areset => u0_m0_wo0_cma0_s[3][23].ACLR
areset => u0_m0_wo0_cma0_s[3][24].ACLR
areset => u0_m0_wo0_cma0_s[3][25].ACLR
areset => u0_m0_wo0_cma0_s[3][26].ACLR
areset => u0_m0_wo0_cma0_s[3][27].ACLR
areset => u0_m0_wo0_cma0_s[3][28].ACLR
areset => u0_m0_wo0_cma0_s[3][29].ACLR
areset => u0_m0_wo0_cma0_s[3][30].ACLR
areset => u0_m0_wo0_cma0_s[3][31].ACLR
areset => u0_m0_wo0_cma0_s[3][32].ACLR
areset => u0_m0_wo0_cma0_s[3][33].ACLR
areset => u0_m0_wo0_cma0_s[3][34].ACLR
areset => u0_m0_wo0_cma0_s[3][35].ACLR
areset => u0_m0_wo0_cma0_s[2][0].ACLR
areset => u0_m0_wo0_cma0_s[2][1].ACLR
areset => u0_m0_wo0_cma0_s[2][2].ACLR
areset => u0_m0_wo0_cma0_s[2][3].ACLR
areset => u0_m0_wo0_cma0_s[2][4].ACLR
areset => u0_m0_wo0_cma0_s[2][5].ACLR
areset => u0_m0_wo0_cma0_s[2][6].ACLR
areset => u0_m0_wo0_cma0_s[2][7].ACLR
areset => u0_m0_wo0_cma0_s[2][8].ACLR
areset => u0_m0_wo0_cma0_s[2][9].ACLR
areset => u0_m0_wo0_cma0_s[2][10].ACLR
areset => u0_m0_wo0_cma0_s[2][11].ACLR
areset => u0_m0_wo0_cma0_s[2][12].ACLR
areset => u0_m0_wo0_cma0_s[2][13].ACLR
areset => u0_m0_wo0_cma0_s[2][14].ACLR
areset => u0_m0_wo0_cma0_s[2][15].ACLR
areset => u0_m0_wo0_cma0_s[2][16].ACLR
areset => u0_m0_wo0_cma0_s[2][17].ACLR
areset => u0_m0_wo0_cma0_s[2][18].ACLR
areset => u0_m0_wo0_cma0_s[2][19].ACLR
areset => u0_m0_wo0_cma0_s[2][20].ACLR
areset => u0_m0_wo0_cma0_s[2][21].ACLR
areset => u0_m0_wo0_cma0_s[2][22].ACLR
areset => u0_m0_wo0_cma0_s[2][23].ACLR
areset => u0_m0_wo0_cma0_s[2][24].ACLR
areset => u0_m0_wo0_cma0_s[2][25].ACLR
areset => u0_m0_wo0_cma0_s[2][26].ACLR
areset => u0_m0_wo0_cma0_s[2][27].ACLR
areset => u0_m0_wo0_cma0_s[2][28].ACLR
areset => u0_m0_wo0_cma0_s[2][29].ACLR
areset => u0_m0_wo0_cma0_s[2][30].ACLR
areset => u0_m0_wo0_cma0_s[2][31].ACLR
areset => u0_m0_wo0_cma0_s[2][32].ACLR
areset => u0_m0_wo0_cma0_s[2][33].ACLR
areset => u0_m0_wo0_cma0_s[2][34].ACLR
areset => u0_m0_wo0_cma0_s[2][35].ACLR
areset => u0_m0_wo0_cma0_s[1][0].ACLR
areset => u0_m0_wo0_cma0_s[1][1].ACLR
areset => u0_m0_wo0_cma0_s[1][2].ACLR
areset => u0_m0_wo0_cma0_s[1][3].ACLR
areset => u0_m0_wo0_cma0_s[1][4].ACLR
areset => u0_m0_wo0_cma0_s[1][5].ACLR
areset => u0_m0_wo0_cma0_s[1][6].ACLR
areset => u0_m0_wo0_cma0_s[1][7].ACLR
areset => u0_m0_wo0_cma0_s[1][8].ACLR
areset => u0_m0_wo0_cma0_s[1][9].ACLR
areset => u0_m0_wo0_cma0_s[1][10].ACLR
areset => u0_m0_wo0_cma0_s[1][11].ACLR
areset => u0_m0_wo0_cma0_s[1][12].ACLR
areset => u0_m0_wo0_cma0_s[1][13].ACLR
areset => u0_m0_wo0_cma0_s[1][14].ACLR
areset => u0_m0_wo0_cma0_s[1][15].ACLR
areset => u0_m0_wo0_cma0_s[1][16].ACLR
areset => u0_m0_wo0_cma0_s[1][17].ACLR
areset => u0_m0_wo0_cma0_s[1][18].ACLR
areset => u0_m0_wo0_cma0_s[1][19].ACLR
areset => u0_m0_wo0_cma0_s[1][20].ACLR
areset => u0_m0_wo0_cma0_s[1][21].ACLR
areset => u0_m0_wo0_cma0_s[1][22].ACLR
areset => u0_m0_wo0_cma0_s[1][23].ACLR
areset => u0_m0_wo0_cma0_s[1][24].ACLR
areset => u0_m0_wo0_cma0_s[1][25].ACLR
areset => u0_m0_wo0_cma0_s[1][26].ACLR
areset => u0_m0_wo0_cma0_s[1][27].ACLR
areset => u0_m0_wo0_cma0_s[1][28].ACLR
areset => u0_m0_wo0_cma0_s[1][29].ACLR
areset => u0_m0_wo0_cma0_s[1][30].ACLR
areset => u0_m0_wo0_cma0_s[1][31].ACLR
areset => u0_m0_wo0_cma0_s[1][32].ACLR
areset => u0_m0_wo0_cma0_s[1][33].ACLR
areset => u0_m0_wo0_cma0_s[1][34].ACLR
areset => u0_m0_wo0_cma0_s[1][35].ACLR
areset => u0_m0_wo0_cma0_s[0][0].ACLR
areset => u0_m0_wo0_cma0_s[0][1].ACLR
areset => u0_m0_wo0_cma0_s[0][2].ACLR
areset => u0_m0_wo0_cma0_s[0][3].ACLR
areset => u0_m0_wo0_cma0_s[0][4].ACLR
areset => u0_m0_wo0_cma0_s[0][5].ACLR
areset => u0_m0_wo0_cma0_s[0][6].ACLR
areset => u0_m0_wo0_cma0_s[0][7].ACLR
areset => u0_m0_wo0_cma0_s[0][8].ACLR
areset => u0_m0_wo0_cma0_s[0][9].ACLR
areset => u0_m0_wo0_cma0_s[0][10].ACLR
areset => u0_m0_wo0_cma0_s[0][11].ACLR
areset => u0_m0_wo0_cma0_s[0][12].ACLR
areset => u0_m0_wo0_cma0_s[0][13].ACLR
areset => u0_m0_wo0_cma0_s[0][14].ACLR
areset => u0_m0_wo0_cma0_s[0][15].ACLR
areset => u0_m0_wo0_cma0_s[0][16].ACLR
areset => u0_m0_wo0_cma0_s[0][17].ACLR
areset => u0_m0_wo0_cma0_s[0][18].ACLR
areset => u0_m0_wo0_cma0_s[0][19].ACLR
areset => u0_m0_wo0_cma0_s[0][20].ACLR
areset => u0_m0_wo0_cma0_s[0][21].ACLR
areset => u0_m0_wo0_cma0_s[0][22].ACLR
areset => u0_m0_wo0_cma0_s[0][23].ACLR
areset => u0_m0_wo0_cma0_s[0][24].ACLR
areset => u0_m0_wo0_cma0_s[0][25].ACLR
areset => u0_m0_wo0_cma0_s[0][26].ACLR
areset => u0_m0_wo0_cma0_s[0][27].ACLR
areset => u0_m0_wo0_cma0_s[0][28].ACLR
areset => u0_m0_wo0_cma0_s[0][29].ACLR
areset => u0_m0_wo0_cma0_s[0][30].ACLR
areset => u0_m0_wo0_cma0_s[0][31].ACLR
areset => u0_m0_wo0_cma0_s[0][32].ACLR
areset => u0_m0_wo0_cma0_s[0][33].ACLR
areset => u0_m0_wo0_cma0_s[0][34].ACLR
areset => u0_m0_wo0_cma0_s[0][35].ACLR
areset => u0_m0_wo0_cma0_c0[15][0].ACLR
areset => u0_m0_wo0_cma0_c0[15][1].ACLR
areset => u0_m0_wo0_cma0_c0[15][2].ACLR
areset => u0_m0_wo0_cma0_c0[14][0].ACLR
areset => u0_m0_wo0_cma0_c0[14][1].ACLR
areset => u0_m0_wo0_cma0_c0[14][2].ACLR
areset => u0_m0_wo0_cma0_c0[13][0].ACLR
areset => u0_m0_wo0_cma0_c0[13][1].ACLR
areset => u0_m0_wo0_cma0_c0[13][2].ACLR
areset => u0_m0_wo0_cma0_c0[12][0].ACLR
areset => u0_m0_wo0_cma0_c0[12][1].ACLR
areset => u0_m0_wo0_cma0_c0[12][2].ACLR
areset => u0_m0_wo0_cma0_c0[11][0].ACLR
areset => u0_m0_wo0_cma0_c0[11][1].ACLR
areset => u0_m0_wo0_cma0_c0[11][2].ACLR
areset => u0_m0_wo0_cma0_c0[10][0].ACLR
areset => u0_m0_wo0_cma0_c0[10][1].ACLR
areset => u0_m0_wo0_cma0_c0[10][2].ACLR
areset => u0_m0_wo0_cma0_c0[9][0].ACLR
areset => u0_m0_wo0_cma0_c0[9][1].ACLR
areset => u0_m0_wo0_cma0_c0[9][2].ACLR
areset => u0_m0_wo0_cma0_c0[8][0].ACLR
areset => u0_m0_wo0_cma0_c0[8][1].ACLR
areset => u0_m0_wo0_cma0_c0[8][2].ACLR
areset => u0_m0_wo0_cma0_c0[7][0].ACLR
areset => u0_m0_wo0_cma0_c0[7][1].ACLR
areset => u0_m0_wo0_cma0_c0[7][2].ACLR
areset => u0_m0_wo0_cma0_c0[6][0].ACLR
areset => u0_m0_wo0_cma0_c0[6][1].ACLR
areset => u0_m0_wo0_cma0_c0[6][2].ACLR
areset => u0_m0_wo0_cma0_c0[5][0].ACLR
areset => u0_m0_wo0_cma0_c0[5][1].ACLR
areset => u0_m0_wo0_cma0_c0[5][2].ACLR
areset => u0_m0_wo0_cma0_c0[4][0].ACLR
areset => u0_m0_wo0_cma0_c0[4][1].ACLR
areset => u0_m0_wo0_cma0_c0[4][2].ACLR
areset => u0_m0_wo0_cma0_c0[3][0].ACLR
areset => u0_m0_wo0_cma0_c0[3][1].ACLR
areset => u0_m0_wo0_cma0_c0[3][2].ACLR
areset => u0_m0_wo0_cma0_c0[2][0].ACLR
areset => u0_m0_wo0_cma0_c0[2][1].ACLR
areset => u0_m0_wo0_cma0_c0[2][2].ACLR
areset => u0_m0_wo0_cma0_c0[1][0].ACLR
areset => u0_m0_wo0_cma0_c0[1][1].ACLR
areset => u0_m0_wo0_cma0_c0[1][2].ACLR
areset => u0_m0_wo0_cma0_c0[0][0].ACLR
areset => u0_m0_wo0_cma0_c0[0][1].ACLR
areset => u0_m0_wo0_cma0_c0[0][2].ACLR
areset => u0_m0_wo0_cma0_a0[15][0].ACLR
areset => u0_m0_wo0_cma0_a0[15][1].ACLR
areset => u0_m0_wo0_cma0_a0[15][2].ACLR
areset => u0_m0_wo0_cma0_a0[15][3].ACLR
areset => u0_m0_wo0_cma0_a0[15][4].ACLR
areset => u0_m0_wo0_cma0_a0[15][5].ACLR
areset => u0_m0_wo0_cma0_a0[15][6].ACLR
areset => u0_m0_wo0_cma0_a0[15][7].ACLR
areset => u0_m0_wo0_cma0_a0[15][8].ACLR
areset => u0_m0_wo0_cma0_a0[15][9].ACLR
areset => u0_m0_wo0_cma0_a0[15][10].ACLR
areset => u0_m0_wo0_cma0_a0[15][11].ACLR
areset => u0_m0_wo0_cma0_a0[15][12].ACLR
areset => u0_m0_wo0_cma0_a0[15][13].ACLR
areset => u0_m0_wo0_cma0_a0[15][14].ACLR
areset => u0_m0_wo0_cma0_a0[15][15].ACLR
areset => u0_m0_wo0_cma0_a0[14][0].ACLR
areset => u0_m0_wo0_cma0_a0[14][1].ACLR
areset => u0_m0_wo0_cma0_a0[14][2].ACLR
areset => u0_m0_wo0_cma0_a0[14][3].ACLR
areset => u0_m0_wo0_cma0_a0[14][4].ACLR
areset => u0_m0_wo0_cma0_a0[14][5].ACLR
areset => u0_m0_wo0_cma0_a0[14][6].ACLR
areset => u0_m0_wo0_cma0_a0[14][7].ACLR
areset => u0_m0_wo0_cma0_a0[14][8].ACLR
areset => u0_m0_wo0_cma0_a0[14][9].ACLR
areset => u0_m0_wo0_cma0_a0[14][10].ACLR
areset => u0_m0_wo0_cma0_a0[14][11].ACLR
areset => u0_m0_wo0_cma0_a0[14][12].ACLR
areset => u0_m0_wo0_cma0_a0[14][13].ACLR
areset => u0_m0_wo0_cma0_a0[14][14].ACLR
areset => u0_m0_wo0_cma0_a0[14][15].ACLR
areset => u0_m0_wo0_cma0_a0[13][0].ACLR
areset => u0_m0_wo0_cma0_a0[13][1].ACLR
areset => u0_m0_wo0_cma0_a0[13][2].ACLR
areset => u0_m0_wo0_cma0_a0[13][3].ACLR
areset => u0_m0_wo0_cma0_a0[13][4].ACLR
areset => u0_m0_wo0_cma0_a0[13][5].ACLR
areset => u0_m0_wo0_cma0_a0[13][6].ACLR
areset => u0_m0_wo0_cma0_a0[13][7].ACLR
areset => u0_m0_wo0_cma0_a0[13][8].ACLR
areset => u0_m0_wo0_cma0_a0[13][9].ACLR
areset => u0_m0_wo0_cma0_a0[13][10].ACLR
areset => u0_m0_wo0_cma0_a0[13][11].ACLR
areset => u0_m0_wo0_cma0_a0[13][12].ACLR
areset => u0_m0_wo0_cma0_a0[13][13].ACLR
areset => u0_m0_wo0_cma0_a0[13][14].ACLR
areset => u0_m0_wo0_cma0_a0[13][15].ACLR
areset => u0_m0_wo0_cma0_a0[12][0].ACLR
areset => u0_m0_wo0_cma0_a0[12][1].ACLR
areset => u0_m0_wo0_cma0_a0[12][2].ACLR
areset => u0_m0_wo0_cma0_a0[12][3].ACLR
areset => u0_m0_wo0_cma0_a0[12][4].ACLR
areset => u0_m0_wo0_cma0_a0[12][5].ACLR
areset => u0_m0_wo0_cma0_a0[12][6].ACLR
areset => u0_m0_wo0_cma0_a0[12][7].ACLR
areset => u0_m0_wo0_cma0_a0[12][8].ACLR
areset => u0_m0_wo0_cma0_a0[12][9].ACLR
areset => u0_m0_wo0_cma0_a0[12][10].ACLR
areset => u0_m0_wo0_cma0_a0[12][11].ACLR
areset => u0_m0_wo0_cma0_a0[12][12].ACLR
areset => u0_m0_wo0_cma0_a0[12][13].ACLR
areset => u0_m0_wo0_cma0_a0[12][14].ACLR
areset => u0_m0_wo0_cma0_a0[12][15].ACLR
areset => u0_m0_wo0_cma0_a0[11][0].ACLR
areset => u0_m0_wo0_cma0_a0[11][1].ACLR
areset => u0_m0_wo0_cma0_a0[11][2].ACLR
areset => u0_m0_wo0_cma0_a0[11][3].ACLR
areset => u0_m0_wo0_cma0_a0[11][4].ACLR
areset => u0_m0_wo0_cma0_a0[11][5].ACLR
areset => u0_m0_wo0_cma0_a0[11][6].ACLR
areset => u0_m0_wo0_cma0_a0[11][7].ACLR
areset => u0_m0_wo0_cma0_a0[11][8].ACLR
areset => u0_m0_wo0_cma0_a0[11][9].ACLR
areset => u0_m0_wo0_cma0_a0[11][10].ACLR
areset => u0_m0_wo0_cma0_a0[11][11].ACLR
areset => u0_m0_wo0_cma0_a0[11][12].ACLR
areset => u0_m0_wo0_cma0_a0[11][13].ACLR
areset => u0_m0_wo0_cma0_a0[11][14].ACLR
areset => u0_m0_wo0_cma0_a0[11][15].ACLR
areset => u0_m0_wo0_cma0_a0[10][0].ACLR
areset => u0_m0_wo0_cma0_a0[10][1].ACLR
areset => u0_m0_wo0_cma0_a0[10][2].ACLR
areset => u0_m0_wo0_cma0_a0[10][3].ACLR
areset => u0_m0_wo0_cma0_a0[10][4].ACLR
areset => u0_m0_wo0_cma0_a0[10][5].ACLR
areset => u0_m0_wo0_cma0_a0[10][6].ACLR
areset => u0_m0_wo0_cma0_a0[10][7].ACLR
areset => u0_m0_wo0_cma0_a0[10][8].ACLR
areset => u0_m0_wo0_cma0_a0[10][9].ACLR
areset => u0_m0_wo0_cma0_a0[10][10].ACLR
areset => u0_m0_wo0_cma0_a0[10][11].ACLR
areset => u0_m0_wo0_cma0_a0[10][12].ACLR
areset => u0_m0_wo0_cma0_a0[10][13].ACLR
areset => u0_m0_wo0_cma0_a0[10][14].ACLR
areset => u0_m0_wo0_cma0_a0[10][15].ACLR
areset => u0_m0_wo0_cma0_a0[9][0].ACLR
areset => u0_m0_wo0_cma0_a0[9][1].ACLR
areset => u0_m0_wo0_cma0_a0[9][2].ACLR
areset => u0_m0_wo0_cma0_a0[9][3].ACLR
areset => u0_m0_wo0_cma0_a0[9][4].ACLR
areset => u0_m0_wo0_cma0_a0[9][5].ACLR
areset => u0_m0_wo0_cma0_a0[9][6].ACLR
areset => u0_m0_wo0_cma0_a0[9][7].ACLR
areset => u0_m0_wo0_cma0_a0[9][8].ACLR
areset => u0_m0_wo0_cma0_a0[9][9].ACLR
areset => u0_m0_wo0_cma0_a0[9][10].ACLR
areset => u0_m0_wo0_cma0_a0[9][11].ACLR
areset => u0_m0_wo0_cma0_a0[9][12].ACLR
areset => u0_m0_wo0_cma0_a0[9][13].ACLR
areset => u0_m0_wo0_cma0_a0[9][14].ACLR
areset => u0_m0_wo0_cma0_a0[9][15].ACLR
areset => u0_m0_wo0_cma0_a0[8][0].ACLR
areset => u0_m0_wo0_cma0_a0[8][1].ACLR
areset => u0_m0_wo0_cma0_a0[8][2].ACLR
areset => u0_m0_wo0_cma0_a0[8][3].ACLR
areset => u0_m0_wo0_cma0_a0[8][4].ACLR
areset => u0_m0_wo0_cma0_a0[8][5].ACLR
areset => u0_m0_wo0_cma0_a0[8][6].ACLR
areset => u0_m0_wo0_cma0_a0[8][7].ACLR
areset => u0_m0_wo0_cma0_a0[8][8].ACLR
areset => u0_m0_wo0_cma0_a0[8][9].ACLR
areset => u0_m0_wo0_cma0_a0[8][10].ACLR
areset => u0_m0_wo0_cma0_a0[8][11].ACLR
areset => u0_m0_wo0_cma0_a0[8][12].ACLR
areset => u0_m0_wo0_cma0_a0[8][13].ACLR
areset => u0_m0_wo0_cma0_a0[8][14].ACLR
areset => u0_m0_wo0_cma0_a0[8][15].ACLR
areset => u0_m0_wo0_cma0_a0[7][0].ACLR
areset => u0_m0_wo0_cma0_a0[7][1].ACLR
areset => u0_m0_wo0_cma0_a0[7][2].ACLR
areset => u0_m0_wo0_cma0_a0[7][3].ACLR
areset => u0_m0_wo0_cma0_a0[7][4].ACLR
areset => u0_m0_wo0_cma0_a0[7][5].ACLR
areset => u0_m0_wo0_cma0_a0[7][6].ACLR
areset => u0_m0_wo0_cma0_a0[7][7].ACLR
areset => u0_m0_wo0_cma0_a0[7][8].ACLR
areset => u0_m0_wo0_cma0_a0[7][9].ACLR
areset => u0_m0_wo0_cma0_a0[7][10].ACLR
areset => u0_m0_wo0_cma0_a0[7][11].ACLR
areset => u0_m0_wo0_cma0_a0[7][12].ACLR
areset => u0_m0_wo0_cma0_a0[7][13].ACLR
areset => u0_m0_wo0_cma0_a0[7][14].ACLR
areset => u0_m0_wo0_cma0_a0[7][15].ACLR
areset => u0_m0_wo0_cma0_a0[6][0].ACLR
areset => u0_m0_wo0_cma0_a0[6][1].ACLR
areset => u0_m0_wo0_cma0_a0[6][2].ACLR
areset => u0_m0_wo0_cma0_a0[6][3].ACLR
areset => u0_m0_wo0_cma0_a0[6][4].ACLR
areset => u0_m0_wo0_cma0_a0[6][5].ACLR
areset => u0_m0_wo0_cma0_a0[6][6].ACLR
areset => u0_m0_wo0_cma0_a0[6][7].ACLR
areset => u0_m0_wo0_cma0_a0[6][8].ACLR
areset => u0_m0_wo0_cma0_a0[6][9].ACLR
areset => u0_m0_wo0_cma0_a0[6][10].ACLR
areset => u0_m0_wo0_cma0_a0[6][11].ACLR
areset => u0_m0_wo0_cma0_a0[6][12].ACLR
areset => u0_m0_wo0_cma0_a0[6][13].ACLR
areset => u0_m0_wo0_cma0_a0[6][14].ACLR
areset => u0_m0_wo0_cma0_a0[6][15].ACLR
areset => u0_m0_wo0_cma0_a0[5][0].ACLR
areset => u0_m0_wo0_cma0_a0[5][1].ACLR
areset => u0_m0_wo0_cma0_a0[5][2].ACLR
areset => u0_m0_wo0_cma0_a0[5][3].ACLR
areset => u0_m0_wo0_cma0_a0[5][4].ACLR
areset => u0_m0_wo0_cma0_a0[5][5].ACLR
areset => u0_m0_wo0_cma0_a0[5][6].ACLR
areset => u0_m0_wo0_cma0_a0[5][7].ACLR
areset => u0_m0_wo0_cma0_a0[5][8].ACLR
areset => u0_m0_wo0_cma0_a0[5][9].ACLR
areset => u0_m0_wo0_cma0_a0[5][10].ACLR
areset => u0_m0_wo0_cma0_a0[5][11].ACLR
areset => u0_m0_wo0_cma0_a0[5][12].ACLR
areset => u0_m0_wo0_cma0_a0[5][13].ACLR
areset => u0_m0_wo0_cma0_a0[5][14].ACLR
areset => u0_m0_wo0_cma0_a0[5][15].ACLR
areset => u0_m0_wo0_cma0_a0[4][0].ACLR
areset => u0_m0_wo0_cma0_a0[4][1].ACLR
areset => u0_m0_wo0_cma0_a0[4][2].ACLR
areset => u0_m0_wo0_cma0_a0[4][3].ACLR
areset => u0_m0_wo0_cma0_a0[4][4].ACLR
areset => u0_m0_wo0_cma0_a0[4][5].ACLR
areset => u0_m0_wo0_cma0_a0[4][6].ACLR
areset => u0_m0_wo0_cma0_a0[4][7].ACLR
areset => u0_m0_wo0_cma0_a0[4][8].ACLR
areset => u0_m0_wo0_cma0_a0[4][9].ACLR
areset => u0_m0_wo0_cma0_a0[4][10].ACLR
areset => u0_m0_wo0_cma0_a0[4][11].ACLR
areset => u0_m0_wo0_cma0_a0[4][12].ACLR
areset => u0_m0_wo0_cma0_a0[4][13].ACLR
areset => u0_m0_wo0_cma0_a0[4][14].ACLR
areset => u0_m0_wo0_cma0_a0[4][15].ACLR
areset => u0_m0_wo0_cma0_a0[3][0].ACLR
areset => u0_m0_wo0_cma0_a0[3][1].ACLR
areset => u0_m0_wo0_cma0_a0[3][2].ACLR
areset => u0_m0_wo0_cma0_a0[3][3].ACLR
areset => u0_m0_wo0_cma0_a0[3][4].ACLR
areset => u0_m0_wo0_cma0_a0[3][5].ACLR
areset => u0_m0_wo0_cma0_a0[3][6].ACLR
areset => u0_m0_wo0_cma0_a0[3][7].ACLR
areset => u0_m0_wo0_cma0_a0[3][8].ACLR
areset => u0_m0_wo0_cma0_a0[3][9].ACLR
areset => u0_m0_wo0_cma0_a0[3][10].ACLR
areset => u0_m0_wo0_cma0_a0[3][11].ACLR
areset => u0_m0_wo0_cma0_a0[3][12].ACLR
areset => u0_m0_wo0_cma0_a0[3][13].ACLR
areset => u0_m0_wo0_cma0_a0[3][14].ACLR
areset => u0_m0_wo0_cma0_a0[3][15].ACLR
areset => u0_m0_wo0_cma0_a0[2][0].ACLR
areset => u0_m0_wo0_cma0_a0[2][1].ACLR
areset => u0_m0_wo0_cma0_a0[2][2].ACLR
areset => u0_m0_wo0_cma0_a0[2][3].ACLR
areset => u0_m0_wo0_cma0_a0[2][4].ACLR
areset => u0_m0_wo0_cma0_a0[2][5].ACLR
areset => u0_m0_wo0_cma0_a0[2][6].ACLR
areset => u0_m0_wo0_cma0_a0[2][7].ACLR
areset => u0_m0_wo0_cma0_a0[2][8].ACLR
areset => u0_m0_wo0_cma0_a0[2][9].ACLR
areset => u0_m0_wo0_cma0_a0[2][10].ACLR
areset => u0_m0_wo0_cma0_a0[2][11].ACLR
areset => u0_m0_wo0_cma0_a0[2][12].ACLR
areset => u0_m0_wo0_cma0_a0[2][13].ACLR
areset => u0_m0_wo0_cma0_a0[2][14].ACLR
areset => u0_m0_wo0_cma0_a0[2][15].ACLR
areset => u0_m0_wo0_cma0_a0[1][0].ACLR
areset => u0_m0_wo0_cma0_a0[1][1].ACLR
areset => u0_m0_wo0_cma0_a0[1][2].ACLR
areset => u0_m0_wo0_cma0_a0[1][3].ACLR
areset => u0_m0_wo0_cma0_a0[1][4].ACLR
areset => u0_m0_wo0_cma0_a0[1][5].ACLR
areset => u0_m0_wo0_cma0_a0[1][6].ACLR
areset => u0_m0_wo0_cma0_a0[1][7].ACLR
areset => u0_m0_wo0_cma0_a0[1][8].ACLR
areset => u0_m0_wo0_cma0_a0[1][9].ACLR
areset => u0_m0_wo0_cma0_a0[1][10].ACLR
areset => u0_m0_wo0_cma0_a0[1][11].ACLR
areset => u0_m0_wo0_cma0_a0[1][12].ACLR
areset => u0_m0_wo0_cma0_a0[1][13].ACLR
areset => u0_m0_wo0_cma0_a0[1][14].ACLR
areset => u0_m0_wo0_cma0_a0[1][15].ACLR
areset => u0_m0_wo0_cma0_a0[0][0].ACLR
areset => u0_m0_wo0_cma0_a0[0][1].ACLR
areset => u0_m0_wo0_cma0_a0[0][2].ACLR
areset => u0_m0_wo0_cma0_a0[0][3].ACLR
areset => u0_m0_wo0_cma0_a0[0][4].ACLR
areset => u0_m0_wo0_cma0_a0[0][5].ACLR
areset => u0_m0_wo0_cma0_a0[0][6].ACLR
areset => u0_m0_wo0_cma0_a0[0][7].ACLR
areset => u0_m0_wo0_cma0_a0[0][8].ACLR
areset => u0_m0_wo0_cma0_a0[0][9].ACLR
areset => u0_m0_wo0_cma0_a0[0][10].ACLR
areset => u0_m0_wo0_cma0_a0[0][11].ACLR
areset => u0_m0_wo0_cma0_a0[0][12].ACLR
areset => u0_m0_wo0_cma0_a0[0][13].ACLR
areset => u0_m0_wo0_cma0_a0[0][14].ACLR
areset => u0_m0_wo0_cma0_a0[0][15].ACLR
areset => dspba_delay:u0_m0_wo0_cma0_delay.aclr


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_cma0_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => ~NO_FANOUT~
datain[1] => dataout[0].DATAIN
datain[2] => dataout[1].DATAIN
datain[3] => dataout[2].DATAIN
datain[4] => dataout[3].DATAIN
datain[5] => dataout[4].DATAIN
datain[6] => dataout[5].DATAIN
datain[7] => dataout[6].DATAIN
datain[8] => dataout[7].DATAIN
datain[9] => dataout[8].DATAIN
datain[10] => dataout[9].DATAIN
datain[11] => dataout[10].DATAIN
datain[12] => dataout[11].DATAIN
datain[13] => dataout[12].DATAIN
datain[14] => dataout[13].DATAIN
datain[15] => dataout[14].DATAIN
datain[16] => dataout[15].DATAIN
datain[17] => dataout[16].DATAIN
datain[18] => dataout[17].DATAIN
datain[19] => dataout[18].DATAIN
datain[20] => dataout[19].DATAIN
datain[21] => dataout[20].DATAIN
datain[22] => dataout[21].DATAIN
datain[23] => dataout[22].DATAIN
datain[24] => dataout[23].DATAIN
datain[25] => dataout[24].DATAIN
datain[26] => dataout[25].DATAIN
datain[27] => dataout[26].DATAIN
datain[28] => dataout[27].DATAIN
datain[29] => dataout[28].DATAIN
datain[30] => dataout[29].DATAIN
datain[31] => dataout[30].DATAIN
datain[32] => dataout[31].DATAIN
datain[33] => ~NO_FANOUT~
datain[34] => ~NO_FANOUT~
datain[35] => ~NO_FANOUT~
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i1
clk => average2:GEN_REG:0:REG0.clk
clk => average2:GEN_REG:1:REG0.clk
clk => average2:GEN_REG:2:REG0.clk
clk => average2:GEN_REG:3:REG0.clk
clk => average2:GEN_REG:4:REG0.clk
clk => average2:GEN_REG:5:REG0.clk
data_in_en => average2:GEN_REG:0:REG0.data_in_en
reset_n => average2:GEN_REG:0:REG0.reset_n
reset_n => average2:GEN_REG:1:REG0.reset_n
reset_n => average2:GEN_REG:2:REG0.reset_n
reset_n => average2:GEN_REG:3:REG0.reset_n
reset_n => average2:GEN_REG:4:REG0.reset_n
reset_n => average2:GEN_REG:5:REG0.reset_n
data_in[0] => average2:GEN_REG:0:REG0.data_in[0]
data_in[1] => average2:GEN_REG:0:REG0.data_in[1]
data_in[2] => average2:GEN_REG:0:REG0.data_in[2]
data_in[3] => average2:GEN_REG:0:REG0.data_in[3]
data_in[4] => average2:GEN_REG:0:REG0.data_in[4]
data_in[5] => average2:GEN_REG:0:REG0.data_in[5]
data_in[6] => average2:GEN_REG:0:REG0.data_in[6]
data_in[7] => average2:GEN_REG:0:REG0.data_in[7]
data_in[8] => average2:GEN_REG:0:REG0.data_in[8]
data_in[9] => average2:GEN_REG:0:REG0.data_in[9]
data_in[10] => average2:GEN_REG:0:REG0.data_in[10]
data_in[11] => average2:GEN_REG:0:REG0.data_in[11]
data_in[12] => average2:GEN_REG:0:REG0.data_in[12]
data_in[13] => average2:GEN_REG:0:REG0.data_in[13]
data_in[14] => average2:GEN_REG:0:REG0.data_in[14]
data_in[15] => average2:GEN_REG:0:REG0.data_in[15]
data_in[16] => average2:GEN_REG:0:REG0.data_in[16]
data_in[17] => average2:GEN_REG:0:REG0.data_in[17]
data_out[0] <= average2:GEN_REG:5:REG0.data_out[0]
data_out[1] <= average2:GEN_REG:5:REG0.data_out[1]
data_out[2] <= average2:GEN_REG:5:REG0.data_out[2]
data_out[3] <= average2:GEN_REG:5:REG0.data_out[3]
data_out[4] <= average2:GEN_REG:5:REG0.data_out[4]
data_out[5] <= average2:GEN_REG:5:REG0.data_out[5]
data_out[6] <= average2:GEN_REG:5:REG0.data_out[6]
data_out[7] <= average2:GEN_REG:5:REG0.data_out[7]
data_out[8] <= average2:GEN_REG:5:REG0.data_out[8]
data_out[9] <= average2:GEN_REG:5:REG0.data_out[9]
data_out[10] <= average2:GEN_REG:5:REG0.data_out[10]
data_out[11] <= average2:GEN_REG:5:REG0.data_out[11]
data_out[12] <= average2:GEN_REG:5:REG0.data_out[12]
data_out[13] <= average2:GEN_REG:5:REG0.data_out[13]
data_out[14] <= average2:GEN_REG:5:REG0.data_out[14]
data_out[15] <= average2:GEN_REG:5:REG0.data_out[15]
data_out[16] <= average2:GEN_REG:5:REG0.data_out[16]
data_out[17] <= average2:GEN_REG:5:REG0.data_out[17]
ce <= average2:GEN_REG:5:REG0.ce


|adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:0:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN20
data_in[0] => Mux19.IN0
data_in[1] => Add1.IN19
data_in[1] => Mux18.IN0
data_in[2] => Add1.IN18
data_in[2] => Mux17.IN0
data_in[3] => Add1.IN17
data_in[3] => Mux16.IN0
data_in[4] => Add1.IN16
data_in[4] => Mux15.IN0
data_in[5] => Add1.IN15
data_in[5] => Mux14.IN0
data_in[6] => Add1.IN14
data_in[6] => Mux13.IN0
data_in[7] => Add1.IN13
data_in[7] => Mux12.IN0
data_in[8] => Add1.IN12
data_in[8] => Mux11.IN0
data_in[9] => Add1.IN11
data_in[9] => Mux10.IN0
data_in[10] => Add1.IN10
data_in[10] => Mux9.IN0
data_in[11] => Add1.IN9
data_in[11] => Mux8.IN0
data_in[12] => Add1.IN8
data_in[12] => Mux7.IN0
data_in[13] => Add1.IN7
data_in[13] => Mux6.IN0
data_in[14] => Add1.IN6
data_in[14] => Mux5.IN0
data_in[15] => Add1.IN5
data_in[15] => Mux4.IN0
data_in[16] => Add1.IN4
data_in[16] => Mux3.IN0
data_in[17] => Add1.IN1
data_in[17] => Add1.IN2
data_in[17] => Add1.IN3
data_in[17] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:1:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN20
data_in[0] => Mux19.IN0
data_in[1] => Add1.IN19
data_in[1] => Mux18.IN0
data_in[2] => Add1.IN18
data_in[2] => Mux17.IN0
data_in[3] => Add1.IN17
data_in[3] => Mux16.IN0
data_in[4] => Add1.IN16
data_in[4] => Mux15.IN0
data_in[5] => Add1.IN15
data_in[5] => Mux14.IN0
data_in[6] => Add1.IN14
data_in[6] => Mux13.IN0
data_in[7] => Add1.IN13
data_in[7] => Mux12.IN0
data_in[8] => Add1.IN12
data_in[8] => Mux11.IN0
data_in[9] => Add1.IN11
data_in[9] => Mux10.IN0
data_in[10] => Add1.IN10
data_in[10] => Mux9.IN0
data_in[11] => Add1.IN9
data_in[11] => Mux8.IN0
data_in[12] => Add1.IN8
data_in[12] => Mux7.IN0
data_in[13] => Add1.IN7
data_in[13] => Mux6.IN0
data_in[14] => Add1.IN6
data_in[14] => Mux5.IN0
data_in[15] => Add1.IN5
data_in[15] => Mux4.IN0
data_in[16] => Add1.IN4
data_in[16] => Mux3.IN0
data_in[17] => Add1.IN1
data_in[17] => Add1.IN2
data_in[17] => Add1.IN3
data_in[17] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:2:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN20
data_in[0] => Mux19.IN0
data_in[1] => Add1.IN19
data_in[1] => Mux18.IN0
data_in[2] => Add1.IN18
data_in[2] => Mux17.IN0
data_in[3] => Add1.IN17
data_in[3] => Mux16.IN0
data_in[4] => Add1.IN16
data_in[4] => Mux15.IN0
data_in[5] => Add1.IN15
data_in[5] => Mux14.IN0
data_in[6] => Add1.IN14
data_in[6] => Mux13.IN0
data_in[7] => Add1.IN13
data_in[7] => Mux12.IN0
data_in[8] => Add1.IN12
data_in[8] => Mux11.IN0
data_in[9] => Add1.IN11
data_in[9] => Mux10.IN0
data_in[10] => Add1.IN10
data_in[10] => Mux9.IN0
data_in[11] => Add1.IN9
data_in[11] => Mux8.IN0
data_in[12] => Add1.IN8
data_in[12] => Mux7.IN0
data_in[13] => Add1.IN7
data_in[13] => Mux6.IN0
data_in[14] => Add1.IN6
data_in[14] => Mux5.IN0
data_in[15] => Add1.IN5
data_in[15] => Mux4.IN0
data_in[16] => Add1.IN4
data_in[16] => Mux3.IN0
data_in[17] => Add1.IN1
data_in[17] => Add1.IN2
data_in[17] => Add1.IN3
data_in[17] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:3:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN20
data_in[0] => Mux19.IN0
data_in[1] => Add1.IN19
data_in[1] => Mux18.IN0
data_in[2] => Add1.IN18
data_in[2] => Mux17.IN0
data_in[3] => Add1.IN17
data_in[3] => Mux16.IN0
data_in[4] => Add1.IN16
data_in[4] => Mux15.IN0
data_in[5] => Add1.IN15
data_in[5] => Mux14.IN0
data_in[6] => Add1.IN14
data_in[6] => Mux13.IN0
data_in[7] => Add1.IN13
data_in[7] => Mux12.IN0
data_in[8] => Add1.IN12
data_in[8] => Mux11.IN0
data_in[9] => Add1.IN11
data_in[9] => Mux10.IN0
data_in[10] => Add1.IN10
data_in[10] => Mux9.IN0
data_in[11] => Add1.IN9
data_in[11] => Mux8.IN0
data_in[12] => Add1.IN8
data_in[12] => Mux7.IN0
data_in[13] => Add1.IN7
data_in[13] => Mux6.IN0
data_in[14] => Add1.IN6
data_in[14] => Mux5.IN0
data_in[15] => Add1.IN5
data_in[15] => Mux4.IN0
data_in[16] => Add1.IN4
data_in[16] => Mux3.IN0
data_in[17] => Add1.IN1
data_in[17] => Add1.IN2
data_in[17] => Add1.IN3
data_in[17] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:4:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN20
data_in[0] => Mux19.IN0
data_in[1] => Add1.IN19
data_in[1] => Mux18.IN0
data_in[2] => Add1.IN18
data_in[2] => Mux17.IN0
data_in[3] => Add1.IN17
data_in[3] => Mux16.IN0
data_in[4] => Add1.IN16
data_in[4] => Mux15.IN0
data_in[5] => Add1.IN15
data_in[5] => Mux14.IN0
data_in[6] => Add1.IN14
data_in[6] => Mux13.IN0
data_in[7] => Add1.IN13
data_in[7] => Mux12.IN0
data_in[8] => Add1.IN12
data_in[8] => Mux11.IN0
data_in[9] => Add1.IN11
data_in[9] => Mux10.IN0
data_in[10] => Add1.IN10
data_in[10] => Mux9.IN0
data_in[11] => Add1.IN9
data_in[11] => Mux8.IN0
data_in[12] => Add1.IN8
data_in[12] => Mux7.IN0
data_in[13] => Add1.IN7
data_in[13] => Mux6.IN0
data_in[14] => Add1.IN6
data_in[14] => Mux5.IN0
data_in[15] => Add1.IN5
data_in[15] => Mux4.IN0
data_in[16] => Add1.IN4
data_in[16] => Mux3.IN0
data_in[17] => Add1.IN1
data_in[17] => Add1.IN2
data_in[17] => Add1.IN3
data_in[17] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:5:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN20
data_in[0] => Mux19.IN0
data_in[1] => Add1.IN19
data_in[1] => Mux18.IN0
data_in[2] => Add1.IN18
data_in[2] => Mux17.IN0
data_in[3] => Add1.IN17
data_in[3] => Mux16.IN0
data_in[4] => Add1.IN16
data_in[4] => Mux15.IN0
data_in[5] => Add1.IN15
data_in[5] => Mux14.IN0
data_in[6] => Add1.IN14
data_in[6] => Mux13.IN0
data_in[7] => Add1.IN13
data_in[7] => Mux12.IN0
data_in[8] => Add1.IN12
data_in[8] => Mux11.IN0
data_in[9] => Add1.IN11
data_in[9] => Mux10.IN0
data_in[10] => Add1.IN10
data_in[10] => Mux9.IN0
data_in[11] => Add1.IN9
data_in[11] => Mux8.IN0
data_in[12] => Add1.IN8
data_in[12] => Mux7.IN0
data_in[13] => Add1.IN7
data_in[13] => Mux6.IN0
data_in[14] => Add1.IN6
data_in[14] => Mux5.IN0
data_in[15] => Add1.IN5
data_in[15] => Mux4.IN0
data_in[16] => Add1.IN4
data_in[16] => Mux3.IN0
data_in[17] => Add1.IN1
data_in[17] => Add1.IN2
data_in[17] => Add1.IN3
data_in[17] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|Lowpass:LPFPLL
CLK => FILTER_OUT_EN~reg0.CLK
CLK => temp[0].CLK
CLK => temp[1].CLK
CLK => temp[2].CLK
CLK => temp[3].CLK
CLK => temp[4].CLK
CLK => temp[5].CLK
CLK => temp[6].CLK
CLK => temp[7].CLK
CLK => temp[8].CLK
CLK => temp[9].CLK
CLK => temp[10].CLK
CLK => temp[11].CLK
CLK => temp[12].CLK
CLK => temp[13].CLK
CLK => temp[14].CLK
CLK => temp[15].CLK
CLK => temp[16].CLK
CLK => temp[17].CLK
CLK => temp[18].CLK
CLK => temp[19].CLK
CLK => temp[20].CLK
CLK => temp[21].CLK
CLK => temp[22].CLK
CLK => temp[23].CLK
CLK => temp[24].CLK
CLK => temp[25].CLK
CLK => temp[26].CLK
CLK => temp[27].CLK
CLK => temp[28].CLK
CLK => temp[29].CLK
CLK => CURRENT_OUTPUT[0].CLK
CLK => CURRENT_OUTPUT[1].CLK
CLK => CURRENT_OUTPUT[2].CLK
CLK => CURRENT_OUTPUT[3].CLK
CLK => CURRENT_OUTPUT[4].CLK
CLK => CURRENT_OUTPUT[5].CLK
CLK => CURRENT_OUTPUT[6].CLK
CLK => CURRENT_OUTPUT[7].CLK
CLK => CURRENT_OUTPUT[8].CLK
CLK => CURRENT_OUTPUT[9].CLK
CLK => CURRENT_OUTPUT[10].CLK
CLK => CURRENT_OUTPUT[11].CLK
CLK => CURRENT_OUTPUT[12].CLK
CLK => CURRENT_OUTPUT[13].CLK
CLK => CURRENT_OUTPUT[14].CLK
CLK => CURRENT_OUTPUT[15].CLK
CLK => CURRENT_OUTPUT[16].CLK
CLK => CURRENT_OUTPUT[17].CLK
CLK => CURRENT_OUTPUT[18].CLK
CLK => CURRENT_OUTPUT[19].CLK
CLK => CURRENT_OUTPUT[20].CLK
CLK => CURRENT_OUTPUT[21].CLK
CLK => CURRENT_OUTPUT[22].CLK
CLK => CURRENT_OUTPUT[23].CLK
CLK => CURRENT_OUTPUT[24].CLK
CLK => CURRENT_OUTPUT[25].CLK
CLK => CURRENT_OUTPUT[26].CLK
CLK => CURRENT_OUTPUT[27].CLK
CLK => CURRENT_OUTPUT[28].CLK
CLK => CURRENT_OUTPUT[29].CLK
CLK => LAST_OUTPUT[0].CLK
CLK => LAST_OUTPUT[1].CLK
CLK => LAST_OUTPUT[2].CLK
CLK => LAST_OUTPUT[3].CLK
CLK => LAST_OUTPUT[4].CLK
CLK => LAST_OUTPUT[5].CLK
CLK => LAST_OUTPUT[6].CLK
CLK => LAST_OUTPUT[7].CLK
CLK => LAST_OUTPUT[8].CLK
CLK => LAST_OUTPUT[9].CLK
CLK => LAST_OUTPUT[10].CLK
CLK => LAST_OUTPUT[11].CLK
CLK => LAST_OUTPUT[12].CLK
CLK => LAST_OUTPUT[13].CLK
CLK => LAST_OUTPUT[14].CLK
CLK => LAST_OUTPUT[15].CLK
CLK => LAST_OUTPUT[16].CLK
CLK => LAST_OUTPUT[17].CLK
CLK => LAST_OUTPUT[18].CLK
CLK => LAST_OUTPUT[19].CLK
CLK => LAST_OUTPUT[20].CLK
CLK => LAST_OUTPUT[21].CLK
CLK => LAST_OUTPUT[22].CLK
CLK => LAST_OUTPUT[23].CLK
CLK => LAST_OUTPUT[24].CLK
CLK => LAST_OUTPUT[25].CLK
CLK => LAST_OUTPUT[26].CLK
CLK => LAST_OUTPUT[27].CLK
CLK => LAST_OUTPUT[28].CLK
CLK => LAST_OUTPUT[29].CLK
CLK => LAST_INPUT[0].CLK
CLK => LAST_INPUT[1].CLK
CLK => LAST_INPUT[2].CLK
CLK => LAST_INPUT[3].CLK
CLK => LAST_INPUT[4].CLK
CLK => LAST_INPUT[5].CLK
CLK => LAST_INPUT[6].CLK
CLK => LAST_INPUT[7].CLK
CLK => LAST_INPUT[8].CLK
CLK => LAST_INPUT[9].CLK
CLK => LAST_INPUT[10].CLK
CLK => LAST_INPUT[11].CLK
CLK => LAST_INPUT[12].CLK
CLK => LAST_INPUT[13].CLK
CLK => LAST_INPUT[14].CLK
CLK => LAST_INPUT[15].CLK
CLK => LAST_INPUT[16].CLK
CLK => LAST_INPUT[17].CLK
RST => temp[0].ACLR
RST => temp[1].ACLR
RST => temp[2].ACLR
RST => temp[3].ACLR
RST => temp[4].ACLR
RST => temp[5].ACLR
RST => temp[6].ACLR
RST => temp[7].ACLR
RST => temp[8].ACLR
RST => temp[9].ACLR
RST => temp[10].ACLR
RST => temp[11].ACLR
RST => temp[12].ACLR
RST => temp[13].ACLR
RST => temp[14].ACLR
RST => temp[15].ACLR
RST => temp[16].ACLR
RST => temp[17].ACLR
RST => temp[18].ACLR
RST => temp[19].ACLR
RST => temp[20].ACLR
RST => temp[21].ACLR
RST => temp[22].ACLR
RST => temp[23].ACLR
RST => temp[24].ACLR
RST => temp[25].ACLR
RST => temp[26].ACLR
RST => temp[27].ACLR
RST => temp[28].ACLR
RST => temp[29].ACLR
RST => CURRENT_OUTPUT[0].ACLR
RST => CURRENT_OUTPUT[1].ACLR
RST => CURRENT_OUTPUT[2].ACLR
RST => CURRENT_OUTPUT[3].ACLR
RST => CURRENT_OUTPUT[4].ACLR
RST => CURRENT_OUTPUT[5].ACLR
RST => CURRENT_OUTPUT[6].ACLR
RST => CURRENT_OUTPUT[7].ACLR
RST => CURRENT_OUTPUT[8].ACLR
RST => CURRENT_OUTPUT[9].ACLR
RST => CURRENT_OUTPUT[10].ACLR
RST => CURRENT_OUTPUT[11].ACLR
RST => CURRENT_OUTPUT[12].ACLR
RST => CURRENT_OUTPUT[13].ACLR
RST => CURRENT_OUTPUT[14].ACLR
RST => CURRENT_OUTPUT[15].ACLR
RST => CURRENT_OUTPUT[16].ACLR
RST => CURRENT_OUTPUT[17].ACLR
RST => CURRENT_OUTPUT[18].ACLR
RST => CURRENT_OUTPUT[19].ACLR
RST => CURRENT_OUTPUT[20].ACLR
RST => CURRENT_OUTPUT[21].ACLR
RST => CURRENT_OUTPUT[22].ACLR
RST => CURRENT_OUTPUT[23].ACLR
RST => CURRENT_OUTPUT[24].ACLR
RST => CURRENT_OUTPUT[25].ACLR
RST => CURRENT_OUTPUT[26].ACLR
RST => CURRENT_OUTPUT[27].ACLR
RST => CURRENT_OUTPUT[28].ACLR
RST => CURRENT_OUTPUT[29].ACLR
RST => LAST_OUTPUT[0].ACLR
RST => LAST_OUTPUT[1].ACLR
RST => LAST_OUTPUT[2].ACLR
RST => LAST_OUTPUT[3].ACLR
RST => LAST_OUTPUT[4].ACLR
RST => LAST_OUTPUT[5].ACLR
RST => LAST_OUTPUT[6].ACLR
RST => LAST_OUTPUT[7].ACLR
RST => LAST_OUTPUT[8].ACLR
RST => LAST_OUTPUT[9].ACLR
RST => LAST_OUTPUT[10].ACLR
RST => LAST_OUTPUT[11].ACLR
RST => LAST_OUTPUT[12].ACLR
RST => LAST_OUTPUT[13].ACLR
RST => LAST_OUTPUT[14].ACLR
RST => LAST_OUTPUT[15].ACLR
RST => LAST_OUTPUT[16].ACLR
RST => LAST_OUTPUT[17].ACLR
RST => LAST_OUTPUT[18].ACLR
RST => LAST_OUTPUT[19].ACLR
RST => LAST_OUTPUT[20].ACLR
RST => LAST_OUTPUT[21].ACLR
RST => LAST_OUTPUT[22].ACLR
RST => LAST_OUTPUT[23].ACLR
RST => LAST_OUTPUT[24].ACLR
RST => LAST_OUTPUT[25].ACLR
RST => LAST_OUTPUT[26].ACLR
RST => LAST_OUTPUT[27].ACLR
RST => LAST_OUTPUT[28].ACLR
RST => LAST_OUTPUT[29].ACLR
RST => LAST_INPUT[0].ACLR
RST => LAST_INPUT[1].ACLR
RST => LAST_INPUT[2].ACLR
RST => LAST_INPUT[3].ACLR
RST => LAST_INPUT[4].ACLR
RST => LAST_INPUT[5].ACLR
RST => LAST_INPUT[6].ACLR
RST => LAST_INPUT[7].ACLR
RST => LAST_INPUT[8].ACLR
RST => LAST_INPUT[9].ACLR
RST => LAST_INPUT[10].ACLR
RST => LAST_INPUT[11].ACLR
RST => LAST_INPUT[12].ACLR
RST => LAST_INPUT[13].ACLR
RST => LAST_INPUT[14].ACLR
RST => LAST_INPUT[15].ACLR
RST => LAST_INPUT[16].ACLR
RST => LAST_INPUT[17].ACLR
RST => FILTER_OUT_EN~reg0.ENA
FILTER_IN_EN => FILTER_OUT_EN~reg0.DATAIN
FILTER_IN_EN => LAST_INPUT[17].ENA
FILTER_IN_EN => LAST_INPUT[16].ENA
FILTER_IN_EN => LAST_INPUT[15].ENA
FILTER_IN_EN => LAST_INPUT[14].ENA
FILTER_IN_EN => LAST_INPUT[13].ENA
FILTER_IN_EN => LAST_INPUT[12].ENA
FILTER_IN_EN => LAST_INPUT[11].ENA
FILTER_IN_EN => LAST_INPUT[10].ENA
FILTER_IN_EN => LAST_INPUT[9].ENA
FILTER_IN_EN => LAST_INPUT[8].ENA
FILTER_IN_EN => LAST_INPUT[7].ENA
FILTER_IN_EN => LAST_INPUT[6].ENA
FILTER_IN_EN => LAST_INPUT[5].ENA
FILTER_IN_EN => LAST_INPUT[4].ENA
FILTER_IN_EN => LAST_INPUT[3].ENA
FILTER_IN_EN => LAST_INPUT[2].ENA
FILTER_IN_EN => LAST_INPUT[1].ENA
FILTER_IN_EN => LAST_INPUT[0].ENA
FILTER_IN_EN => LAST_OUTPUT[29].ENA
FILTER_IN_EN => LAST_OUTPUT[28].ENA
FILTER_IN_EN => LAST_OUTPUT[27].ENA
FILTER_IN_EN => LAST_OUTPUT[26].ENA
FILTER_IN_EN => LAST_OUTPUT[25].ENA
FILTER_IN_EN => LAST_OUTPUT[24].ENA
FILTER_IN_EN => LAST_OUTPUT[23].ENA
FILTER_IN_EN => LAST_OUTPUT[22].ENA
FILTER_IN_EN => LAST_OUTPUT[21].ENA
FILTER_IN_EN => LAST_OUTPUT[20].ENA
FILTER_IN_EN => LAST_OUTPUT[19].ENA
FILTER_IN_EN => LAST_OUTPUT[18].ENA
FILTER_IN_EN => LAST_OUTPUT[17].ENA
FILTER_IN_EN => LAST_OUTPUT[16].ENA
FILTER_IN_EN => LAST_OUTPUT[15].ENA
FILTER_IN_EN => LAST_OUTPUT[14].ENA
FILTER_IN_EN => LAST_OUTPUT[13].ENA
FILTER_IN_EN => LAST_OUTPUT[12].ENA
FILTER_IN_EN => LAST_OUTPUT[11].ENA
FILTER_IN_EN => LAST_OUTPUT[10].ENA
FILTER_IN_EN => LAST_OUTPUT[9].ENA
FILTER_IN_EN => LAST_OUTPUT[8].ENA
FILTER_IN_EN => LAST_OUTPUT[7].ENA
FILTER_IN_EN => LAST_OUTPUT[6].ENA
FILTER_IN_EN => LAST_OUTPUT[5].ENA
FILTER_IN_EN => LAST_OUTPUT[4].ENA
FILTER_IN_EN => LAST_OUTPUT[3].ENA
FILTER_IN_EN => LAST_OUTPUT[2].ENA
FILTER_IN_EN => LAST_OUTPUT[1].ENA
FILTER_IN_EN => LAST_OUTPUT[0].ENA
FILTER_IN_EN => CURRENT_OUTPUT[29].ENA
FILTER_IN_EN => CURRENT_OUTPUT[28].ENA
FILTER_IN_EN => CURRENT_OUTPUT[27].ENA
FILTER_IN_EN => CURRENT_OUTPUT[26].ENA
FILTER_IN_EN => CURRENT_OUTPUT[25].ENA
FILTER_IN_EN => CURRENT_OUTPUT[24].ENA
FILTER_IN_EN => CURRENT_OUTPUT[23].ENA
FILTER_IN_EN => CURRENT_OUTPUT[22].ENA
FILTER_IN_EN => CURRENT_OUTPUT[21].ENA
FILTER_IN_EN => CURRENT_OUTPUT[20].ENA
FILTER_IN_EN => CURRENT_OUTPUT[19].ENA
FILTER_IN_EN => CURRENT_OUTPUT[18].ENA
FILTER_IN_EN => CURRENT_OUTPUT[17].ENA
FILTER_IN_EN => CURRENT_OUTPUT[16].ENA
FILTER_IN_EN => CURRENT_OUTPUT[15].ENA
FILTER_IN_EN => CURRENT_OUTPUT[14].ENA
FILTER_IN_EN => CURRENT_OUTPUT[13].ENA
FILTER_IN_EN => CURRENT_OUTPUT[12].ENA
FILTER_IN_EN => CURRENT_OUTPUT[11].ENA
FILTER_IN_EN => CURRENT_OUTPUT[10].ENA
FILTER_IN_EN => CURRENT_OUTPUT[9].ENA
FILTER_IN_EN => CURRENT_OUTPUT[8].ENA
FILTER_IN_EN => CURRENT_OUTPUT[7].ENA
FILTER_IN_EN => CURRENT_OUTPUT[6].ENA
FILTER_IN_EN => CURRENT_OUTPUT[5].ENA
FILTER_IN_EN => CURRENT_OUTPUT[4].ENA
FILTER_IN_EN => CURRENT_OUTPUT[3].ENA
FILTER_IN_EN => CURRENT_OUTPUT[2].ENA
FILTER_IN_EN => CURRENT_OUTPUT[1].ENA
FILTER_IN_EN => CURRENT_OUTPUT[0].ENA
FILTER_IN_EN => temp[29].ENA
FILTER_IN_EN => temp[28].ENA
FILTER_IN_EN => temp[27].ENA
FILTER_IN_EN => temp[26].ENA
FILTER_IN_EN => temp[25].ENA
FILTER_IN_EN => temp[24].ENA
FILTER_IN_EN => temp[23].ENA
FILTER_IN_EN => temp[22].ENA
FILTER_IN_EN => temp[21].ENA
FILTER_IN_EN => temp[20].ENA
FILTER_IN_EN => temp[19].ENA
FILTER_IN_EN => temp[18].ENA
FILTER_IN_EN => temp[17].ENA
FILTER_IN_EN => temp[16].ENA
FILTER_IN_EN => temp[15].ENA
FILTER_IN_EN => temp[14].ENA
FILTER_IN_EN => temp[13].ENA
FILTER_IN_EN => temp[12].ENA
FILTER_IN_EN => temp[11].ENA
FILTER_IN_EN => temp[10].ENA
FILTER_IN_EN => temp[9].ENA
FILTER_IN_EN => temp[8].ENA
FILTER_IN_EN => temp[7].ENA
FILTER_IN_EN => temp[6].ENA
FILTER_IN_EN => temp[5].ENA
FILTER_IN_EN => temp[4].ENA
FILTER_IN_EN => temp[3].ENA
FILTER_IN_EN => temp[2].ENA
FILTER_IN_EN => temp[1].ENA
FILTER_IN_EN => temp[0].ENA
FILTER_IN[0] => Mult0.IN25
FILTER_IN[0] => LAST_INPUT[0].DATAIN
FILTER_IN[1] => Mult0.IN24
FILTER_IN[1] => LAST_INPUT[1].DATAIN
FILTER_IN[2] => Mult0.IN23
FILTER_IN[2] => LAST_INPUT[2].DATAIN
FILTER_IN[3] => Mult0.IN22
FILTER_IN[3] => LAST_INPUT[3].DATAIN
FILTER_IN[4] => Mult0.IN21
FILTER_IN[4] => LAST_INPUT[4].DATAIN
FILTER_IN[5] => Mult0.IN20
FILTER_IN[5] => LAST_INPUT[5].DATAIN
FILTER_IN[6] => Mult0.IN19
FILTER_IN[6] => LAST_INPUT[6].DATAIN
FILTER_IN[7] => Mult0.IN18
FILTER_IN[7] => LAST_INPUT[7].DATAIN
FILTER_IN[8] => Mult0.IN17
FILTER_IN[8] => LAST_INPUT[8].DATAIN
FILTER_IN[9] => Mult0.IN16
FILTER_IN[9] => LAST_INPUT[9].DATAIN
FILTER_IN[10] => Mult0.IN15
FILTER_IN[10] => LAST_INPUT[10].DATAIN
FILTER_IN[11] => Mult0.IN14
FILTER_IN[11] => LAST_INPUT[11].DATAIN
FILTER_IN[12] => Mult0.IN13
FILTER_IN[12] => LAST_INPUT[12].DATAIN
FILTER_IN[13] => Mult0.IN12
FILTER_IN[13] => LAST_INPUT[13].DATAIN
FILTER_IN[14] => Mult0.IN11
FILTER_IN[14] => LAST_INPUT[14].DATAIN
FILTER_IN[15] => Mult0.IN10
FILTER_IN[15] => LAST_INPUT[15].DATAIN
FILTER_IN[16] => Mult0.IN9
FILTER_IN[16] => LAST_INPUT[16].DATAIN
FILTER_IN[17] => Mult0.IN8
FILTER_IN[17] => LAST_INPUT[17].DATAIN
FILTER_OUT_EN <= FILTER_OUT_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[0] <= CURRENT_OUTPUT[0].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[1] <= CURRENT_OUTPUT[1].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[2] <= CURRENT_OUTPUT[2].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[3] <= CURRENT_OUTPUT[3].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[4] <= CURRENT_OUTPUT[4].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[5] <= CURRENT_OUTPUT[5].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[6] <= CURRENT_OUTPUT[6].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[7] <= CURRENT_OUTPUT[7].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[8] <= CURRENT_OUTPUT[8].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[9] <= CURRENT_OUTPUT[9].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[10] <= CURRENT_OUTPUT[10].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[11] <= CURRENT_OUTPUT[11].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[12] <= CURRENT_OUTPUT[12].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[13] <= CURRENT_OUTPUT[13].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[14] <= CURRENT_OUTPUT[14].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[15] <= CURRENT_OUTPUT[15].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[16] <= CURRENT_OUTPUT[16].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[17] <= CURRENT_OUTPUT[17].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[18] <= CURRENT_OUTPUT[18].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[19] <= CURRENT_OUTPUT[19].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[20] <= CURRENT_OUTPUT[20].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[21] <= CURRENT_OUTPUT[21].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[22] <= CURRENT_OUTPUT[22].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[23] <= CURRENT_OUTPUT[23].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[24] <= CURRENT_OUTPUT[24].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[25] <= CURRENT_OUTPUT[25].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[26] <= CURRENT_OUTPUT[26].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[27] <= CURRENT_OUTPUT[27].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[28] <= CURRENT_OUTPUT[28].DB_MAX_OUTPUT_PORT_TYPE
FILTER_OUT[29] <= CURRENT_OUTPUT[29].DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|pll_sysclk:pll_sysclk_i1
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
locked <= altpll:altpll_component.locked


|adpll_top|pll_sysclk:pll_sysclk_i1|altpll:altpll_component
inclk[0] => pll_sysclk_altpll:auto_generated.inclk[0]
inclk[1] => pll_sysclk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_sysclk_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adpll_top|pll_sysclk:pll_sysclk_i1|altpll:altpll_component|pll_sysclk_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|adpll_top|sample_avg:sample_avg_i2
clk => average2:GEN_REG:0:REG0.clk
clk => average2:GEN_REG:1:REG0.clk
clk => average2:GEN_REG:2:REG0.clk
clk => average2:GEN_REG:3:REG0.clk
data_in_en => average2:GEN_REG:0:REG0.data_in_en
reset_n => average2:GEN_REG:0:REG0.reset_n
reset_n => average2:GEN_REG:1:REG0.reset_n
reset_n => average2:GEN_REG:2:REG0.reset_n
reset_n => average2:GEN_REG:3:REG0.reset_n
data_in[0] => average2:GEN_REG:0:REG0.data_in[0]
data_in[1] => average2:GEN_REG:0:REG0.data_in[1]
data_in[2] => average2:GEN_REG:0:REG0.data_in[2]
data_in[3] => average2:GEN_REG:0:REG0.data_in[3]
data_in[4] => average2:GEN_REG:0:REG0.data_in[4]
data_in[5] => average2:GEN_REG:0:REG0.data_in[5]
data_in[6] => average2:GEN_REG:0:REG0.data_in[6]
data_in[7] => average2:GEN_REG:0:REG0.data_in[7]
data_in[8] => average2:GEN_REG:0:REG0.data_in[8]
data_in[9] => average2:GEN_REG:0:REG0.data_in[9]
data_in[10] => average2:GEN_REG:0:REG0.data_in[10]
data_in[11] => average2:GEN_REG:0:REG0.data_in[11]
data_in[12] => average2:GEN_REG:0:REG0.data_in[12]
data_in[13] => average2:GEN_REG:0:REG0.data_in[13]
data_in[14] => average2:GEN_REG:0:REG0.data_in[14]
data_in[15] => average2:GEN_REG:0:REG0.data_in[15]
data_in[16] => average2:GEN_REG:0:REG0.data_in[16]
data_in[17] => average2:GEN_REG:0:REG0.data_in[17]
data_in[18] => average2:GEN_REG:0:REG0.data_in[18]
data_in[19] => average2:GEN_REG:0:REG0.data_in[19]
data_in[20] => average2:GEN_REG:0:REG0.data_in[20]
data_in[21] => average2:GEN_REG:0:REG0.data_in[21]
data_in[22] => average2:GEN_REG:0:REG0.data_in[22]
data_in[23] => average2:GEN_REG:0:REG0.data_in[23]
data_in[24] => average2:GEN_REG:0:REG0.data_in[24]
data_in[25] => average2:GEN_REG:0:REG0.data_in[25]
data_in[26] => average2:GEN_REG:0:REG0.data_in[26]
data_in[27] => average2:GEN_REG:0:REG0.data_in[27]
data_in[28] => average2:GEN_REG:0:REG0.data_in[28]
data_in[29] => average2:GEN_REG:0:REG0.data_in[29]
data_out[0] <= average2:GEN_REG:3:REG0.data_out[0]
data_out[1] <= average2:GEN_REG:3:REG0.data_out[1]
data_out[2] <= average2:GEN_REG:3:REG0.data_out[2]
data_out[3] <= average2:GEN_REG:3:REG0.data_out[3]
data_out[4] <= average2:GEN_REG:3:REG0.data_out[4]
data_out[5] <= average2:GEN_REG:3:REG0.data_out[5]
data_out[6] <= average2:GEN_REG:3:REG0.data_out[6]
data_out[7] <= average2:GEN_REG:3:REG0.data_out[7]
data_out[8] <= average2:GEN_REG:3:REG0.data_out[8]
data_out[9] <= average2:GEN_REG:3:REG0.data_out[9]
data_out[10] <= average2:GEN_REG:3:REG0.data_out[10]
data_out[11] <= average2:GEN_REG:3:REG0.data_out[11]
data_out[12] <= average2:GEN_REG:3:REG0.data_out[12]
data_out[13] <= average2:GEN_REG:3:REG0.data_out[13]
data_out[14] <= average2:GEN_REG:3:REG0.data_out[14]
data_out[15] <= average2:GEN_REG:3:REG0.data_out[15]
data_out[16] <= average2:GEN_REG:3:REG0.data_out[16]
data_out[17] <= average2:GEN_REG:3:REG0.data_out[17]
data_out[18] <= average2:GEN_REG:3:REG0.data_out[18]
data_out[19] <= average2:GEN_REG:3:REG0.data_out[19]
data_out[20] <= average2:GEN_REG:3:REG0.data_out[20]
data_out[21] <= average2:GEN_REG:3:REG0.data_out[21]
data_out[22] <= average2:GEN_REG:3:REG0.data_out[22]
data_out[23] <= average2:GEN_REG:3:REG0.data_out[23]
data_out[24] <= average2:GEN_REG:3:REG0.data_out[24]
data_out[25] <= average2:GEN_REG:3:REG0.data_out[25]
data_out[26] <= average2:GEN_REG:3:REG0.data_out[26]
data_out[27] <= average2:GEN_REG:3:REG0.data_out[27]
data_out[28] <= average2:GEN_REG:3:REG0.data_out[28]
data_out[29] <= average2:GEN_REG:3:REG0.data_out[29]
ce <= average2:GEN_REG:3:REG0.ce


|adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:0:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => sample[18].CLK
clk => sample[19].CLK
clk => sample[20].CLK
clk => sample[21].CLK
clk => sample[22].CLK
clk => sample[23].CLK
clk => sample[24].CLK
clk => sample[25].CLK
clk => sample[26].CLK
clk => sample[27].CLK
clk => sample[28].CLK
clk => sample[29].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[29].ENA
data_in_en => sample[28].ENA
data_in_en => sample[27].ENA
data_in_en => sample[26].ENA
data_in_en => sample[25].ENA
data_in_en => sample[24].ENA
data_in_en => sample[23].ENA
data_in_en => sample[22].ENA
data_in_en => sample[21].ENA
data_in_en => sample[20].ENA
data_in_en => sample[19].ENA
data_in_en => sample[18].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[29].ENA
data_in_en => temp[28].ENA
data_in_en => temp[27].ENA
data_in_en => temp[26].ENA
data_in_en => temp[25].ENA
data_in_en => temp[24].ENA
data_in_en => temp[23].ENA
data_in_en => temp[22].ENA
data_in_en => temp[21].ENA
data_in_en => temp[20].ENA
data_in_en => temp[19].ENA
data_in_en => temp[18].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => temp[18].ACLR
reset_n => temp[19].ACLR
reset_n => temp[20].ACLR
reset_n => temp[21].ACLR
reset_n => temp[22].ACLR
reset_n => temp[23].ACLR
reset_n => temp[24].ACLR
reset_n => temp[25].ACLR
reset_n => temp[26].ACLR
reset_n => temp[27].ACLR
reset_n => temp[28].ACLR
reset_n => temp[29].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => sample[18].ACLR
reset_n => sample[19].ACLR
reset_n => sample[20].ACLR
reset_n => sample[21].ACLR
reset_n => sample[22].ACLR
reset_n => sample[23].ACLR
reset_n => sample[24].ACLR
reset_n => sample[25].ACLR
reset_n => sample[26].ACLR
reset_n => sample[27].ACLR
reset_n => sample[28].ACLR
reset_n => sample[29].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN32
data_in[0] => Mux31.IN0
data_in[1] => Add1.IN31
data_in[1] => Mux30.IN0
data_in[2] => Add1.IN30
data_in[2] => Mux29.IN0
data_in[3] => Add1.IN29
data_in[3] => Mux28.IN0
data_in[4] => Add1.IN28
data_in[4] => Mux27.IN0
data_in[5] => Add1.IN27
data_in[5] => Mux26.IN0
data_in[6] => Add1.IN26
data_in[6] => Mux25.IN0
data_in[7] => Add1.IN25
data_in[7] => Mux24.IN0
data_in[8] => Add1.IN24
data_in[8] => Mux23.IN0
data_in[9] => Add1.IN23
data_in[9] => Mux22.IN0
data_in[10] => Add1.IN22
data_in[10] => Mux21.IN0
data_in[11] => Add1.IN21
data_in[11] => Mux20.IN0
data_in[12] => Add1.IN20
data_in[12] => Mux19.IN0
data_in[13] => Add1.IN19
data_in[13] => Mux18.IN0
data_in[14] => Add1.IN18
data_in[14] => Mux17.IN0
data_in[15] => Add1.IN17
data_in[15] => Mux16.IN0
data_in[16] => Add1.IN16
data_in[16] => Mux15.IN0
data_in[17] => Add1.IN15
data_in[17] => Mux14.IN0
data_in[18] => Add1.IN14
data_in[18] => Mux13.IN0
data_in[19] => Add1.IN13
data_in[19] => Mux12.IN0
data_in[20] => Add1.IN12
data_in[20] => Mux11.IN0
data_in[21] => Add1.IN11
data_in[21] => Mux10.IN0
data_in[22] => Add1.IN10
data_in[22] => Mux9.IN0
data_in[23] => Add1.IN9
data_in[23] => Mux8.IN0
data_in[24] => Add1.IN8
data_in[24] => Mux7.IN0
data_in[25] => Add1.IN7
data_in[25] => Mux6.IN0
data_in[26] => Add1.IN6
data_in[26] => Mux5.IN0
data_in[27] => Add1.IN5
data_in[27] => Mux4.IN0
data_in[28] => Add1.IN4
data_in[28] => Mux3.IN0
data_in[29] => Add1.IN1
data_in[29] => Add1.IN2
data_in[29] => Add1.IN3
data_in[29] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= temp[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= temp[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= temp[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= temp[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= temp[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= temp[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= temp[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= temp[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= temp[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= temp[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= temp[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= temp[29].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:1:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => sample[18].CLK
clk => sample[19].CLK
clk => sample[20].CLK
clk => sample[21].CLK
clk => sample[22].CLK
clk => sample[23].CLK
clk => sample[24].CLK
clk => sample[25].CLK
clk => sample[26].CLK
clk => sample[27].CLK
clk => sample[28].CLK
clk => sample[29].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[29].ENA
data_in_en => sample[28].ENA
data_in_en => sample[27].ENA
data_in_en => sample[26].ENA
data_in_en => sample[25].ENA
data_in_en => sample[24].ENA
data_in_en => sample[23].ENA
data_in_en => sample[22].ENA
data_in_en => sample[21].ENA
data_in_en => sample[20].ENA
data_in_en => sample[19].ENA
data_in_en => sample[18].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[29].ENA
data_in_en => temp[28].ENA
data_in_en => temp[27].ENA
data_in_en => temp[26].ENA
data_in_en => temp[25].ENA
data_in_en => temp[24].ENA
data_in_en => temp[23].ENA
data_in_en => temp[22].ENA
data_in_en => temp[21].ENA
data_in_en => temp[20].ENA
data_in_en => temp[19].ENA
data_in_en => temp[18].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => temp[18].ACLR
reset_n => temp[19].ACLR
reset_n => temp[20].ACLR
reset_n => temp[21].ACLR
reset_n => temp[22].ACLR
reset_n => temp[23].ACLR
reset_n => temp[24].ACLR
reset_n => temp[25].ACLR
reset_n => temp[26].ACLR
reset_n => temp[27].ACLR
reset_n => temp[28].ACLR
reset_n => temp[29].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => sample[18].ACLR
reset_n => sample[19].ACLR
reset_n => sample[20].ACLR
reset_n => sample[21].ACLR
reset_n => sample[22].ACLR
reset_n => sample[23].ACLR
reset_n => sample[24].ACLR
reset_n => sample[25].ACLR
reset_n => sample[26].ACLR
reset_n => sample[27].ACLR
reset_n => sample[28].ACLR
reset_n => sample[29].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN32
data_in[0] => Mux31.IN0
data_in[1] => Add1.IN31
data_in[1] => Mux30.IN0
data_in[2] => Add1.IN30
data_in[2] => Mux29.IN0
data_in[3] => Add1.IN29
data_in[3] => Mux28.IN0
data_in[4] => Add1.IN28
data_in[4] => Mux27.IN0
data_in[5] => Add1.IN27
data_in[5] => Mux26.IN0
data_in[6] => Add1.IN26
data_in[6] => Mux25.IN0
data_in[7] => Add1.IN25
data_in[7] => Mux24.IN0
data_in[8] => Add1.IN24
data_in[8] => Mux23.IN0
data_in[9] => Add1.IN23
data_in[9] => Mux22.IN0
data_in[10] => Add1.IN22
data_in[10] => Mux21.IN0
data_in[11] => Add1.IN21
data_in[11] => Mux20.IN0
data_in[12] => Add1.IN20
data_in[12] => Mux19.IN0
data_in[13] => Add1.IN19
data_in[13] => Mux18.IN0
data_in[14] => Add1.IN18
data_in[14] => Mux17.IN0
data_in[15] => Add1.IN17
data_in[15] => Mux16.IN0
data_in[16] => Add1.IN16
data_in[16] => Mux15.IN0
data_in[17] => Add1.IN15
data_in[17] => Mux14.IN0
data_in[18] => Add1.IN14
data_in[18] => Mux13.IN0
data_in[19] => Add1.IN13
data_in[19] => Mux12.IN0
data_in[20] => Add1.IN12
data_in[20] => Mux11.IN0
data_in[21] => Add1.IN11
data_in[21] => Mux10.IN0
data_in[22] => Add1.IN10
data_in[22] => Mux9.IN0
data_in[23] => Add1.IN9
data_in[23] => Mux8.IN0
data_in[24] => Add1.IN8
data_in[24] => Mux7.IN0
data_in[25] => Add1.IN7
data_in[25] => Mux6.IN0
data_in[26] => Add1.IN6
data_in[26] => Mux5.IN0
data_in[27] => Add1.IN5
data_in[27] => Mux4.IN0
data_in[28] => Add1.IN4
data_in[28] => Mux3.IN0
data_in[29] => Add1.IN1
data_in[29] => Add1.IN2
data_in[29] => Add1.IN3
data_in[29] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= temp[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= temp[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= temp[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= temp[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= temp[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= temp[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= temp[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= temp[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= temp[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= temp[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= temp[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= temp[29].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:2:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => sample[18].CLK
clk => sample[19].CLK
clk => sample[20].CLK
clk => sample[21].CLK
clk => sample[22].CLK
clk => sample[23].CLK
clk => sample[24].CLK
clk => sample[25].CLK
clk => sample[26].CLK
clk => sample[27].CLK
clk => sample[28].CLK
clk => sample[29].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[29].ENA
data_in_en => sample[28].ENA
data_in_en => sample[27].ENA
data_in_en => sample[26].ENA
data_in_en => sample[25].ENA
data_in_en => sample[24].ENA
data_in_en => sample[23].ENA
data_in_en => sample[22].ENA
data_in_en => sample[21].ENA
data_in_en => sample[20].ENA
data_in_en => sample[19].ENA
data_in_en => sample[18].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[29].ENA
data_in_en => temp[28].ENA
data_in_en => temp[27].ENA
data_in_en => temp[26].ENA
data_in_en => temp[25].ENA
data_in_en => temp[24].ENA
data_in_en => temp[23].ENA
data_in_en => temp[22].ENA
data_in_en => temp[21].ENA
data_in_en => temp[20].ENA
data_in_en => temp[19].ENA
data_in_en => temp[18].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => temp[18].ACLR
reset_n => temp[19].ACLR
reset_n => temp[20].ACLR
reset_n => temp[21].ACLR
reset_n => temp[22].ACLR
reset_n => temp[23].ACLR
reset_n => temp[24].ACLR
reset_n => temp[25].ACLR
reset_n => temp[26].ACLR
reset_n => temp[27].ACLR
reset_n => temp[28].ACLR
reset_n => temp[29].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => sample[18].ACLR
reset_n => sample[19].ACLR
reset_n => sample[20].ACLR
reset_n => sample[21].ACLR
reset_n => sample[22].ACLR
reset_n => sample[23].ACLR
reset_n => sample[24].ACLR
reset_n => sample[25].ACLR
reset_n => sample[26].ACLR
reset_n => sample[27].ACLR
reset_n => sample[28].ACLR
reset_n => sample[29].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN32
data_in[0] => Mux31.IN0
data_in[1] => Add1.IN31
data_in[1] => Mux30.IN0
data_in[2] => Add1.IN30
data_in[2] => Mux29.IN0
data_in[3] => Add1.IN29
data_in[3] => Mux28.IN0
data_in[4] => Add1.IN28
data_in[4] => Mux27.IN0
data_in[5] => Add1.IN27
data_in[5] => Mux26.IN0
data_in[6] => Add1.IN26
data_in[6] => Mux25.IN0
data_in[7] => Add1.IN25
data_in[7] => Mux24.IN0
data_in[8] => Add1.IN24
data_in[8] => Mux23.IN0
data_in[9] => Add1.IN23
data_in[9] => Mux22.IN0
data_in[10] => Add1.IN22
data_in[10] => Mux21.IN0
data_in[11] => Add1.IN21
data_in[11] => Mux20.IN0
data_in[12] => Add1.IN20
data_in[12] => Mux19.IN0
data_in[13] => Add1.IN19
data_in[13] => Mux18.IN0
data_in[14] => Add1.IN18
data_in[14] => Mux17.IN0
data_in[15] => Add1.IN17
data_in[15] => Mux16.IN0
data_in[16] => Add1.IN16
data_in[16] => Mux15.IN0
data_in[17] => Add1.IN15
data_in[17] => Mux14.IN0
data_in[18] => Add1.IN14
data_in[18] => Mux13.IN0
data_in[19] => Add1.IN13
data_in[19] => Mux12.IN0
data_in[20] => Add1.IN12
data_in[20] => Mux11.IN0
data_in[21] => Add1.IN11
data_in[21] => Mux10.IN0
data_in[22] => Add1.IN10
data_in[22] => Mux9.IN0
data_in[23] => Add1.IN9
data_in[23] => Mux8.IN0
data_in[24] => Add1.IN8
data_in[24] => Mux7.IN0
data_in[25] => Add1.IN7
data_in[25] => Mux6.IN0
data_in[26] => Add1.IN6
data_in[26] => Mux5.IN0
data_in[27] => Add1.IN5
data_in[27] => Mux4.IN0
data_in[28] => Add1.IN4
data_in[28] => Mux3.IN0
data_in[29] => Add1.IN1
data_in[29] => Add1.IN2
data_in[29] => Add1.IN3
data_in[29] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= temp[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= temp[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= temp[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= temp[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= temp[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= temp[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= temp[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= temp[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= temp[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= temp[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= temp[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= temp[29].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:3:REG0
clk => ce~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => sample[4].CLK
clk => sample[5].CLK
clk => sample[6].CLK
clk => sample[7].CLK
clk => sample[8].CLK
clk => sample[9].CLK
clk => sample[10].CLK
clk => sample[11].CLK
clk => sample[12].CLK
clk => sample[13].CLK
clk => sample[14].CLK
clk => sample[15].CLK
clk => sample[16].CLK
clk => sample[17].CLK
clk => sample[18].CLK
clk => sample[19].CLK
clk => sample[20].CLK
clk => sample[21].CLK
clk => sample[22].CLK
clk => sample[23].CLK
clk => sample[24].CLK
clk => sample[25].CLK
clk => sample[26].CLK
clk => sample[27].CLK
clk => sample[28].CLK
clk => sample[29].CLK
clk => counter[0].CLK
clk => counter[1].CLK
data_in_en => ce.OUTPUTSELECT
data_in_en => counter[1].ENA
data_in_en => counter[0].ENA
data_in_en => sample[29].ENA
data_in_en => sample[28].ENA
data_in_en => sample[27].ENA
data_in_en => sample[26].ENA
data_in_en => sample[25].ENA
data_in_en => sample[24].ENA
data_in_en => sample[23].ENA
data_in_en => sample[22].ENA
data_in_en => sample[21].ENA
data_in_en => sample[20].ENA
data_in_en => sample[19].ENA
data_in_en => sample[18].ENA
data_in_en => sample[17].ENA
data_in_en => sample[16].ENA
data_in_en => sample[15].ENA
data_in_en => sample[14].ENA
data_in_en => sample[13].ENA
data_in_en => sample[12].ENA
data_in_en => sample[11].ENA
data_in_en => sample[10].ENA
data_in_en => sample[9].ENA
data_in_en => sample[8].ENA
data_in_en => sample[7].ENA
data_in_en => sample[6].ENA
data_in_en => sample[5].ENA
data_in_en => sample[4].ENA
data_in_en => sample[3].ENA
data_in_en => sample[2].ENA
data_in_en => sample[1].ENA
data_in_en => sample[0].ENA
data_in_en => temp[29].ENA
data_in_en => temp[28].ENA
data_in_en => temp[27].ENA
data_in_en => temp[26].ENA
data_in_en => temp[25].ENA
data_in_en => temp[24].ENA
data_in_en => temp[23].ENA
data_in_en => temp[22].ENA
data_in_en => temp[21].ENA
data_in_en => temp[20].ENA
data_in_en => temp[19].ENA
data_in_en => temp[18].ENA
data_in_en => temp[17].ENA
data_in_en => temp[16].ENA
data_in_en => temp[15].ENA
data_in_en => temp[14].ENA
data_in_en => temp[13].ENA
data_in_en => temp[12].ENA
data_in_en => temp[11].ENA
data_in_en => temp[10].ENA
data_in_en => temp[9].ENA
data_in_en => temp[8].ENA
data_in_en => temp[7].ENA
data_in_en => temp[6].ENA
data_in_en => temp[5].ENA
data_in_en => temp[4].ENA
data_in_en => temp[3].ENA
data_in_en => temp[2].ENA
data_in_en => temp[1].ENA
data_in_en => temp[0].ENA
reset_n => ce~reg0.ACLR
reset_n => temp[0].ACLR
reset_n => temp[1].ACLR
reset_n => temp[2].ACLR
reset_n => temp[3].ACLR
reset_n => temp[4].ACLR
reset_n => temp[5].ACLR
reset_n => temp[6].ACLR
reset_n => temp[7].ACLR
reset_n => temp[8].ACLR
reset_n => temp[9].ACLR
reset_n => temp[10].ACLR
reset_n => temp[11].ACLR
reset_n => temp[12].ACLR
reset_n => temp[13].ACLR
reset_n => temp[14].ACLR
reset_n => temp[15].ACLR
reset_n => temp[16].ACLR
reset_n => temp[17].ACLR
reset_n => temp[18].ACLR
reset_n => temp[19].ACLR
reset_n => temp[20].ACLR
reset_n => temp[21].ACLR
reset_n => temp[22].ACLR
reset_n => temp[23].ACLR
reset_n => temp[24].ACLR
reset_n => temp[25].ACLR
reset_n => temp[26].ACLR
reset_n => temp[27].ACLR
reset_n => temp[28].ACLR
reset_n => temp[29].ACLR
reset_n => sample[0].ACLR
reset_n => sample[1].ACLR
reset_n => sample[2].ACLR
reset_n => sample[3].ACLR
reset_n => sample[4].ACLR
reset_n => sample[5].ACLR
reset_n => sample[6].ACLR
reset_n => sample[7].ACLR
reset_n => sample[8].ACLR
reset_n => sample[9].ACLR
reset_n => sample[10].ACLR
reset_n => sample[11].ACLR
reset_n => sample[12].ACLR
reset_n => sample[13].ACLR
reset_n => sample[14].ACLR
reset_n => sample[15].ACLR
reset_n => sample[16].ACLR
reset_n => sample[17].ACLR
reset_n => sample[18].ACLR
reset_n => sample[19].ACLR
reset_n => sample[20].ACLR
reset_n => sample[21].ACLR
reset_n => sample[22].ACLR
reset_n => sample[23].ACLR
reset_n => sample[24].ACLR
reset_n => sample[25].ACLR
reset_n => sample[26].ACLR
reset_n => sample[27].ACLR
reset_n => sample[28].ACLR
reset_n => sample[29].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
data_in[0] => Add1.IN32
data_in[0] => Mux31.IN0
data_in[1] => Add1.IN31
data_in[1] => Mux30.IN0
data_in[2] => Add1.IN30
data_in[2] => Mux29.IN0
data_in[3] => Add1.IN29
data_in[3] => Mux28.IN0
data_in[4] => Add1.IN28
data_in[4] => Mux27.IN0
data_in[5] => Add1.IN27
data_in[5] => Mux26.IN0
data_in[6] => Add1.IN26
data_in[6] => Mux25.IN0
data_in[7] => Add1.IN25
data_in[7] => Mux24.IN0
data_in[8] => Add1.IN24
data_in[8] => Mux23.IN0
data_in[9] => Add1.IN23
data_in[9] => Mux22.IN0
data_in[10] => Add1.IN22
data_in[10] => Mux21.IN0
data_in[11] => Add1.IN21
data_in[11] => Mux20.IN0
data_in[12] => Add1.IN20
data_in[12] => Mux19.IN0
data_in[13] => Add1.IN19
data_in[13] => Mux18.IN0
data_in[14] => Add1.IN18
data_in[14] => Mux17.IN0
data_in[15] => Add1.IN17
data_in[15] => Mux16.IN0
data_in[16] => Add1.IN16
data_in[16] => Mux15.IN0
data_in[17] => Add1.IN15
data_in[17] => Mux14.IN0
data_in[18] => Add1.IN14
data_in[18] => Mux13.IN0
data_in[19] => Add1.IN13
data_in[19] => Mux12.IN0
data_in[20] => Add1.IN12
data_in[20] => Mux11.IN0
data_in[21] => Add1.IN11
data_in[21] => Mux10.IN0
data_in[22] => Add1.IN10
data_in[22] => Mux9.IN0
data_in[23] => Add1.IN9
data_in[23] => Mux8.IN0
data_in[24] => Add1.IN8
data_in[24] => Mux7.IN0
data_in[25] => Add1.IN7
data_in[25] => Mux6.IN0
data_in[26] => Add1.IN6
data_in[26] => Mux5.IN0
data_in[27] => Add1.IN5
data_in[27] => Mux4.IN0
data_in[28] => Add1.IN4
data_in[28] => Mux3.IN0
data_in[29] => Add1.IN1
data_in[29] => Add1.IN2
data_in[29] => Add1.IN3
data_in[29] => Mux2.IN0
data_out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= temp[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= temp[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= temp[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= temp[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= temp[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= temp[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= temp[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= temp[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= temp[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= temp[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= temp[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= temp[29].DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1
CLOCK_50 => Audio_Controller:Audio_Controller_i1.CLOCK_50
CLOCK_50 => audio_right[0]~reg0.CLK
CLOCK_50 => audio_right[1]~reg0.CLK
CLOCK_50 => audio_right[2]~reg0.CLK
CLOCK_50 => audio_right[3]~reg0.CLK
CLOCK_50 => audio_right[4]~reg0.CLK
CLOCK_50 => audio_right[5]~reg0.CLK
CLOCK_50 => audio_right[6]~reg0.CLK
CLOCK_50 => audio_right[7]~reg0.CLK
CLOCK_50 => audio_right[8]~reg0.CLK
CLOCK_50 => audio_right[9]~reg0.CLK
CLOCK_50 => audio_right[10]~reg0.CLK
CLOCK_50 => audio_right[11]~reg0.CLK
CLOCK_50 => audio_right[12]~reg0.CLK
CLOCK_50 => audio_right[13]~reg0.CLK
CLOCK_50 => audio_right[14]~reg0.CLK
CLOCK_50 => audio_right[15]~reg0.CLK
CLOCK_50 => audio_right_en~reg0.CLK
CLOCK_50 => audio_left[0]~reg0.CLK
CLOCK_50 => audio_left[1]~reg0.CLK
CLOCK_50 => audio_left[2]~reg0.CLK
CLOCK_50 => audio_left[3]~reg0.CLK
CLOCK_50 => audio_left[4]~reg0.CLK
CLOCK_50 => audio_left[5]~reg0.CLK
CLOCK_50 => audio_left[6]~reg0.CLK
CLOCK_50 => audio_left[7]~reg0.CLK
CLOCK_50 => audio_left[8]~reg0.CLK
CLOCK_50 => audio_left[9]~reg0.CLK
CLOCK_50 => audio_left[10]~reg0.CLK
CLOCK_50 => audio_left[11]~reg0.CLK
CLOCK_50 => audio_left[12]~reg0.CLK
CLOCK_50 => audio_left[13]~reg0.CLK
CLOCK_50 => audio_left[14]~reg0.CLK
CLOCK_50 => audio_left[15]~reg0.CLK
CLOCK_50 => audio_left_en~reg0.CLK
CLOCK_50 => avconf:avconf_i1.CLOCK_50
CLOCK_50 => gen48khz:gen48khz_i1.clock
CLOCK_50 => fifo:fifo_left.clock
CLOCK_50 => fifo:fifo_right.clock
reset => Audio_Controller:Audio_Controller_i1.reset
reset => avconf:avconf_i1.reset
reset => gen48khz:gen48khz_i1.reset_n
AUD_BCLK <> Audio_Controller:Audio_Controller_i1.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller_i1.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller_i1.AUD_DACLRCK
I2C_SDAT <> avconf:avconf_i1.I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller_i1.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller_i1.AUD_DACDAT
I2C_SCLK <= avconf:avconf_i1.I2C_SCLK
right_channel_audio_in[0] => fifo:fifo_right.data[0]
right_channel_audio_in[1] => fifo:fifo_right.data[1]
right_channel_audio_in[2] => fifo:fifo_right.data[2]
right_channel_audio_in[3] => fifo:fifo_right.data[3]
right_channel_audio_in[4] => fifo:fifo_right.data[4]
right_channel_audio_in[5] => fifo:fifo_right.data[5]
right_channel_audio_in[6] => fifo:fifo_right.data[6]
right_channel_audio_in[7] => fifo:fifo_right.data[7]
right_channel_audio_in[8] => fifo:fifo_right.data[8]
right_channel_audio_in[9] => fifo:fifo_right.data[9]
right_channel_audio_in[10] => fifo:fifo_right.data[10]
right_channel_audio_in[11] => fifo:fifo_right.data[11]
right_channel_audio_in[12] => fifo:fifo_right.data[12]
right_channel_audio_in[13] => fifo:fifo_right.data[13]
right_channel_audio_in[14] => fifo:fifo_right.data[14]
right_channel_audio_in[15] => fifo:fifo_right.data[15]
right_channel_audio_in[16] => fifo:fifo_right.data[16]
right_channel_audio_in[17] => fifo:fifo_right.data[17]
right_channel_audio_in[18] => fifo:fifo_right.data[18]
right_channel_audio_in[19] => fifo:fifo_right.data[19]
right_channel_audio_in[20] => fifo:fifo_right.data[20]
right_channel_audio_in[21] => fifo:fifo_right.data[21]
right_channel_audio_in[22] => fifo:fifo_right.data[22]
right_channel_audio_in[23] => fifo:fifo_right.data[23]
right_channel_audio_in[24] => fifo:fifo_right.data[24]
right_channel_audio_in[25] => fifo:fifo_right.data[25]
right_channel_audio_in[26] => fifo:fifo_right.data[26]
right_channel_audio_in[27] => fifo:fifo_right.data[27]
right_channel_audio_in[28] => fifo:fifo_right.data[28]
right_channel_audio_in[29] => fifo:fifo_right.data[29]
right_channel_audio_in[30] => fifo:fifo_right.data[30]
right_channel_audio_in[31] => fifo:fifo_right.data[31]
left_channel_audio_in[0] => fifo:fifo_left.data[0]
left_channel_audio_in[1] => fifo:fifo_left.data[1]
left_channel_audio_in[2] => fifo:fifo_left.data[2]
left_channel_audio_in[3] => fifo:fifo_left.data[3]
left_channel_audio_in[4] => fifo:fifo_left.data[4]
left_channel_audio_in[5] => fifo:fifo_left.data[5]
left_channel_audio_in[6] => fifo:fifo_left.data[6]
left_channel_audio_in[7] => fifo:fifo_left.data[7]
left_channel_audio_in[8] => fifo:fifo_left.data[8]
left_channel_audio_in[9] => fifo:fifo_left.data[9]
left_channel_audio_in[10] => fifo:fifo_left.data[10]
left_channel_audio_in[11] => fifo:fifo_left.data[11]
left_channel_audio_in[12] => fifo:fifo_left.data[12]
left_channel_audio_in[13] => fifo:fifo_left.data[13]
left_channel_audio_in[14] => fifo:fifo_left.data[14]
left_channel_audio_in[15] => fifo:fifo_left.data[15]
left_channel_audio_in[16] => fifo:fifo_left.data[16]
left_channel_audio_in[17] => fifo:fifo_left.data[17]
left_channel_audio_in[18] => fifo:fifo_left.data[18]
left_channel_audio_in[19] => fifo:fifo_left.data[19]
left_channel_audio_in[20] => fifo:fifo_left.data[20]
left_channel_audio_in[21] => fifo:fifo_left.data[21]
left_channel_audio_in[22] => fifo:fifo_left.data[22]
left_channel_audio_in[23] => fifo:fifo_left.data[23]
left_channel_audio_in[24] => fifo:fifo_left.data[24]
left_channel_audio_in[25] => fifo:fifo_left.data[25]
left_channel_audio_in[26] => fifo:fifo_left.data[26]
left_channel_audio_in[27] => fifo:fifo_left.data[27]
left_channel_audio_in[28] => fifo:fifo_left.data[28]
left_channel_audio_in[29] => fifo:fifo_left.data[29]
left_channel_audio_in[30] => fifo:fifo_left.data[30]
left_channel_audio_in[31] => fifo:fifo_left.data[31]
audio_in_available => fifo:fifo_left.wrreq
audio_in_available => fifo:fifo_right.wrreq
audio_left[0] <= audio_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[1] <= audio_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[2] <= audio_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[3] <= audio_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[4] <= audio_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[5] <= audio_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[6] <= audio_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[7] <= audio_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[8] <= audio_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[9] <= audio_left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[10] <= audio_left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[11] <= audio_left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[12] <= audio_left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[13] <= audio_left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[14] <= audio_left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left[15] <= audio_left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_left_en <= audio_left_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[0] <= audio_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[1] <= audio_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[2] <= audio_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[3] <= audio_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[4] <= audio_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[5] <= audio_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[6] <= audio_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[7] <= audio_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[8] <= audio_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[9] <= audio_right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[10] <= audio_right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[11] <= audio_right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[12] <= audio_right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[13] <= audio_right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[14] <= audio_right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right[15] <= audio_right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_right_en <= audio_right_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|gen48khz:gen48khz_i1
clock => enable~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => enable~reg0.ENA
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component
data[0] => scfifo_bk31:auto_generated.data[0]
data[1] => scfifo_bk31:auto_generated.data[1]
data[2] => scfifo_bk31:auto_generated.data[2]
data[3] => scfifo_bk31:auto_generated.data[3]
data[4] => scfifo_bk31:auto_generated.data[4]
data[5] => scfifo_bk31:auto_generated.data[5]
data[6] => scfifo_bk31:auto_generated.data[6]
data[7] => scfifo_bk31:auto_generated.data[7]
data[8] => scfifo_bk31:auto_generated.data[8]
data[9] => scfifo_bk31:auto_generated.data[9]
data[10] => scfifo_bk31:auto_generated.data[10]
data[11] => scfifo_bk31:auto_generated.data[11]
data[12] => scfifo_bk31:auto_generated.data[12]
data[13] => scfifo_bk31:auto_generated.data[13]
data[14] => scfifo_bk31:auto_generated.data[14]
data[15] => scfifo_bk31:auto_generated.data[15]
data[16] => scfifo_bk31:auto_generated.data[16]
data[17] => scfifo_bk31:auto_generated.data[17]
data[18] => scfifo_bk31:auto_generated.data[18]
data[19] => scfifo_bk31:auto_generated.data[19]
data[20] => scfifo_bk31:auto_generated.data[20]
data[21] => scfifo_bk31:auto_generated.data[21]
data[22] => scfifo_bk31:auto_generated.data[22]
data[23] => scfifo_bk31:auto_generated.data[23]
data[24] => scfifo_bk31:auto_generated.data[24]
data[25] => scfifo_bk31:auto_generated.data[25]
data[26] => scfifo_bk31:auto_generated.data[26]
data[27] => scfifo_bk31:auto_generated.data[27]
data[28] => scfifo_bk31:auto_generated.data[28]
data[29] => scfifo_bk31:auto_generated.data[29]
data[30] => scfifo_bk31:auto_generated.data[30]
data[31] => scfifo_bk31:auto_generated.data[31]
q[0] <= scfifo_bk31:auto_generated.q[0]
q[1] <= scfifo_bk31:auto_generated.q[1]
q[2] <= scfifo_bk31:auto_generated.q[2]
q[3] <= scfifo_bk31:auto_generated.q[3]
q[4] <= scfifo_bk31:auto_generated.q[4]
q[5] <= scfifo_bk31:auto_generated.q[5]
q[6] <= scfifo_bk31:auto_generated.q[6]
q[7] <= scfifo_bk31:auto_generated.q[7]
q[8] <= scfifo_bk31:auto_generated.q[8]
q[9] <= scfifo_bk31:auto_generated.q[9]
q[10] <= scfifo_bk31:auto_generated.q[10]
q[11] <= scfifo_bk31:auto_generated.q[11]
q[12] <= scfifo_bk31:auto_generated.q[12]
q[13] <= scfifo_bk31:auto_generated.q[13]
q[14] <= scfifo_bk31:auto_generated.q[14]
q[15] <= scfifo_bk31:auto_generated.q[15]
q[16] <= scfifo_bk31:auto_generated.q[16]
q[17] <= scfifo_bk31:auto_generated.q[17]
q[18] <= scfifo_bk31:auto_generated.q[18]
q[19] <= scfifo_bk31:auto_generated.q[19]
q[20] <= scfifo_bk31:auto_generated.q[20]
q[21] <= scfifo_bk31:auto_generated.q[21]
q[22] <= scfifo_bk31:auto_generated.q[22]
q[23] <= scfifo_bk31:auto_generated.q[23]
q[24] <= scfifo_bk31:auto_generated.q[24]
q[25] <= scfifo_bk31:auto_generated.q[25]
q[26] <= scfifo_bk31:auto_generated.q[26]
q[27] <= scfifo_bk31:auto_generated.q[27]
q[28] <= scfifo_bk31:auto_generated.q[28]
q[29] <= scfifo_bk31:auto_generated.q[29]
q[30] <= scfifo_bk31:auto_generated.q[30]
q[31] <= scfifo_bk31:auto_generated.q[31]
wrreq => scfifo_bk31:auto_generated.wrreq
rdreq => scfifo_bk31:auto_generated.rdreq
clock => scfifo_bk31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bk31:auto_generated.empty
full <= scfifo_bk31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bk31:auto_generated.usedw[0]
usedw[1] <= scfifo_bk31:auto_generated.usedw[1]


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated
clock => a_dpfifo_iq31:dpfifo.clock
data[0] => a_dpfifo_iq31:dpfifo.data[0]
data[1] => a_dpfifo_iq31:dpfifo.data[1]
data[2] => a_dpfifo_iq31:dpfifo.data[2]
data[3] => a_dpfifo_iq31:dpfifo.data[3]
data[4] => a_dpfifo_iq31:dpfifo.data[4]
data[5] => a_dpfifo_iq31:dpfifo.data[5]
data[6] => a_dpfifo_iq31:dpfifo.data[6]
data[7] => a_dpfifo_iq31:dpfifo.data[7]
data[8] => a_dpfifo_iq31:dpfifo.data[8]
data[9] => a_dpfifo_iq31:dpfifo.data[9]
data[10] => a_dpfifo_iq31:dpfifo.data[10]
data[11] => a_dpfifo_iq31:dpfifo.data[11]
data[12] => a_dpfifo_iq31:dpfifo.data[12]
data[13] => a_dpfifo_iq31:dpfifo.data[13]
data[14] => a_dpfifo_iq31:dpfifo.data[14]
data[15] => a_dpfifo_iq31:dpfifo.data[15]
data[16] => a_dpfifo_iq31:dpfifo.data[16]
data[17] => a_dpfifo_iq31:dpfifo.data[17]
data[18] => a_dpfifo_iq31:dpfifo.data[18]
data[19] => a_dpfifo_iq31:dpfifo.data[19]
data[20] => a_dpfifo_iq31:dpfifo.data[20]
data[21] => a_dpfifo_iq31:dpfifo.data[21]
data[22] => a_dpfifo_iq31:dpfifo.data[22]
data[23] => a_dpfifo_iq31:dpfifo.data[23]
data[24] => a_dpfifo_iq31:dpfifo.data[24]
data[25] => a_dpfifo_iq31:dpfifo.data[25]
data[26] => a_dpfifo_iq31:dpfifo.data[26]
data[27] => a_dpfifo_iq31:dpfifo.data[27]
data[28] => a_dpfifo_iq31:dpfifo.data[28]
data[29] => a_dpfifo_iq31:dpfifo.data[29]
data[30] => a_dpfifo_iq31:dpfifo.data[30]
data[31] => a_dpfifo_iq31:dpfifo.data[31]
empty <= a_dpfifo_iq31:dpfifo.empty
full <= a_dpfifo_iq31:dpfifo.full
q[0] <= a_dpfifo_iq31:dpfifo.q[0]
q[1] <= a_dpfifo_iq31:dpfifo.q[1]
q[2] <= a_dpfifo_iq31:dpfifo.q[2]
q[3] <= a_dpfifo_iq31:dpfifo.q[3]
q[4] <= a_dpfifo_iq31:dpfifo.q[4]
q[5] <= a_dpfifo_iq31:dpfifo.q[5]
q[6] <= a_dpfifo_iq31:dpfifo.q[6]
q[7] <= a_dpfifo_iq31:dpfifo.q[7]
q[8] <= a_dpfifo_iq31:dpfifo.q[8]
q[9] <= a_dpfifo_iq31:dpfifo.q[9]
q[10] <= a_dpfifo_iq31:dpfifo.q[10]
q[11] <= a_dpfifo_iq31:dpfifo.q[11]
q[12] <= a_dpfifo_iq31:dpfifo.q[12]
q[13] <= a_dpfifo_iq31:dpfifo.q[13]
q[14] <= a_dpfifo_iq31:dpfifo.q[14]
q[15] <= a_dpfifo_iq31:dpfifo.q[15]
q[16] <= a_dpfifo_iq31:dpfifo.q[16]
q[17] <= a_dpfifo_iq31:dpfifo.q[17]
q[18] <= a_dpfifo_iq31:dpfifo.q[18]
q[19] <= a_dpfifo_iq31:dpfifo.q[19]
q[20] <= a_dpfifo_iq31:dpfifo.q[20]
q[21] <= a_dpfifo_iq31:dpfifo.q[21]
q[22] <= a_dpfifo_iq31:dpfifo.q[22]
q[23] <= a_dpfifo_iq31:dpfifo.q[23]
q[24] <= a_dpfifo_iq31:dpfifo.q[24]
q[25] <= a_dpfifo_iq31:dpfifo.q[25]
q[26] <= a_dpfifo_iq31:dpfifo.q[26]
q[27] <= a_dpfifo_iq31:dpfifo.q[27]
q[28] <= a_dpfifo_iq31:dpfifo.q[28]
q[29] <= a_dpfifo_iq31:dpfifo.q[29]
q[30] <= a_dpfifo_iq31:dpfifo.q[30]
q[31] <= a_dpfifo_iq31:dpfifo.q[31]
rdreq => a_dpfifo_iq31:dpfifo.rreq
usedw[0] <= a_dpfifo_iq31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_iq31:dpfifo.usedw[1]
wrreq => a_dpfifo_iq31:dpfifo.wreq


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo
clock => a_fefifo_h4f:fifo_state.clock
clock => altsyncram_ogm1:FIFOram.clock0
clock => altsyncram_ogm1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_count.clock
clock => cntr_tnb:wr_ptr.clock
data[0] => altsyncram_ogm1:FIFOram.data_a[0]
data[1] => altsyncram_ogm1:FIFOram.data_a[1]
data[2] => altsyncram_ogm1:FIFOram.data_a[2]
data[3] => altsyncram_ogm1:FIFOram.data_a[3]
data[4] => altsyncram_ogm1:FIFOram.data_a[4]
data[5] => altsyncram_ogm1:FIFOram.data_a[5]
data[6] => altsyncram_ogm1:FIFOram.data_a[6]
data[7] => altsyncram_ogm1:FIFOram.data_a[7]
data[8] => altsyncram_ogm1:FIFOram.data_a[8]
data[9] => altsyncram_ogm1:FIFOram.data_a[9]
data[10] => altsyncram_ogm1:FIFOram.data_a[10]
data[11] => altsyncram_ogm1:FIFOram.data_a[11]
data[12] => altsyncram_ogm1:FIFOram.data_a[12]
data[13] => altsyncram_ogm1:FIFOram.data_a[13]
data[14] => altsyncram_ogm1:FIFOram.data_a[14]
data[15] => altsyncram_ogm1:FIFOram.data_a[15]
data[16] => altsyncram_ogm1:FIFOram.data_a[16]
data[17] => altsyncram_ogm1:FIFOram.data_a[17]
data[18] => altsyncram_ogm1:FIFOram.data_a[18]
data[19] => altsyncram_ogm1:FIFOram.data_a[19]
data[20] => altsyncram_ogm1:FIFOram.data_a[20]
data[21] => altsyncram_ogm1:FIFOram.data_a[21]
data[22] => altsyncram_ogm1:FIFOram.data_a[22]
data[23] => altsyncram_ogm1:FIFOram.data_a[23]
data[24] => altsyncram_ogm1:FIFOram.data_a[24]
data[25] => altsyncram_ogm1:FIFOram.data_a[25]
data[26] => altsyncram_ogm1:FIFOram.data_a[26]
data[27] => altsyncram_ogm1:FIFOram.data_a[27]
data[28] => altsyncram_ogm1:FIFOram.data_a[28]
data[29] => altsyncram_ogm1:FIFOram.data_a[29]
data[30] => altsyncram_ogm1:FIFOram.data_a[30]
data[31] => altsyncram_ogm1:FIFOram.data_a[31]
empty <= a_fefifo_h4f:fifo_state.empty
full <= a_fefifo_h4f:fifo_state.full
q[0] <= altsyncram_ogm1:FIFOram.q_b[0]
q[1] <= altsyncram_ogm1:FIFOram.q_b[1]
q[2] <= altsyncram_ogm1:FIFOram.q_b[2]
q[3] <= altsyncram_ogm1:FIFOram.q_b[3]
q[4] <= altsyncram_ogm1:FIFOram.q_b[4]
q[5] <= altsyncram_ogm1:FIFOram.q_b[5]
q[6] <= altsyncram_ogm1:FIFOram.q_b[6]
q[7] <= altsyncram_ogm1:FIFOram.q_b[7]
q[8] <= altsyncram_ogm1:FIFOram.q_b[8]
q[9] <= altsyncram_ogm1:FIFOram.q_b[9]
q[10] <= altsyncram_ogm1:FIFOram.q_b[10]
q[11] <= altsyncram_ogm1:FIFOram.q_b[11]
q[12] <= altsyncram_ogm1:FIFOram.q_b[12]
q[13] <= altsyncram_ogm1:FIFOram.q_b[13]
q[14] <= altsyncram_ogm1:FIFOram.q_b[14]
q[15] <= altsyncram_ogm1:FIFOram.q_b[15]
q[16] <= altsyncram_ogm1:FIFOram.q_b[16]
q[17] <= altsyncram_ogm1:FIFOram.q_b[17]
q[18] <= altsyncram_ogm1:FIFOram.q_b[18]
q[19] <= altsyncram_ogm1:FIFOram.q_b[19]
q[20] <= altsyncram_ogm1:FIFOram.q_b[20]
q[21] <= altsyncram_ogm1:FIFOram.q_b[21]
q[22] <= altsyncram_ogm1:FIFOram.q_b[22]
q[23] <= altsyncram_ogm1:FIFOram.q_b[23]
q[24] <= altsyncram_ogm1:FIFOram.q_b[24]
q[25] <= altsyncram_ogm1:FIFOram.q_b[25]
q[26] <= altsyncram_ogm1:FIFOram.q_b[26]
q[27] <= altsyncram_ogm1:FIFOram.q_b[27]
q[28] <= altsyncram_ogm1:FIFOram.q_b[28]
q[29] <= altsyncram_ogm1:FIFOram.q_b[29]
q[30] <= altsyncram_ogm1:FIFOram.q_b[30]
q[31] <= altsyncram_ogm1:FIFOram.q_b[31]
rreq => a_fefifo_h4f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_h4f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_tnb:rd_ptr_count.sclr
sclr => cntr_tnb:wr_ptr.sclr
usedw[0] <= a_fefifo_h4f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_h4f:fifo_state.usedw_out[1]
wreq => a_fefifo_h4f:fifo_state.wreq
wreq => valid_wreq.IN0


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_9o7:count_usedw.aclr
clock => cntr_9o7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_9o7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:rd_ptr_count
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:wr_ptr
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component
data[0] => scfifo_bk31:auto_generated.data[0]
data[1] => scfifo_bk31:auto_generated.data[1]
data[2] => scfifo_bk31:auto_generated.data[2]
data[3] => scfifo_bk31:auto_generated.data[3]
data[4] => scfifo_bk31:auto_generated.data[4]
data[5] => scfifo_bk31:auto_generated.data[5]
data[6] => scfifo_bk31:auto_generated.data[6]
data[7] => scfifo_bk31:auto_generated.data[7]
data[8] => scfifo_bk31:auto_generated.data[8]
data[9] => scfifo_bk31:auto_generated.data[9]
data[10] => scfifo_bk31:auto_generated.data[10]
data[11] => scfifo_bk31:auto_generated.data[11]
data[12] => scfifo_bk31:auto_generated.data[12]
data[13] => scfifo_bk31:auto_generated.data[13]
data[14] => scfifo_bk31:auto_generated.data[14]
data[15] => scfifo_bk31:auto_generated.data[15]
data[16] => scfifo_bk31:auto_generated.data[16]
data[17] => scfifo_bk31:auto_generated.data[17]
data[18] => scfifo_bk31:auto_generated.data[18]
data[19] => scfifo_bk31:auto_generated.data[19]
data[20] => scfifo_bk31:auto_generated.data[20]
data[21] => scfifo_bk31:auto_generated.data[21]
data[22] => scfifo_bk31:auto_generated.data[22]
data[23] => scfifo_bk31:auto_generated.data[23]
data[24] => scfifo_bk31:auto_generated.data[24]
data[25] => scfifo_bk31:auto_generated.data[25]
data[26] => scfifo_bk31:auto_generated.data[26]
data[27] => scfifo_bk31:auto_generated.data[27]
data[28] => scfifo_bk31:auto_generated.data[28]
data[29] => scfifo_bk31:auto_generated.data[29]
data[30] => scfifo_bk31:auto_generated.data[30]
data[31] => scfifo_bk31:auto_generated.data[31]
q[0] <= scfifo_bk31:auto_generated.q[0]
q[1] <= scfifo_bk31:auto_generated.q[1]
q[2] <= scfifo_bk31:auto_generated.q[2]
q[3] <= scfifo_bk31:auto_generated.q[3]
q[4] <= scfifo_bk31:auto_generated.q[4]
q[5] <= scfifo_bk31:auto_generated.q[5]
q[6] <= scfifo_bk31:auto_generated.q[6]
q[7] <= scfifo_bk31:auto_generated.q[7]
q[8] <= scfifo_bk31:auto_generated.q[8]
q[9] <= scfifo_bk31:auto_generated.q[9]
q[10] <= scfifo_bk31:auto_generated.q[10]
q[11] <= scfifo_bk31:auto_generated.q[11]
q[12] <= scfifo_bk31:auto_generated.q[12]
q[13] <= scfifo_bk31:auto_generated.q[13]
q[14] <= scfifo_bk31:auto_generated.q[14]
q[15] <= scfifo_bk31:auto_generated.q[15]
q[16] <= scfifo_bk31:auto_generated.q[16]
q[17] <= scfifo_bk31:auto_generated.q[17]
q[18] <= scfifo_bk31:auto_generated.q[18]
q[19] <= scfifo_bk31:auto_generated.q[19]
q[20] <= scfifo_bk31:auto_generated.q[20]
q[21] <= scfifo_bk31:auto_generated.q[21]
q[22] <= scfifo_bk31:auto_generated.q[22]
q[23] <= scfifo_bk31:auto_generated.q[23]
q[24] <= scfifo_bk31:auto_generated.q[24]
q[25] <= scfifo_bk31:auto_generated.q[25]
q[26] <= scfifo_bk31:auto_generated.q[26]
q[27] <= scfifo_bk31:auto_generated.q[27]
q[28] <= scfifo_bk31:auto_generated.q[28]
q[29] <= scfifo_bk31:auto_generated.q[29]
q[30] <= scfifo_bk31:auto_generated.q[30]
q[31] <= scfifo_bk31:auto_generated.q[31]
wrreq => scfifo_bk31:auto_generated.wrreq
rdreq => scfifo_bk31:auto_generated.rdreq
clock => scfifo_bk31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bk31:auto_generated.empty
full <= scfifo_bk31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bk31:auto_generated.usedw[0]
usedw[1] <= scfifo_bk31:auto_generated.usedw[1]


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated
clock => a_dpfifo_iq31:dpfifo.clock
data[0] => a_dpfifo_iq31:dpfifo.data[0]
data[1] => a_dpfifo_iq31:dpfifo.data[1]
data[2] => a_dpfifo_iq31:dpfifo.data[2]
data[3] => a_dpfifo_iq31:dpfifo.data[3]
data[4] => a_dpfifo_iq31:dpfifo.data[4]
data[5] => a_dpfifo_iq31:dpfifo.data[5]
data[6] => a_dpfifo_iq31:dpfifo.data[6]
data[7] => a_dpfifo_iq31:dpfifo.data[7]
data[8] => a_dpfifo_iq31:dpfifo.data[8]
data[9] => a_dpfifo_iq31:dpfifo.data[9]
data[10] => a_dpfifo_iq31:dpfifo.data[10]
data[11] => a_dpfifo_iq31:dpfifo.data[11]
data[12] => a_dpfifo_iq31:dpfifo.data[12]
data[13] => a_dpfifo_iq31:dpfifo.data[13]
data[14] => a_dpfifo_iq31:dpfifo.data[14]
data[15] => a_dpfifo_iq31:dpfifo.data[15]
data[16] => a_dpfifo_iq31:dpfifo.data[16]
data[17] => a_dpfifo_iq31:dpfifo.data[17]
data[18] => a_dpfifo_iq31:dpfifo.data[18]
data[19] => a_dpfifo_iq31:dpfifo.data[19]
data[20] => a_dpfifo_iq31:dpfifo.data[20]
data[21] => a_dpfifo_iq31:dpfifo.data[21]
data[22] => a_dpfifo_iq31:dpfifo.data[22]
data[23] => a_dpfifo_iq31:dpfifo.data[23]
data[24] => a_dpfifo_iq31:dpfifo.data[24]
data[25] => a_dpfifo_iq31:dpfifo.data[25]
data[26] => a_dpfifo_iq31:dpfifo.data[26]
data[27] => a_dpfifo_iq31:dpfifo.data[27]
data[28] => a_dpfifo_iq31:dpfifo.data[28]
data[29] => a_dpfifo_iq31:dpfifo.data[29]
data[30] => a_dpfifo_iq31:dpfifo.data[30]
data[31] => a_dpfifo_iq31:dpfifo.data[31]
empty <= a_dpfifo_iq31:dpfifo.empty
full <= a_dpfifo_iq31:dpfifo.full
q[0] <= a_dpfifo_iq31:dpfifo.q[0]
q[1] <= a_dpfifo_iq31:dpfifo.q[1]
q[2] <= a_dpfifo_iq31:dpfifo.q[2]
q[3] <= a_dpfifo_iq31:dpfifo.q[3]
q[4] <= a_dpfifo_iq31:dpfifo.q[4]
q[5] <= a_dpfifo_iq31:dpfifo.q[5]
q[6] <= a_dpfifo_iq31:dpfifo.q[6]
q[7] <= a_dpfifo_iq31:dpfifo.q[7]
q[8] <= a_dpfifo_iq31:dpfifo.q[8]
q[9] <= a_dpfifo_iq31:dpfifo.q[9]
q[10] <= a_dpfifo_iq31:dpfifo.q[10]
q[11] <= a_dpfifo_iq31:dpfifo.q[11]
q[12] <= a_dpfifo_iq31:dpfifo.q[12]
q[13] <= a_dpfifo_iq31:dpfifo.q[13]
q[14] <= a_dpfifo_iq31:dpfifo.q[14]
q[15] <= a_dpfifo_iq31:dpfifo.q[15]
q[16] <= a_dpfifo_iq31:dpfifo.q[16]
q[17] <= a_dpfifo_iq31:dpfifo.q[17]
q[18] <= a_dpfifo_iq31:dpfifo.q[18]
q[19] <= a_dpfifo_iq31:dpfifo.q[19]
q[20] <= a_dpfifo_iq31:dpfifo.q[20]
q[21] <= a_dpfifo_iq31:dpfifo.q[21]
q[22] <= a_dpfifo_iq31:dpfifo.q[22]
q[23] <= a_dpfifo_iq31:dpfifo.q[23]
q[24] <= a_dpfifo_iq31:dpfifo.q[24]
q[25] <= a_dpfifo_iq31:dpfifo.q[25]
q[26] <= a_dpfifo_iq31:dpfifo.q[26]
q[27] <= a_dpfifo_iq31:dpfifo.q[27]
q[28] <= a_dpfifo_iq31:dpfifo.q[28]
q[29] <= a_dpfifo_iq31:dpfifo.q[29]
q[30] <= a_dpfifo_iq31:dpfifo.q[30]
q[31] <= a_dpfifo_iq31:dpfifo.q[31]
rdreq => a_dpfifo_iq31:dpfifo.rreq
usedw[0] <= a_dpfifo_iq31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_iq31:dpfifo.usedw[1]
wrreq => a_dpfifo_iq31:dpfifo.wreq


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo
clock => a_fefifo_h4f:fifo_state.clock
clock => altsyncram_ogm1:FIFOram.clock0
clock => altsyncram_ogm1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_count.clock
clock => cntr_tnb:wr_ptr.clock
data[0] => altsyncram_ogm1:FIFOram.data_a[0]
data[1] => altsyncram_ogm1:FIFOram.data_a[1]
data[2] => altsyncram_ogm1:FIFOram.data_a[2]
data[3] => altsyncram_ogm1:FIFOram.data_a[3]
data[4] => altsyncram_ogm1:FIFOram.data_a[4]
data[5] => altsyncram_ogm1:FIFOram.data_a[5]
data[6] => altsyncram_ogm1:FIFOram.data_a[6]
data[7] => altsyncram_ogm1:FIFOram.data_a[7]
data[8] => altsyncram_ogm1:FIFOram.data_a[8]
data[9] => altsyncram_ogm1:FIFOram.data_a[9]
data[10] => altsyncram_ogm1:FIFOram.data_a[10]
data[11] => altsyncram_ogm1:FIFOram.data_a[11]
data[12] => altsyncram_ogm1:FIFOram.data_a[12]
data[13] => altsyncram_ogm1:FIFOram.data_a[13]
data[14] => altsyncram_ogm1:FIFOram.data_a[14]
data[15] => altsyncram_ogm1:FIFOram.data_a[15]
data[16] => altsyncram_ogm1:FIFOram.data_a[16]
data[17] => altsyncram_ogm1:FIFOram.data_a[17]
data[18] => altsyncram_ogm1:FIFOram.data_a[18]
data[19] => altsyncram_ogm1:FIFOram.data_a[19]
data[20] => altsyncram_ogm1:FIFOram.data_a[20]
data[21] => altsyncram_ogm1:FIFOram.data_a[21]
data[22] => altsyncram_ogm1:FIFOram.data_a[22]
data[23] => altsyncram_ogm1:FIFOram.data_a[23]
data[24] => altsyncram_ogm1:FIFOram.data_a[24]
data[25] => altsyncram_ogm1:FIFOram.data_a[25]
data[26] => altsyncram_ogm1:FIFOram.data_a[26]
data[27] => altsyncram_ogm1:FIFOram.data_a[27]
data[28] => altsyncram_ogm1:FIFOram.data_a[28]
data[29] => altsyncram_ogm1:FIFOram.data_a[29]
data[30] => altsyncram_ogm1:FIFOram.data_a[30]
data[31] => altsyncram_ogm1:FIFOram.data_a[31]
empty <= a_fefifo_h4f:fifo_state.empty
full <= a_fefifo_h4f:fifo_state.full
q[0] <= altsyncram_ogm1:FIFOram.q_b[0]
q[1] <= altsyncram_ogm1:FIFOram.q_b[1]
q[2] <= altsyncram_ogm1:FIFOram.q_b[2]
q[3] <= altsyncram_ogm1:FIFOram.q_b[3]
q[4] <= altsyncram_ogm1:FIFOram.q_b[4]
q[5] <= altsyncram_ogm1:FIFOram.q_b[5]
q[6] <= altsyncram_ogm1:FIFOram.q_b[6]
q[7] <= altsyncram_ogm1:FIFOram.q_b[7]
q[8] <= altsyncram_ogm1:FIFOram.q_b[8]
q[9] <= altsyncram_ogm1:FIFOram.q_b[9]
q[10] <= altsyncram_ogm1:FIFOram.q_b[10]
q[11] <= altsyncram_ogm1:FIFOram.q_b[11]
q[12] <= altsyncram_ogm1:FIFOram.q_b[12]
q[13] <= altsyncram_ogm1:FIFOram.q_b[13]
q[14] <= altsyncram_ogm1:FIFOram.q_b[14]
q[15] <= altsyncram_ogm1:FIFOram.q_b[15]
q[16] <= altsyncram_ogm1:FIFOram.q_b[16]
q[17] <= altsyncram_ogm1:FIFOram.q_b[17]
q[18] <= altsyncram_ogm1:FIFOram.q_b[18]
q[19] <= altsyncram_ogm1:FIFOram.q_b[19]
q[20] <= altsyncram_ogm1:FIFOram.q_b[20]
q[21] <= altsyncram_ogm1:FIFOram.q_b[21]
q[22] <= altsyncram_ogm1:FIFOram.q_b[22]
q[23] <= altsyncram_ogm1:FIFOram.q_b[23]
q[24] <= altsyncram_ogm1:FIFOram.q_b[24]
q[25] <= altsyncram_ogm1:FIFOram.q_b[25]
q[26] <= altsyncram_ogm1:FIFOram.q_b[26]
q[27] <= altsyncram_ogm1:FIFOram.q_b[27]
q[28] <= altsyncram_ogm1:FIFOram.q_b[28]
q[29] <= altsyncram_ogm1:FIFOram.q_b[29]
q[30] <= altsyncram_ogm1:FIFOram.q_b[30]
q[31] <= altsyncram_ogm1:FIFOram.q_b[31]
rreq => a_fefifo_h4f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_h4f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_tnb:rd_ptr_count.sclr
sclr => cntr_tnb:wr_ptr.sclr
usedw[0] <= a_fefifo_h4f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_h4f:fifo_state.usedw_out[1]
wreq => a_fefifo_h4f:fifo_state.wreq
wreq => valid_wreq.IN0


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_9o7:count_usedw.aclr
clock => cntr_9o7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_9o7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:rd_ptr_count
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:wr_ptr
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adpll_top|pll_sma:pll_sma_i1
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|adpll_top|pll_sma:pll_sma_i1|altpll:altpll_component
inclk[0] => pll_sma_altpll:auto_generated.inclk[0]
inclk[1] => pll_sma_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_sma_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adpll_top|pll_sma:pll_sma_i1|altpll:altpll_component|pll_sma_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


