Flow report for bias_card
Thu Apr 12 14:51:04 2012
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Flow Summary                                                               ;
+---------------------------+------------------------------------------------+
; Flow Status               ; Analyzed - Thu Apr 12 14:51:04 2012            ;
; Quartus II 64-Bit Version ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name             ; bias_card                                      ;
; Top-level Entity Name     ; bias_card                                      ;
; Family                    ; Stratix                                        ;
; Device                    ; EP1S10F780C5                                   ;
; Timing Models             ; Final                                          ;
; Total logic elements      ; 7,353 / 10,570 ( 70 % )                        ;
; Total pins                ; 211 / 427 ( 49 % )                             ;
; Total virtual pins        ; 0                                              ;
; Total memory bits         ; 133,120 / 920,448 ( 14 % )                     ;
; DSP block 9-bit elements  ; 8 / 48 ( 17 % )                                ;
; Total PLLs                ; 1 / 6 ( 17 % )                                 ;
; Total DLLs                ; 0 / 2 ( 0 % )                                  ;
+---------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/12/2012 14:47:33 ;
; Main task         ; Compilation         ;
; Revision Name     ; bias_card           ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                         ;
+---------------------------------------------------+------------------------------------------------------+--------------------------------+-------------+----------------+
; Assignment Name                                   ; Value                                                ; Default Value                  ; Entity Name ; Section Id     ;
+---------------------------------------------------+------------------------------------------------------+--------------------------------+-------------+----------------+
; ADV_NETLIST_OPT_SYNTH_GATE_RETIME                 ; On                                                   ; Off                            ; --          ; --             ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP               ; On                                                   ; Off                            ; --          ; --             ;
; AUTO_ENABLE_SMART_COMPILE                         ; Off                                                  ; --                             ; --          ; --             ;
; AUTO_PACKED_REGISTERS                             ; Normal                                               ; Off                            ; --          ; --             ;
; AUTO_PACKED_REGISTERS_CYCLONE                     ; Normal                                               ; Auto                           ; --          ; --             ;
; AUTO_PACKED_REGISTERS_MAXII                       ; Normal                                               ; Auto                           ; --          ; --             ;
; AUTO_PACKED_REGISTERS_STRATIX                     ; Normal                                               ; Auto                           ; --          ; --             ;
; AUTO_PACKED_REGISTERS_STRATIXII                   ; Normal                                               ; Auto                           ; --          ; --             ;
; COMPILER_SIGNATURE_ID                             ; 167739110428.133426725301996                         ; --                             ; --          ; --             ;
; DO_COMBINED_ANALYSIS                              ; On                                                   ; Off                            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; On                                                   ; --                             ; --          ; eda_simulation ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION        ; On                                                   ; --                             ; --          ; eda_simulation ;
; EDA_MAP_ILLEGAL_CHARACTERS                        ; On                                                   ; --                             ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                            ; Vhdl                                                 ; --                             ; --          ; eda_simulation ;
; ENABLE_CLOCK_LATENCY                              ; On                                                   ; Off                            ; --          ; --             ;
; ENABLE_DRC_SETTINGS                               ; On                                                   ; Off                            ; --          ; --             ;
; ENABLE_RECOVERY_REMOVAL_ANALYSIS                  ; On                                                   ; Off                            ; --          ; --             ;
; ENABLE_SIGNALTAP                                  ; Off                                                  ; --                             ; --          ; --             ;
; IGNORE_LCELL_BUFFERS                              ; On                                                   ; Off                            ; --          ; --             ;
; MISC_FILE                                         ; C:/mce/cards/bias_card/bias_card/synth/bias_card.dpf ; --                             ; --          ; --             ;
; MUX_RESTRUCTURE                                   ; Off                                                  ; Auto                           ; --          ; --             ;
; OPTIMIZE_HOLD_TIMING                              ; All Paths                                            ; IO Paths and Minimum TPD Paths ; --          ; --             ;
; OPTIMIZE_MULTI_CORNER_TIMING                      ; On                                                   ; Off                            ; --          ; --             ;
; PARTITION_COLOR                                   ; 16764057                                             ; --                             ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; PLACEMENT_AND_ROUTING                                ; --                             ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                            ; SOURCE                                               ; --                             ; --          ; Top            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                                                   ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                                                   ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_EFFORT                         ; Extra                                                ; Normal                         ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                                                   ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                                   ; Off                            ; --          ; --             ;
; SAFE_STATE_MACHINE                                ; On                                                   ; Off                            ; --          ; --             ;
; STATE_MACHINE_PROCESSING                          ; One-Hot                                              ; Auto                           ; --          ; --             ;
; STRATIX_OPTIMIZATION_TECHNIQUE                    ; Speed                                                ; Balanced                       ; --          ; --             ;
; USE_SIGNALTAP_FILE                                ; bias_card.stp                                        ; --                             ; --          ; --             ;
+---------------------------------------------------+------------------------------------------------------+--------------------------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:46     ; 1.0                     ; 512 MB              ; 00:00:45                           ;
; Fitter                    ; 00:02:26     ; 1.5                     ; 702 MB              ; 00:02:38                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 407 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:04     ; 1.0                     ; 436 MB              ; 00:00:04                           ;
; Design Assistant          ; 00:00:06     ; 1.0                     ; 401 MB              ; 00:00:06                           ;
; Total                     ; 00:03:24     ; --                      ; --                  ; 00:03:35                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; Design Assistant          ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off bias_card -c bias_card
quartus_fit --read_settings_files=off --write_settings_files=off bias_card -c bias_card
quartus_asm --read_settings_files=off --write_settings_files=off bias_card -c bias_card
quartus_sta bias_card -c bias_card
quartus_drc --read_settings_files=off --write_settings_files=off bias_card -c bias_card



