$date
	Sat Apr 20 23:14:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 ! \regfile[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 " \regfile[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 # \regfile[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 $ \regfile[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 % \regfile[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 & \regfile[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 ' \regfile[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 ( \regfile[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 ) \regfile[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 * \regfile[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 + \regfile[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 , \regfile[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 - \regfile[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 . \regfile[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 / \regfile[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 0 \regfile[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 1 \regfile[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 2 \regfile[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 3 \regfile[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 4 \regfile[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 5 \regfile[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 6 \regfile[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 7 \regfile[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 8 \regfile[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 9 \regfile[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 : \regfile[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 ; \regfile[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 < \regfile[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 = \regfile[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 > \regfile[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 ? \regfile[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$scope module dut $end
$scope module rf $end
$var reg 32 @ \regfile[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module calculadora_tb $end
$var wire 32 A data [31:0] $end
$var parameter 32 B W $end
$var reg 1 C clock $end
$var reg 1 D opera $end
$var reg 5 E read [4:0] $end
$var reg 1 F reset $end
$scope module dut $end
$var wire 1 C clock $end
$var wire 32 G data [31:0] $end
$var wire 1 D opera $end
$var wire 5 H read [4:0] $end
$var wire 1 F reset $end
$var wire 32 I romOut [31:0] $end
$var wire 5 J regRead1Mux [4:0] $end
$var wire 32 K regOut2 [31:0] $end
$var wire 32 L regOut1 [31:0] $end
$var wire 32 M AluOut [31:0] $end
$var wire 32 N AluBMUX [31:0] $end
$var parameter 4 O AandB $end
$var parameter 4 P AlessthanB $end
$var parameter 4 Q AminusB $end
$var parameter 4 R AnorB $end
$var parameter 4 S AorB $end
$var parameter 4 T AplusB $end
$var parameter 32 U W $end
$var reg 4 V AluCtl [3:0] $end
$var reg 4 W romAddr [3:0] $end
$var reg 1 X romOE $end
$scope module alu $end
$var wire 4 Y ALUctl [3:0] $end
$var wire 32 Z ALUout [31:0] $end
$var wire 32 [ B [31:0] $end
$var wire 1 \ Zero $end
$var wire 1 ] Overflow $end
$var wire 32 ^ A [31:0] $end
$var parameter 32 _ W $end
$var reg 32 ` outreg [31:0] $end
$upscope $end
$scope module rf $end
$var wire 32 a Data1 [31:0] $end
$var wire 32 b Data2 [31:0] $end
$var wire 5 c Read1 [4:0] $end
$var wire 5 d Read2 [4:0] $end
$var wire 1 D RegWrite $end
$var wire 32 e WriteData [31:0] $end
$var wire 5 f WriteReg [4:0] $end
$var wire 1 C clock $end
$var parameter 32 g W $end
$var integer 32 h i [31:0] $end
$upscope $end
$scope module rom $end
$var wire 4 i address [3:0] $end
$var wire 1 X oe $end
$var wire 32 j data [31:0] $end
$var parameter 32 k L $end
$var parameter 32 l W $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 l
b10000 k
b100000 g
b100000 _
b100000 U
b10 T
b1 S
b1100 R
b110 Q
b111 P
b0 O
b100000 B
$end
#0
$dumpvars
b100000000000000010011 j
b0 i
b100000 h
b0 f
b1 e
b1 d
b0 c
bx b
b0 a
b1 `
b0 ^
0]
0\
b1 [
b1 Z
b10 Y
1X
b0 W
b10 V
b1 N
b1 M
b0 L
bx K
b0 J
b100000000000000010011 I
b0 H
b0 G
1F
b0 E
0D
0C
b0 A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
b0 !
$end
#1
0F
1C
#2
0C
#3
1C
#4
1D
0C
#5
b1 f
b100000000000010010011 I
b100000000000010010011 j
b1 W
b1 i
1C
#6
0D
0C
#7
1D
1C
#8
0C
#9
b10 M
b10 Z
b10 e
b10 `
b100001000000010110011 I
b100001000000010110011 j
b1 A
b1 G
b1 L
b1 ^
b1 a
b1 J
b1 c
b10 W
b10 i
b1 E
b1 H
0D
b1 "
b1 K
b1 b
1C
#10
1D
0C
#11
b10 f
b0 d
b1000000100110011 I
b1000000100110011 j
b11 W
b11 i
b10 M
b10 Z
b10 e
b10 `
b0 N
b0 [
b10 "
b10 A
b10 G
b10 L
b10 ^
b10 a
b0 K
b0 b
1C
#12
0D
0C
#13
1D
1C
#14
0C
#15
b100 M
b100 Z
b100 e
b100 `
b10 N
b10 [
b11 f
b10 K
b10 b
b10 d
b1000001000000110110011 I
b1000001000000110110011 j
b10 J
b10 c
b100 W
b100 i
b10 E
b10 H
0D
b10 #
1C
#16
b1 J
b1 c
1D
0C
#17
b100 N
b100 [
0\
b1 M
b1 Z
b1 e
b1 `
b100 f
b100 K
b100 b
b11 d
b111 V
b111 Y
b1100001010001000110011 I
b1100001010001000110011 j
b101 W
b101 i
b100 $
1C
#18
1\
b0 M
b0 Z
b0 e
b0 `
b100 A
b100 G
b100 L
b100 ^
b100 a
b11 J
b11 c
b11 E
b11 H
0D
0C
#19
0\
b1 M
b1 Z
b1 e
b1 `
b10 A
b10 G
b10 L
b10 ^
b10 a
b1 J
b1 c
1D
1C
#20
0C
#21
1\
b1 N
b1 [
b0 M
b0 Z
b0 e
b0 `
b101 f
b1 K
b1 b
b100 d
b110 V
b110 Y
b1000000010000011000001010110011 I
b1000000010000011000001010110011 j
b1 A
b1 G
b1 L
b1 ^
b1 a
b100 J
b100 c
b110 W
b110 i
b100 E
b100 H
0D
b1 %
1C
#22
0\
b11 M
b11 Z
b11 e
b11 `
b100 A
b100 G
b100 L
b100 ^
b100 a
b11 J
b11 c
1D
0C
#23
b100 N
b100 [
b11 A
b11 G
b11 L
b11 ^
b11 a
b101 J
b101 c
b111 M
b111 Z
b111 e
b111 `
b110 f
b100 K
b100 b
b11 d
b1 V
b1 Y
b1100101110001100110011 I
b1100101110001100110011 j
b111 W
b111 i
b11 &
1C
#24
b101 E
b101 H
0D
0C
#25
1D
1C
#26
0C
#27
b1 N
b1 [
b1 M
b1 Z
b1 e
b1 `
b111 f
b1 K
b1 b
b100 d
b0 V
b0 Y
b10000101111001110110011 I
b10000101111001110110011 j
b111 A
b111 G
b111 L
b111 ^
b111 a
b110 J
b110 c
b1000 W
b1000 i
b110 E
b110 H
0D
b111 '
1C
#28
b11 A
b11 G
b11 L
b11 ^
b11 a
b101 J
b101 c
1D
0C
#29
b1 A
b1 G
b1 L
b1 ^
b1 a
b111 J
b111 c
b111111111111 N
b111111111111 [
b111111111111 M
b111111111111 Z
b111111111111 e
b111111111111 `
bx K
bx b
b11111 d
b1 V
b1 Y
b11111111111100111110001110010011 I
b11111111111100111110001110010011 j
b1001 W
b1001 i
b1 (
1C
#30
b111 E
b111 H
0D
0C
#31
1D
1C
#32
0C
#33
b1 N
b1 [
1\
b0 M
b0 Z
b0 e
b0 `
b1000 f
b10 K
b10 b
b1 d
b111 V
b111 Y
b100111010010000010011 I
b100111010010000010011 j
b1010 W
b1010 i
0D
b111111111111 (
b111111111111 A
b111111111111 G
b111111111111 L
b111111111111 ^
b111111111111 a
1C
#34
1D
0C
#35
0\
b1 M
b1 Z
b1 e
b1 `
b1001 f
b0 V
b0 Y
b100111111010010010011 I
b100111111010010010011 j
b1011 W
b1011 i
b0 )
1C
#36
1\
b0 M
b0 Z
b0 e
b0 `
b0 A
b0 G
b0 L
b0 ^
b0 a
b1000 J
b1000 c
b1000 E
b1000 H
0D
0C
#37
0\
b1 M
b1 Z
b1 e
b1 `
b111111111111 A
b111111111111 G
b111111111111 L
b111111111111 ^
b111111111111 a
b111 J
b111 c
1D
1C
#38
0C
#39
b10 M
b10 Z
b10 e
b10 `
b1010 f
b10 V
b10 Y
b100111000010100010011 I
b100111000010100010011 j
b1 A
b1 G
b1 L
b1 ^
b1 a
b1001 J
b1001 c
b1100 W
b1100 i
b1001 E
b1001 H
0D
b1 *
1C
#40
b1000000000000 M
b1000000000000 Z
b1000000000000 e
b1000000000000 `
b111111111111 A
b111111111111 G
b111111111111 L
b111111111111 ^
b111111111111 a
b111 J
b111 c
1D
0C
#41
b1000000000001 M
b1000000000001 Z
b1000000000001 e
b1000000000001 `
b1000000000000 A
b1000000000000 G
b1000000000000 L
b1000000000000 ^
b1000000000000 a
b1010 J
b1010 c
b0 f
b1 K
b1 b
b1001 d
b100101010000000000110011 I
b100101010000000000110011 j
b1101 W
b1101 i
b1000000000000 +
1C
#42
b1010 E
b1010 H
0D
0C
#43
1D
1C
#44
0C
#45
b1010 f
b100101000000010100110011 I
b100101000000010100110011 j
b1110 W
b1110 i
0D
1C
#46
b1 M
b1 Z
b1 e
b1 `
b0 A
b0 G
b0 L
b0 ^
b0 a
b1000 J
b1000 c
1D
0C
#47
b111111111111 N
b111111111111 [
b1 A
b1 G
b1 L
b1 ^
b1 a
b1010 J
b1010 c
b11111111111111111111000000000010 M
b11111111111111111111000000000010 Z
b11111111111111111111000000000010 e
b11111111111111111111000000000010 `
b111111111111 K
b111111111111 b
b111 d
b110 V
b110 Y
b1000000011101010000010100110011 I
b1000000011101010000010100110011 j
b1111 W
b1111 i
b1 +
1C
#48
0D
0C
#49
1D
1C
#50
0C
#51
b1 N
b1 [
b0 f
b10 K
b10 b
b1 d
b10 V
b10 Y
b100000000000000010011 I
b100000000000000010011 j
b0 W
b0 i
0D
b11111111111111111111000000000011 M
b11111111111111111111000000000011 Z
b11111111111111111111000000000011 e
b11111111111111111111000000000011 `
b11111111111111111111000000000010 +
b11111111111111111111000000000010 A
b11111111111111111111000000000010 G
b11111111111111111111000000000010 L
b11111111111111111111000000000010 ^
b11111111111111111111000000000010 a
1C
#52
0C
