set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {FullAdder4bits.vho FullAdder4bits_vhd.sdo}}
	{{"Fast Model"} {FullAdder4bits_fast.vho FullAdder4bits_vhd_fast.sdo}}
}
