

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_55_1'
================================================================
* Date:           Sat May 31 09:38:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.624 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_96_p2                 |         +|   0|  0|  13|           4|           1|
    |ap_condition_120                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_90_p2                |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          10|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2   |   9|          2|    4|          8|
    |i_fu_46                |   9|          2|    4|          8|
    |in_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   10|         20|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_46      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|in_stream_TVALID           |   in|    1|        axis|                         in_stream|       pointer|
|in_stream_TDATA            |   in|   96|        axis|                         in_stream|       pointer|
|in_stream_TREADY           |  out|    1|        axis|                         in_stream|       pointer|
|buffer_M_value_address0    |  out|    3|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_ce0         |  out|    1|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_we0         |  out|    1|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_d0          |  out|   32|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_1_address0  |  out|    3|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_ce0       |  out|    1|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_we0       |  out|    1|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_d0        |  out|   32|   ap_memory|                  buffer_M_value_1|         array|
+---------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.62>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [../../src/fft_8pt.cpp:55]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln55 = icmp_eq  i4 %i_2, i4 8" [../../src/fft_8pt.cpp:55]   --->   Operation 9 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln55 = add i4 %i_2, i4 1" [../../src/fft_8pt.cpp:55]   --->   Operation 11 'add' 'add_ln55' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc.split, void %arrayctor.loop20.preheader.exitStub" [../../src/fft_8pt.cpp:55]   --->   Operation 12 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %i_2" [../../src/fft_8pt.cpp:55]   --->   Operation 13 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:56]   --->   Operation 14 'specpipeline' 'specpipeline_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../src/fft_8pt.cpp:55]   --->   Operation 15 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_stream_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %in_stream" [../../src/fft_8pt.cpp:57]   --->   Operation 16 'read' 'in_stream_read' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i96 %in_stream_read" [../../src/fft_8pt.cpp:57]   --->   Operation 17 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_stream_data_M_value = bitcast i32 %trunc_ln57" [../../src/fft_8pt.cpp:57]   --->   Operation 18 'bitcast' 'local_stream_data_M_value' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %in_stream_read, i32 32, i32 63" [../../src/fft_8pt.cpp:57]   --->   Operation 19 'partselect' 'tmp1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%local_stream_data_M_value_1 = bitcast i32 %tmp1" [../../src/fft_8pt.cpp:57]   --->   Operation 20 'bitcast' 'local_stream_data_M_value_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_M_value_addr = getelementptr i32 %buffer_M_value, i64 0, i64 %zext_ln55" [../../src/fft_8pt.cpp:58]   --->   Operation 21 'getelementptr' 'buffer_M_value_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buffer_M_value_1_addr = getelementptr i32 %buffer_M_value_1, i64 0, i64 %zext_ln55" [../../src/fft_8pt.cpp:58]   --->   Operation 22 'getelementptr' 'buffer_M_value_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %local_stream_data_M_value, i3 %buffer_M_value_addr" [../../src/fft_8pt.cpp:58]   --->   Operation 23 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %local_stream_data_M_value_1, i3 %buffer_M_value_1_addr" [../../src/fft_8pt.cpp:58]   --->   Operation 24 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %add_ln55, i4 %i" [../../src/fft_8pt.cpp:55]   --->   Operation 25 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [../../src/fft_8pt.cpp:55]   --->   Operation 26 'br' 'br_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buffer_M_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_M_value_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                           (alloca           ) [ 01]
specinterface_ln0           (specinterface    ) [ 00]
store_ln0                   (store            ) [ 00]
br_ln0                      (br               ) [ 00]
i_2                         (load             ) [ 00]
icmp_ln55                   (icmp             ) [ 01]
empty                       (speclooptripcount) [ 00]
add_ln55                    (add              ) [ 00]
br_ln55                     (br               ) [ 00]
zext_ln55                   (zext             ) [ 00]
specpipeline_ln56           (specpipeline     ) [ 00]
specloopname_ln55           (specloopname     ) [ 00]
in_stream_read              (read             ) [ 00]
trunc_ln57                  (trunc            ) [ 00]
local_stream_data_M_value   (bitcast          ) [ 00]
tmp1                        (partselect       ) [ 00]
local_stream_data_M_value_1 (bitcast          ) [ 00]
buffer_M_value_addr         (getelementptr    ) [ 00]
buffer_M_value_1_addr       (getelementptr    ) [ 00]
store_ln58                  (store            ) [ 00]
store_ln58                  (store            ) [ 00]
store_ln55                  (store            ) [ 00]
br_ln55                     (br               ) [ 00]
ret_ln0                     (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_M_value">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_M_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_M_value_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_M_value_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in_stream_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="96" slack="0"/>
<pin id="52" dir="0" index="1" bw="96" slack="0"/>
<pin id="53" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buffer_M_value_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_M_value_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="buffer_M_value_1_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_M_value_1_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln58_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln58_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_2_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln55_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln55_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln55_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln57_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="96" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="local_stream_data_M_value_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="local_stream_data_M_value/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="96" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="0" index="3" bw="7" slack="0"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="local_stream_data_M_value_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="local_stream_data_M_value_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln55_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="44" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="56" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="63" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="50" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="130"><net_src comp="117" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="136"><net_src comp="96" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="46" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream | {}
	Port: buffer_M_value | {1 }
	Port: buffer_M_value_1 | {1 }
 - Input state : 
	Port: fft_8pt_Pipeline_VITIS_LOOP_55_1 : in_stream | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln55 : 2
		add_ln55 : 2
		br_ln55 : 3
		zext_ln55 : 2
		local_stream_data_M_value : 1
		local_stream_data_M_value_1 : 1
		buffer_M_value_addr : 3
		buffer_M_value_1_addr : 3
		store_ln58 : 4
		store_ln58 : 4
		store_ln55 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln55_fu_96      |    0    |    13   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln55_fu_90      |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   | in_stream_read_read_fu_50 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln55_fu_102     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln57_fu_108     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp1_fu_117        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    22   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_137|    4   |
+---------+--------+
|  Total  |    4   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   22   |
+-----------+--------+--------+
