Simulator report for drawTile
Tue Nov 11 00:59:14 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 50.0 us      ;
; Simulation Netlist Size     ; 264 nodes    ;
; Simulation Coverage         ;      39.39 % ;
; Total Number of Transitions ; 81820        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      39.39 % ;
; Total nodes checked                                 ; 264          ;
; Total output ports checked                          ; 264          ;
; Total output ports with complete 1/0-value coverage ; 104          ;
; Total output ports with no 1/0-value coverage       ; 159          ;
; Total output ports with no 1-value coverage         ; 160          ;
; Total output ports with no 0-value coverage         ; 159          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |drawTile|Q~0                                                                                            ; |drawTile|Q~0                                                                                            ; out              ;
; |drawTile|Q~1                                                                                            ; |drawTile|Q~1                                                                                            ; out              ;
; |drawTile|Q~2                                                                                            ; |drawTile|Q~2                                                                                            ; out              ;
; |drawTile|Q~3                                                                                            ; |drawTile|Q~3                                                                                            ; out              ;
; |drawTile|always1~0                                                                                      ; |drawTile|always1~0                                                                                      ; out0             ;
; |drawTile|D~0                                                                                            ; |drawTile|D~0                                                                                            ; out              ;
; |drawTile|D~1                                                                                            ; |drawTile|D~1                                                                                            ; out              ;
; |drawTile|D~2                                                                                            ; |drawTile|D~2                                                                                            ; out0             ;
; |drawTile|D~4                                                                                            ; |drawTile|D~4                                                                                            ; out              ;
; |drawTile|D~5                                                                                            ; |drawTile|D~5                                                                                            ; out              ;
; |drawTile|D.INC_X                                                                                        ; |drawTile|D.INC_X                                                                                        ; out0             ;
; |drawTile|D.INC_Y                                                                                        ; |drawTile|D.INC_Y                                                                                        ; out0             ;
; |drawTile|ResetX~0                                                                                       ; |drawTile|ResetX~0                                                                                       ; out0             ;
; |drawTile|ResetY~0                                                                                       ; |drawTile|ResetY~0                                                                                       ; out0             ;
; |drawTile|EnableMemCounter                                                                               ; |drawTile|EnableMemCounter                                                                               ; out0             ;
; |drawTile|Q.IDLE                                                                                         ; |drawTile|Q.IDLE                                                                                         ; regout           ;
; |drawTile|Q.DRAW                                                                                         ; |drawTile|Q.DRAW                                                                                         ; regout           ;
; |drawTile|Q.INC_X                                                                                        ; |drawTile|Q.INC_X                                                                                        ; regout           ;
; |drawTile|Q.INC_Y                                                                                        ; |drawTile|Q.INC_Y                                                                                        ; regout           ;
; |drawTile|Clock                                                                                          ; |drawTile|Clock                                                                                          ; out              ;
; |drawTile|Address[0]                                                                                     ; |drawTile|Address[0]                                                                                     ; pin_out          ;
; |drawTile|Address[1]                                                                                     ; |drawTile|Address[1]                                                                                     ; pin_out          ;
; |drawTile|Address[2]                                                                                     ; |drawTile|Address[2]                                                                                     ; pin_out          ;
; |drawTile|Address[3]                                                                                     ; |drawTile|Address[3]                                                                                     ; pin_out          ;
; |drawTile|Address[4]                                                                                     ; |drawTile|Address[4]                                                                                     ; pin_out          ;
; |drawTile|Address[5]                                                                                     ; |drawTile|Address[5]                                                                                     ; pin_out          ;
; |drawTile|X[0]                                                                                           ; |drawTile|X[0]                                                                                           ; pin_out          ;
; |drawTile|X[1]                                                                                           ; |drawTile|X[1]                                                                                           ; pin_out          ;
; |drawTile|X[2]                                                                                           ; |drawTile|X[2]                                                                                           ; pin_out          ;
; |drawTile|Y[0]                                                                                           ; |drawTile|Y[0]                                                                                           ; pin_out          ;
; |drawTile|Y[1]                                                                                           ; |drawTile|Y[1]                                                                                           ; pin_out          ;
; |drawTile|Y[2]                                                                                           ; |drawTile|Y[2]                                                                                           ; pin_out          ;
; |drawTile|VGA_Draw                                                                                       ; |drawTile|VGA_Draw                                                                                       ; pin_out          ;
; |drawTile|Done                                                                                           ; |drawTile|Done                                                                                           ; pin_out          ;
; |drawTile|Q~4                                                                                            ; |drawTile|Q~4                                                                                            ; out0             ;
; |drawTile|nBitRegister:AddressReg|Q~1                                                                    ; |drawTile|nBitRegister:AddressReg|Q~1                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~2                                                                    ; |drawTile|nBitRegister:AddressReg|Q~2                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~3                                                                    ; |drawTile|nBitRegister:AddressReg|Q~3                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~4                                                                    ; |drawTile|nBitRegister:AddressReg|Q~4                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~5                                                                    ; |drawTile|nBitRegister:AddressReg|Q~5                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~6                                                                    ; |drawTile|nBitRegister:AddressReg|Q~6                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~8                                                                    ; |drawTile|nBitRegister:AddressReg|Q~8                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~9                                                                    ; |drawTile|nBitRegister:AddressReg|Q~9                                                                    ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~10                                                                   ; |drawTile|nBitRegister:AddressReg|Q~10                                                                   ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~11                                                                   ; |drawTile|nBitRegister:AddressReg|Q~11                                                                   ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~12                                                                   ; |drawTile|nBitRegister:AddressReg|Q~12                                                                   ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~13                                                                   ; |drawTile|nBitRegister:AddressReg|Q~13                                                                   ; out              ;
; |drawTile|nBitRegister:AddressReg|Q[0]                                                                   ; |drawTile|nBitRegister:AddressReg|Q[0]                                                                   ; regout           ;
; |drawTile|nBitRegister:AddressReg|Q[1]                                                                   ; |drawTile|nBitRegister:AddressReg|Q[1]                                                                   ; regout           ;
; |drawTile|nBitRegister:AddressReg|Q[2]                                                                   ; |drawTile|nBitRegister:AddressReg|Q[2]                                                                   ; regout           ;
; |drawTile|nBitRegister:AddressReg|Q[3]                                                                   ; |drawTile|nBitRegister:AddressReg|Q[3]                                                                   ; regout           ;
; |drawTile|nBitRegister:AddressReg|Q[4]                                                                   ; |drawTile|nBitRegister:AddressReg|Q[4]                                                                   ; regout           ;
; |drawTile|nBitRegister:AddressReg|Q[5]                                                                   ; |drawTile|nBitRegister:AddressReg|Q[5]                                                                   ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q~4                                                                    ; |drawTile|nBitRegister:YOffsetReg|Q~4                                                                    ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~5                                                                    ; |drawTile|nBitRegister:YOffsetReg|Q~5                                                                    ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~6                                                                    ; |drawTile|nBitRegister:YOffsetReg|Q~6                                                                    ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~11                                                                   ; |drawTile|nBitRegister:YOffsetReg|Q~11                                                                   ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~12                                                                   ; |drawTile|nBitRegister:YOffsetReg|Q~12                                                                   ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~13                                                                   ; |drawTile|nBitRegister:YOffsetReg|Q~13                                                                   ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q[0]                                                                   ; |drawTile|nBitRegister:YOffsetReg|Q[0]                                                                   ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[1]                                                                   ; |drawTile|nBitRegister:YOffsetReg|Q[1]                                                                   ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[2]                                                                   ; |drawTile|nBitRegister:YOffsetReg|Q[2]                                                                   ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q~5                                                                    ; |drawTile|nBitRegister:XOffsetReg|Q~5                                                                    ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~6                                                                    ; |drawTile|nBitRegister:XOffsetReg|Q~6                                                                    ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~7                                                                    ; |drawTile|nBitRegister:XOffsetReg|Q~7                                                                    ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~13                                                                   ; |drawTile|nBitRegister:XOffsetReg|Q~13                                                                   ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~14                                                                   ; |drawTile|nBitRegister:XOffsetReg|Q~14                                                                   ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~15                                                                   ; |drawTile|nBitRegister:XOffsetReg|Q~15                                                                   ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q[0]                                                                   ; |drawTile|nBitRegister:XOffsetReg|Q[0]                                                                   ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[1]                                                                   ; |drawTile|nBitRegister:XOffsetReg|Q[1]                                                                   ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[2]                                                                   ; |drawTile|nBitRegister:XOffsetReg|Q[2]                                                                   ; regout           ;
; |drawTile|Selector0~5                                                                                    ; |drawTile|Selector0~5                                                                                    ; out0             ;
; |drawTile|Selector0~6                                                                                    ; |drawTile|Selector0~6                                                                                    ; out0             ;
; |drawTile|Selector1~4                                                                                    ; |drawTile|Selector1~4                                                                                    ; out0             ;
; |drawTile|Selector1~5                                                                                    ; |drawTile|Selector1~5                                                                                    ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49 ; out0             ;
; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50 ; |drawTile|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50 ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40            ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40            ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42            ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42            ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47            ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47            ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52            ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52            ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40            ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40            ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41            ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41            ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42            ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42            ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43            ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43            ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44            ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44            ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46            ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46            ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48            ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48            ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49            ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49            ; out0             ;
; |drawTile|Equal0~33                                                                                      ; |drawTile|Equal0~33                                                                                      ; out0             ;
; |drawTile|Equal1~33                                                                                      ; |drawTile|Equal1~33                                                                                      ; out0             ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |drawTile|Q.000                                                                                        ; |drawTile|Q.000                                                                                        ; regout           ;
; |drawTile|Xin[0]                                                                                       ; |drawTile|Xin[0]                                                                                       ; out              ;
; |drawTile|Xin[1]                                                                                       ; |drawTile|Xin[1]                                                                                       ; out              ;
; |drawTile|Xin[2]                                                                                       ; |drawTile|Xin[2]                                                                                       ; out              ;
; |drawTile|Xin[3]                                                                                       ; |drawTile|Xin[3]                                                                                       ; out              ;
; |drawTile|Xin[4]                                                                                       ; |drawTile|Xin[4]                                                                                       ; out              ;
; |drawTile|Xin[5]                                                                                       ; |drawTile|Xin[5]                                                                                       ; out              ;
; |drawTile|Xin[6]                                                                                       ; |drawTile|Xin[6]                                                                                       ; out              ;
; |drawTile|Xin[7]                                                                                       ; |drawTile|Xin[7]                                                                                       ; out              ;
; |drawTile|Yin[0]                                                                                       ; |drawTile|Yin[0]                                                                                       ; out              ;
; |drawTile|Yin[1]                                                                                       ; |drawTile|Yin[1]                                                                                       ; out              ;
; |drawTile|Yin[2]                                                                                       ; |drawTile|Yin[2]                                                                                       ; out              ;
; |drawTile|Yin[3]                                                                                       ; |drawTile|Yin[3]                                                                                       ; out              ;
; |drawTile|Yin[4]                                                                                       ; |drawTile|Yin[4]                                                                                       ; out              ;
; |drawTile|Yin[5]                                                                                       ; |drawTile|Yin[5]                                                                                       ; out              ;
; |drawTile|Yin[6]                                                                                       ; |drawTile|Yin[6]                                                                                       ; out              ;
; |drawTile|TileSel[0]                                                                                   ; |drawTile|TileSel[0]                                                                                   ; out              ;
; |drawTile|TileSel[1]                                                                                   ; |drawTile|TileSel[1]                                                                                   ; out              ;
; |drawTile|TileSel[2]                                                                                   ; |drawTile|TileSel[2]                                                                                   ; out              ;
; |drawTile|TileSel[3]                                                                                   ; |drawTile|TileSel[3]                                                                                   ; out              ;
; |drawTile|Enable                                                                                       ; |drawTile|Enable                                                                                       ; out              ;
; |drawTile|Resetn                                                                                       ; |drawTile|Resetn                                                                                       ; out              ;
; |drawTile|DataIn[0]                                                                                    ; |drawTile|DataIn[0]                                                                                    ; out              ;
; |drawTile|DataIn[1]                                                                                    ; |drawTile|DataIn[1]                                                                                    ; out              ;
; |drawTile|DataIn[2]                                                                                    ; |drawTile|DataIn[2]                                                                                    ; out              ;
; |drawTile|DataIn[3]                                                                                    ; |drawTile|DataIn[3]                                                                                    ; out              ;
; |drawTile|DataIn[4]                                                                                    ; |drawTile|DataIn[4]                                                                                    ; out              ;
; |drawTile|DataIn[5]                                                                                    ; |drawTile|DataIn[5]                                                                                    ; out              ;
; |drawTile|DataIn[6]                                                                                    ; |drawTile|DataIn[6]                                                                                    ; out              ;
; |drawTile|DataIn[7]                                                                                    ; |drawTile|DataIn[7]                                                                                    ; out              ;
; |drawTile|DataIn[8]                                                                                    ; |drawTile|DataIn[8]                                                                                    ; out              ;
; |drawTile|Address[6]                                                                                   ; |drawTile|Address[6]                                                                                   ; pin_out          ;
; |drawTile|Address[7]                                                                                   ; |drawTile|Address[7]                                                                                   ; pin_out          ;
; |drawTile|Address[8]                                                                                   ; |drawTile|Address[8]                                                                                   ; pin_out          ;
; |drawTile|Address[9]                                                                                   ; |drawTile|Address[9]                                                                                   ; pin_out          ;
; |drawTile|X[3]                                                                                         ; |drawTile|X[3]                                                                                         ; pin_out          ;
; |drawTile|X[4]                                                                                         ; |drawTile|X[4]                                                                                         ; pin_out          ;
; |drawTile|X[5]                                                                                         ; |drawTile|X[5]                                                                                         ; pin_out          ;
; |drawTile|X[6]                                                                                         ; |drawTile|X[6]                                                                                         ; pin_out          ;
; |drawTile|X[7]                                                                                         ; |drawTile|X[7]                                                                                         ; pin_out          ;
; |drawTile|Y[3]                                                                                         ; |drawTile|Y[3]                                                                                         ; pin_out          ;
; |drawTile|Y[4]                                                                                         ; |drawTile|Y[4]                                                                                         ; pin_out          ;
; |drawTile|Y[5]                                                                                         ; |drawTile|Y[5]                                                                                         ; pin_out          ;
; |drawTile|Y[6]                                                                                         ; |drawTile|Y[6]                                                                                         ; pin_out          ;
; |drawTile|Color[0]                                                                                     ; |drawTile|Color[0]                                                                                     ; pin_out          ;
; |drawTile|Color[1]                                                                                     ; |drawTile|Color[1]                                                                                     ; pin_out          ;
; |drawTile|Color[2]                                                                                     ; |drawTile|Color[2]                                                                                     ; pin_out          ;
; |drawTile|Color[3]                                                                                     ; |drawTile|Color[3]                                                                                     ; pin_out          ;
; |drawTile|Color[4]                                                                                     ; |drawTile|Color[4]                                                                                     ; pin_out          ;
; |drawTile|Color[5]                                                                                     ; |drawTile|Color[5]                                                                                     ; pin_out          ;
; |drawTile|Color[6]                                                                                     ; |drawTile|Color[6]                                                                                     ; pin_out          ;
; |drawTile|Color[7]                                                                                     ; |drawTile|Color[7]                                                                                     ; pin_out          ;
; |drawTile|Color[8]                                                                                     ; |drawTile|Color[8]                                                                                     ; pin_out          ;
; |drawTile|nBitRegister:AddressReg|Q~0                                                                  ; |drawTile|nBitRegister:AddressReg|Q~0                                                                  ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~7                                                                  ; |drawTile|nBitRegister:AddressReg|Q~7                                                                  ; out              ;
; |drawTile|nBitRegister:AddressReg|Q[6]                                                                 ; |drawTile|nBitRegister:AddressReg|Q[6]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q~0                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~0                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~1                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~1                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~2                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~2                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~3                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~3                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~7                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~7                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~8                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~8                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~9                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~9                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~10                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q~10                                                                 ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q[3]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[3]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[4]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[4]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[5]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[5]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[6]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[6]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q~0                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~0                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~1                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~1                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~2                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~2                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~3                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~3                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~4                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~4                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~8                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~8                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~9                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~9                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~10                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q~10                                                                 ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~11                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q~11                                                                 ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~12                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q~12                                                                 ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q[3]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[3]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[4]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[4]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[5]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[5]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[6]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[6]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[7]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[7]                                                                 ; regout           ;
; |drawTile|Selector0~7                                                                                  ; |drawTile|Selector0~7                                                                                  ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~53 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~53 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~54 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~54 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~55 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~55 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~56 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~56 ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~53          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~53          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~54          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~54          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~55          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~55          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~56          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~56          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~57          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~57          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~58          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~58          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~59          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~59          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~60          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~60          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~61          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~61          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~62          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~62          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~63          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~63          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~64          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~64          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~65          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~65          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~66          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~66          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~67          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~67          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~62          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~62          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~63          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~63          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~64          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~64          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~65          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~65          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~66          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~66          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~67          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~67          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~68          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~68          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~69          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~69          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~70          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~70          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~71          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~71          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~72          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~72          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~73          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~73          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~74          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~74          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~75          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~75          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~76          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~76          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~77          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~77          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; out0             ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |drawTile|Xin[0]                                                                                       ; |drawTile|Xin[0]                                                                                       ; out              ;
; |drawTile|Xin[1]                                                                                       ; |drawTile|Xin[1]                                                                                       ; out              ;
; |drawTile|Xin[2]                                                                                       ; |drawTile|Xin[2]                                                                                       ; out              ;
; |drawTile|Xin[3]                                                                                       ; |drawTile|Xin[3]                                                                                       ; out              ;
; |drawTile|Xin[4]                                                                                       ; |drawTile|Xin[4]                                                                                       ; out              ;
; |drawTile|Xin[5]                                                                                       ; |drawTile|Xin[5]                                                                                       ; out              ;
; |drawTile|Xin[6]                                                                                       ; |drawTile|Xin[6]                                                                                       ; out              ;
; |drawTile|Xin[7]                                                                                       ; |drawTile|Xin[7]                                                                                       ; out              ;
; |drawTile|Yin[0]                                                                                       ; |drawTile|Yin[0]                                                                                       ; out              ;
; |drawTile|Yin[1]                                                                                       ; |drawTile|Yin[1]                                                                                       ; out              ;
; |drawTile|Yin[2]                                                                                       ; |drawTile|Yin[2]                                                                                       ; out              ;
; |drawTile|Yin[3]                                                                                       ; |drawTile|Yin[3]                                                                                       ; out              ;
; |drawTile|Yin[4]                                                                                       ; |drawTile|Yin[4]                                                                                       ; out              ;
; |drawTile|Yin[5]                                                                                       ; |drawTile|Yin[5]                                                                                       ; out              ;
; |drawTile|Yin[6]                                                                                       ; |drawTile|Yin[6]                                                                                       ; out              ;
; |drawTile|TileSel[0]                                                                                   ; |drawTile|TileSel[0]                                                                                   ; out              ;
; |drawTile|TileSel[1]                                                                                   ; |drawTile|TileSel[1]                                                                                   ; out              ;
; |drawTile|TileSel[2]                                                                                   ; |drawTile|TileSel[2]                                                                                   ; out              ;
; |drawTile|TileSel[3]                                                                                   ; |drawTile|TileSel[3]                                                                                   ; out              ;
; |drawTile|Enable                                                                                       ; |drawTile|Enable                                                                                       ; out              ;
; |drawTile|Resetn                                                                                       ; |drawTile|Resetn                                                                                       ; out              ;
; |drawTile|DataIn[0]                                                                                    ; |drawTile|DataIn[0]                                                                                    ; out              ;
; |drawTile|DataIn[1]                                                                                    ; |drawTile|DataIn[1]                                                                                    ; out              ;
; |drawTile|DataIn[2]                                                                                    ; |drawTile|DataIn[2]                                                                                    ; out              ;
; |drawTile|DataIn[3]                                                                                    ; |drawTile|DataIn[3]                                                                                    ; out              ;
; |drawTile|DataIn[4]                                                                                    ; |drawTile|DataIn[4]                                                                                    ; out              ;
; |drawTile|DataIn[5]                                                                                    ; |drawTile|DataIn[5]                                                                                    ; out              ;
; |drawTile|DataIn[6]                                                                                    ; |drawTile|DataIn[6]                                                                                    ; out              ;
; |drawTile|DataIn[7]                                                                                    ; |drawTile|DataIn[7]                                                                                    ; out              ;
; |drawTile|DataIn[8]                                                                                    ; |drawTile|DataIn[8]                                                                                    ; out              ;
; |drawTile|Address[6]                                                                                   ; |drawTile|Address[6]                                                                                   ; pin_out          ;
; |drawTile|Address[7]                                                                                   ; |drawTile|Address[7]                                                                                   ; pin_out          ;
; |drawTile|Address[8]                                                                                   ; |drawTile|Address[8]                                                                                   ; pin_out          ;
; |drawTile|Address[9]                                                                                   ; |drawTile|Address[9]                                                                                   ; pin_out          ;
; |drawTile|X[3]                                                                                         ; |drawTile|X[3]                                                                                         ; pin_out          ;
; |drawTile|X[4]                                                                                         ; |drawTile|X[4]                                                                                         ; pin_out          ;
; |drawTile|X[5]                                                                                         ; |drawTile|X[5]                                                                                         ; pin_out          ;
; |drawTile|X[6]                                                                                         ; |drawTile|X[6]                                                                                         ; pin_out          ;
; |drawTile|X[7]                                                                                         ; |drawTile|X[7]                                                                                         ; pin_out          ;
; |drawTile|Y[3]                                                                                         ; |drawTile|Y[3]                                                                                         ; pin_out          ;
; |drawTile|Y[4]                                                                                         ; |drawTile|Y[4]                                                                                         ; pin_out          ;
; |drawTile|Y[5]                                                                                         ; |drawTile|Y[5]                                                                                         ; pin_out          ;
; |drawTile|Y[6]                                                                                         ; |drawTile|Y[6]                                                                                         ; pin_out          ;
; |drawTile|Color[0]                                                                                     ; |drawTile|Color[0]                                                                                     ; pin_out          ;
; |drawTile|Color[1]                                                                                     ; |drawTile|Color[1]                                                                                     ; pin_out          ;
; |drawTile|Color[2]                                                                                     ; |drawTile|Color[2]                                                                                     ; pin_out          ;
; |drawTile|Color[3]                                                                                     ; |drawTile|Color[3]                                                                                     ; pin_out          ;
; |drawTile|Color[4]                                                                                     ; |drawTile|Color[4]                                                                                     ; pin_out          ;
; |drawTile|Color[5]                                                                                     ; |drawTile|Color[5]                                                                                     ; pin_out          ;
; |drawTile|Color[6]                                                                                     ; |drawTile|Color[6]                                                                                     ; pin_out          ;
; |drawTile|Color[7]                                                                                     ; |drawTile|Color[7]                                                                                     ; pin_out          ;
; |drawTile|Color[8]                                                                                     ; |drawTile|Color[8]                                                                                     ; pin_out          ;
; |drawTile|nBitRegister:AddressReg|Q~0                                                                  ; |drawTile|nBitRegister:AddressReg|Q~0                                                                  ; out              ;
; |drawTile|nBitRegister:AddressReg|Q~7                                                                  ; |drawTile|nBitRegister:AddressReg|Q~7                                                                  ; out              ;
; |drawTile|nBitRegister:AddressReg|Q[6]                                                                 ; |drawTile|nBitRegister:AddressReg|Q[6]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q~0                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~0                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~1                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~1                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~2                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~2                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~3                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~3                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~7                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~7                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~8                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~8                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~9                                                                  ; |drawTile|nBitRegister:YOffsetReg|Q~9                                                                  ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q~10                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q~10                                                                 ; out              ;
; |drawTile|nBitRegister:YOffsetReg|Q[3]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[3]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[4]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[4]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[5]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[5]                                                                 ; regout           ;
; |drawTile|nBitRegister:YOffsetReg|Q[6]                                                                 ; |drawTile|nBitRegister:YOffsetReg|Q[6]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q~0                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~0                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~1                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~1                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~2                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~2                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~3                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~3                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~4                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~4                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~8                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~8                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~9                                                                  ; |drawTile|nBitRegister:XOffsetReg|Q~9                                                                  ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~10                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q~10                                                                 ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~11                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q~11                                                                 ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q~12                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q~12                                                                 ; out              ;
; |drawTile|nBitRegister:XOffsetReg|Q[3]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[3]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[4]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[4]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[5]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[5]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[6]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[6]                                                                 ; regout           ;
; |drawTile|nBitRegister:XOffsetReg|Q[7]                                                                 ; |drawTile|nBitRegister:XOffsetReg|Q[7]                                                                 ; regout           ;
; |drawTile|Selector0~7                                                                                  ; |drawTile|Selector0~7                                                                                  ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~53 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~53 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~54 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~54 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~55 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~55 ; out0             ;
; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~56 ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~56 ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~53          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~53          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~54          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~54          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~55          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~55          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~56          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~56          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~57          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~57          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~58          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~58          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~59          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~59          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~60          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~60          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~61          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~61          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~62          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~62          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~63          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~63          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~64          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~64          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~65          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~65          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~66          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~66          ; out0             ;
; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~67          ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~67          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~62          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~62          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~63          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~63          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~64          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~64          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~65          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~65          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~66          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~66          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~67          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~67          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~68          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~68          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~69          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~69          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~70          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~70          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~71          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~71          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~72          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~72          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~73          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~73          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~74          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~74          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~75          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~75          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~76          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~76          ; out0             ;
; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~77          ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~77          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawTile|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; |drawTile|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; out0             ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 11 00:59:12 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off drawTile -c drawTile
Info: Using vector source file "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.vwf"
Warning: Can't find node "D" for functional simulation. Ignored vector source file node.
Warning: Wrong node type and/or width for node "|drawTile|Q" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1.
Warning: Signal name "|drawTile|Q" changed to enum type
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      39.39 %
Info: Number of transitions in simulation is 81820
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 140 megabytes
    Info: Processing ended: Tue Nov 11 00:59:14 2008
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


