# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab4_Ash.srcs/sources_1/new/reg_8.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/reg_XAB.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/multiplier_top.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/add_sub.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/control_unit.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/adder_la.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/HexDriver.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/Synchronizers.sv" \
"../../../../Lab4_Ash.srcs/sources_1/new/reg_1.sv" \
"../../../../Lab4_Ash.srcs/sim_1/new/mod_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
