{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676186043736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676186043737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 12:44:03 2023 " "Processing started: Sun Feb 12 12:44:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676186043737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186043737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor2 -c v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor2 -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186043737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676186044311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676186044311 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority direct_mapped_cache_with_victim.v(26) " "Verilog HDL Declaration warning at direct_mapped_cache_with_victim.v(26): \"priority\" is SystemVerilog-2005 keyword" {  } { { "direct_mapped_cache_with_victim.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1676186056238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direct_mapped_cache_with_victim.v 1 1 " "Found 1 design units, including 1 entities, in source file direct_mapped_cache_with_victim.v" { { "Info" "ISGN_ENTITY_NAME" "1 direct_mapped_cache_with_victim " "Found entity 1: direct_mapped_cache_with_victim" {  } { { "direct_mapped_cache_with_victim.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file controlsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignal " "Found entity 1: ControlSignal" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direct_mapped_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file direct_mapped_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 direct_mapped_cache " "Found entity 1: direct_mapped_cache" {  } { { "direct_mapped_cache.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_controller " "Found entity 1: data_memory_controller" {  } { { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_mux " "Found entity 1: two_bit_mux" {  } { { "two_bit_mux.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/two_bit_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycleprocessor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor2 " "Found entity 1: SingleCycleProcessor2" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_mux " "Found entity 1: one_bit_mux" {  } { { "one_bit_mux.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/one_bit_mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment_pc_by_4.v 1 1 " "Found 1 design units, including 1 entities, in source file increment_pc_by_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_pc_by_4 " "Found entity 1: increment_pc_by_4" {  } { { "increment_pc_by_4.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/increment_pc_by_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/immediate_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem_loader " "Found entity 1: data_mem_loader" {  } { { "data_mem_loader.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_mem_loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchCmp " "Found entity 1: BranchCmp" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor2 " "Elaborating entity \"SingleCycleProcessor2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676186056413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter_1\"" {  } { { "SingleCycleProcessor2.v" "counter_1" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:counter_1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:counter_1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:counter_1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186056531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186056531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186056531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186056531 ""}  } { { "counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676186056531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dph " "Found entity 1: cntr_dph" {  } { { "db/cntr_dph.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/cntr_dph.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186056621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dph counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated " "Elaborating entity \"cntr_dph\" for hierarchy \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_mux one_bit_mux:PCSel_Mux " "Elaborating entity \"one_bit_mux\" for hierarchy \"one_bit_mux:PCSel_Mux\"" {  } { { "SingleCycleProcessor2.v" "PCSel_Mux" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_pc_by_4 increment_pc_by_4:PC_Adder " "Elaborating entity \"increment_pc_by_4\" for hierarchy \"increment_pc_by_4:PC_Adder\"" {  } { { "SingleCycleProcessor2.v" "PC_Adder" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "SingleCycleProcessor2.v" "PC" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:Instruction_Mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:Instruction_Mem\"" {  } { { "SingleCycleProcessor2.v" "Instruction_Mem" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056678 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.v(31) " "Net \"memory.data_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186056681 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.v(31) " "Net \"memory.waddr_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186056681 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.v(31) " "Net \"memory.we_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186056681 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "SingleCycleProcessor2.v" "Register_File" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056692 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056703 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056703 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056703 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056704 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056705 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056706 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056707 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056708 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056709 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056710 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056711 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056712 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056713 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056714 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056716 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056716 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056716 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056716 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056716 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056716 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056716 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056717 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056717 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056717 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056717 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056717 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056717 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056717 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056718 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056718 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056718 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056718 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056718 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056718 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056719 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056720 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056721 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056722 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056723 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056724 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056725 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056726 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056727 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056728 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056729 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056730 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056731 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056731 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056731 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056731 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056731 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056731 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056732 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056733 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056734 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056734 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056734 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056734 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056734 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056734 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056735 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056736 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056737 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056738 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056739 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056740 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056741 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056742 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056743 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056744 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056744 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056744 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056744 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056744 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056745 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056746 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:Imm_Generator " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:Imm_Generator\"" {  } { { "SingleCycleProcessor2.v" "Imm_Generator" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchCmp BranchCmp:Branch_Compare_Unit " "Elaborating entity \"BranchCmp\" for hierarchy \"BranchCmp:Branch_Compare_Unit\"" {  } { { "SingleCycleProcessor2.v" "Branch_Compare_Unit" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(17) " "Verilog HDL assignment warning at BranchCmp.v(17): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676186056798 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(22) " "Verilog HDL assignment warning at BranchCmp.v(22): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676186056798 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(24) " "Verilog HDL assignment warning at BranchCmp.v(24): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676186056799 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32bit ALU_32bit:ALU " "Elaborating entity \"ALU_32bit\" for hierarchy \"ALU_32bit:ALU\"" {  } { { "SingleCycleProcessor2.v" "ALU" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056809 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_32bit.v(11) " "Verilog HDL Case Statement warning at ALU_32bit.v(11): incomplete case statement has no default case item" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676186056811 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o ALU_32bit.v(9) " "Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676186056812 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU_32bit.v(9) " "Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676186056812 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] ALU_32bit.v(9) " "Inferred latch for \"o\[0\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] ALU_32bit.v(9) " "Inferred latch for \"o\[1\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] ALU_32bit.v(9) " "Inferred latch for \"o\[2\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] ALU_32bit.v(9) " "Inferred latch for \"o\[3\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] ALU_32bit.v(9) " "Inferred latch for \"o\[4\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] ALU_32bit.v(9) " "Inferred latch for \"o\[5\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] ALU_32bit.v(9) " "Inferred latch for \"o\[6\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] ALU_32bit.v(9) " "Inferred latch for \"o\[7\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056814 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[8\] ALU_32bit.v(9) " "Inferred latch for \"o\[8\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[9\] ALU_32bit.v(9) " "Inferred latch for \"o\[9\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[10\] ALU_32bit.v(9) " "Inferred latch for \"o\[10\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[11\] ALU_32bit.v(9) " "Inferred latch for \"o\[11\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[12\] ALU_32bit.v(9) " "Inferred latch for \"o\[12\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[13\] ALU_32bit.v(9) " "Inferred latch for \"o\[13\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[14\] ALU_32bit.v(9) " "Inferred latch for \"o\[14\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[15\] ALU_32bit.v(9) " "Inferred latch for \"o\[15\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[16\] ALU_32bit.v(9) " "Inferred latch for \"o\[16\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056815 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[17\] ALU_32bit.v(9) " "Inferred latch for \"o\[17\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056816 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[18\] ALU_32bit.v(9) " "Inferred latch for \"o\[18\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056816 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[19\] ALU_32bit.v(9) " "Inferred latch for \"o\[19\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056816 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[20\] ALU_32bit.v(9) " "Inferred latch for \"o\[20\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056816 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[21\] ALU_32bit.v(9) " "Inferred latch for \"o\[21\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056816 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[22\] ALU_32bit.v(9) " "Inferred latch for \"o\[22\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056816 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[23\] ALU_32bit.v(9) " "Inferred latch for \"o\[23\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056816 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[24\] ALU_32bit.v(9) " "Inferred latch for \"o\[24\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056817 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[25\] ALU_32bit.v(9) " "Inferred latch for \"o\[25\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056817 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[26\] ALU_32bit.v(9) " "Inferred latch for \"o\[26\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056817 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[27\] ALU_32bit.v(9) " "Inferred latch for \"o\[27\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056817 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[28\] ALU_32bit.v(9) " "Inferred latch for \"o\[28\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056817 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[29\] ALU_32bit.v(9) " "Inferred latch for \"o\[29\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056817 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[30\] ALU_32bit.v(9) " "Inferred latch for \"o\[30\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056817 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[31\] ALU_32bit.v(9) " "Inferred latch for \"o\[31\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186056818 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_controller data_memory_controller:Data_Mem " "Elaborating entity \"data_memory_controller\" for hierarchy \"data_memory_controller:Data_Mem\"" {  } { { "SingleCycleProcessor2.v" "Data_Mem" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direct_mapped_cache_with_victim data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache " "Elaborating entity \"direct_mapped_cache_with_victim\" for hierarchy \"data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache\"" {  } { { "data_memory_controller.v" "cache" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186056881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 direct_mapped_cache_with_victim.v(182) " "Verilog HDL assignment warning at direct_mapped_cache_with_victim.v(182): truncated value with size 9 to match size of target (8)" {  } { { "direct_mapped_cache_with_victim.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676186057001 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|direct_mapped_cache_with_victim:cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory_controller:Data_Mem\|data_memory:Data_Memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\"" {  } { { "data_memory_controller.v" "Data_Memory" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186059515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186059580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186059605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186059606 ""}  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676186059606 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186059691 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 66 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186059691 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 69 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186059691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfk1 " "Found entity 1: altsyncram_gfk1" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186059692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186059692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfk1 data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated " "Elaborating entity \"altsyncram_gfk1\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186059692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dra2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dra2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dra2 " "Found entity 1: altsyncram_dra2" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186059853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186059853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dra2 data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1 " "Elaborating entity \"altsyncram_dra2\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\"" {  } { { "db/altsyncram_gfk1.tdf" "altsyncram1" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186059854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gfk1.tdf" "mgl_prim2" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186060757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186060798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 128 " "Parameter \"WIDTH_WORD\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676186060798 ""}  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676186060798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186060956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186061166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186061342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_loader data_mem_loader:Data_Memory_Loader " "Elaborating entity \"data_mem_loader\" for hierarchy \"data_mem_loader:Data_Memory_Loader\"" {  } { { "SingleCycleProcessor2.v" "Data_Memory_Loader" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186061407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_mux two_bit_mux:WBSel_Mux " "Elaborating entity \"two_bit_mux\" for hierarchy \"two_bit_mux:WBSel_Mux\"" {  } { { "SingleCycleProcessor2.v" "WBSel_Mux" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186061422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSignal ControlSignal:Control_Signal_Unit " "Elaborating entity \"ControlSignal\" for hierarchy \"ControlSignal:Control_Signal_Unit\"" {  } { { "SingleCycleProcessor2.v" "Control_Signal_Unit" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186061436 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlSignal.v(87) " "Verilog HDL Case Statement warning at ControlSignal.v(87): incomplete case statement has no default case item" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676186061452 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ControlSignal.v(87) " "Verilog HDL Always Construct warning at ControlSignal.v(87): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676186061459 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 ControlSignal.v(20) " "Net \"ROM0.data_a\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061467 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a\[0\] 0 ControlSignal.v(20) " "Net \"ROM0.waddr_a\[0\]\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061467 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 ControlSignal.v(21) " "Net \"ROM1.data_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 ControlSignal.v(21) " "Net \"ROM1.waddr_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 ControlSignal.v(22) " "Net \"ROM2.data_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 ControlSignal.v(22) " "Net \"ROM2.waddr_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 ControlSignal.v(23) " "Net \"ROM3.data_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 ControlSignal.v(23) " "Net \"ROM3.waddr_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 ControlSignal.v(24) " "Net \"ROM4.data_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 ControlSignal.v(24) " "Net \"ROM4.waddr_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061468 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.data_a 0 ControlSignal.v(25) " "Net \"ROM5.data_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061469 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.waddr_a 0 ControlSignal.v(25) " "Net \"ROM5.waddr_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061469 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.data_a 0 ControlSignal.v(26) " "Net \"ROM6.data_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061469 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.waddr_a 0 ControlSignal.v(26) " "Net \"ROM6.waddr_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061469 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 ControlSignal.v(20) " "Net \"ROM0.we_a\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061469 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 ControlSignal.v(21) " "Net \"ROM1.we_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061469 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 ControlSignal.v(22) " "Net \"ROM2.we_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061469 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 ControlSignal.v(23) " "Net \"ROM3.we_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061470 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 ControlSignal.v(24) " "Net \"ROM4.we_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061470 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.we_a 0 ControlSignal.v(25) " "Net \"ROM5.we_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061470 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.we_a 0 ControlSignal.v(26) " "Net \"ROM6.we_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676186061470 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ControlSignal.v(87) " "Inferred latch for \"temp\[0\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061471 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ControlSignal.v(87) " "Inferred latch for \"temp\[1\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061471 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ControlSignal.v(87) " "Inferred latch for \"temp\[2\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061471 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ControlSignal.v(87) " "Inferred latch for \"temp\[3\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061472 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ControlSignal.v(87) " "Inferred latch for \"temp\[4\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061472 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ControlSignal.v(87) " "Inferred latch for \"temp\[5\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061472 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ControlSignal.v(87) " "Inferred latch for \"temp\[6\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061472 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ControlSignal.v(87) " "Inferred latch for \"temp\[7\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061472 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ControlSignal.v(87) " "Inferred latch for \"temp\[8\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061472 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ControlSignal.v(87) " "Inferred latch for \"temp\[9\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061473 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ControlSignal.v(87) " "Inferred latch for \"temp\[10\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061473 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ControlSignal.v(87) " "Inferred latch for \"temp\[11\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061473 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ControlSignal.v(87) " "Inferred latch for \"temp\[12\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061473 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ControlSignal.v(87) " "Inferred latch for \"temp\[13\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061473 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ControlSignal.v(87) " "Inferred latch for \"temp\[14\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061474 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ControlSignal.v(87) " "Inferred latch for \"temp\[15\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061474 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ControlSignal.v(87) " "Inferred latch for \"temp\[16\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061474 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ControlSignal.v(87) " "Inferred latch for \"temp\[17\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061474 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ControlSignal.v(87) " "Inferred latch for \"temp\[18\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061474 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ControlSignal.v(87) " "Inferred latch for \"temp\[19\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186061474 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 6 16 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 6. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1676186062120 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676186062442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.12.12:44:27 Progress: Loading sld7b9f9813/alt_sld_fab_wrapper_hw.tcl " "2023.02.12.12:44:27 Progress: Loading sld7b9f9813/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186067640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186070806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186071014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186074714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186074864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186075000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186075175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186075182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186075184 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676186075928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7b9f9813/alt_sld_fab.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186076330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186076330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186076462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186076462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186076492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186076492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186076600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186076600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186076726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186076726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186076726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676186076818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186076818 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache\|tag_store " "RAM logic \"data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache\|tag_store\" is uninferred due to inappropriate RAM size" {  } { { "direct_mapped_cache_with_victim.v" "tag_store" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache\|valid_bit_store " "RAM logic \"data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache\|valid_bit_store\" is uninferred due to inappropriate RAM size" {  } { { "direct_mapped_cache_with_victim.v" "valid_bit_store" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instruction_memory:Instruction_Mem\|memory " "RAM logic \"instruction_memory:Instruction_Mem\|memory\" is uninferred due to inappropriate RAM size" {  } { { "instruction_memory.v" "memory" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM1 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM1\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM1" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM0 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM0\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM0" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM5 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM5\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM5" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM6 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM6\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM6" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM2 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM2\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM2" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM3 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM3\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM3" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM4 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM4\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM4" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676186082329 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676186082329 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram0_instruction_memory_68fd8bb8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676186082332 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram1_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram1_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676186082334 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram2_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram2_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676186082337 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram3_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram3_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676186082338 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram4_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/v2.ram4_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676186082338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[7\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098035 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[6\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098035 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[4\] " "Latch ALU_32bit:ALU\|o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098036 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[5\] " "Latch ALU_32bit:ALU\|o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098036 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[6\] " "Latch ALU_32bit:ALU\|o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098036 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[7\] " "Latch ALU_32bit:ALU\|o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098036 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[8\] " "Latch ALU_32bit:ALU\|o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098036 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[9\] " "Latch ALU_32bit:ALU\|o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098036 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[0\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[14\] " "Latch ALU_32bit:ALU\|o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[15\] " "Latch ALU_32bit:ALU\|o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[13\] " "Latch ALU_32bit:ALU\|o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[12\] " "Latch ALU_32bit:ALU\|o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[11\] " "Latch ALU_32bit:ALU\|o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[10\] " "Latch ALU_32bit:ALU\|o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[16\] " "Latch ALU_32bit:ALU\|o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[11\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[11\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098037 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[17\] " "Latch ALU_32bit:ALU\|o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[18\] " "Latch ALU_32bit:ALU\|o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[19\] " "Latch ALU_32bit:ALU\|o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[20\] " "Latch ALU_32bit:ALU\|o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[21\] " "Latch ALU_32bit:ALU\|o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[22\] " "Latch ALU_32bit:ALU\|o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[23\] " "Latch ALU_32bit:ALU\|o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[24\] " "Latch ALU_32bit:ALU\|o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098038 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[25\] " "Latch ALU_32bit:ALU\|o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[26\] " "Latch ALU_32bit:ALU\|o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[27\] " "Latch ALU_32bit:ALU\|o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[28\] " "Latch ALU_32bit:ALU\|o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[29\] " "Latch ALU_32bit:ALU\|o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[30\] " "Latch ALU_32bit:ALU\|o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[11\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[11\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[31\] " "Latch ALU_32bit:ALU\|o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[11\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[11\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[2\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098039 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[3\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[1\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[6\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[5\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[4\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[7\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[10\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[9\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098040 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[8\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[11\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[13\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[14\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[12\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[15\]\[0\] " "Latch RegisterFile:Register_File\|register_list\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[0\] " "Latch ALU_32bit:ALU\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[11\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[11\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[1\] " "Latch ALU_32bit:ALU\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[11\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[11\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098041 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[2\] " "Latch ALU_32bit:ALU\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098042 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32bit:ALU\|o\[3\] " "Latch ALU_32bit:ALU\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlSignal:Control_Signal_Unit\|temp\[10\] " "Ports D and ENA on the latch are fed by the same signal ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098042 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[18\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098042 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[19\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098042 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[17\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098042 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[12\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098043 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[13\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098043 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[2\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[3\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[1\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[13\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[14\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[12\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[15\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[5\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[6\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[4\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098044 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[7\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098045 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[10\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098045 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[9\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098045 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[8\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098045 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:Register_File\|register_list\[11\]\[1\] " "Latch RegisterFile:Register_File\|register_list\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098045 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[11\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098045 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[8\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098046 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[9\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098046 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[10\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098048 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[14\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098048 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[5\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098050 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[4\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098050 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[3\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098050 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[2\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098050 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[1\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098050 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[16\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098051 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlSignal:Control_Signal_Unit\|temp\[15\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:PC\|pc_out\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:PC\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676186098051 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676186098051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186114978 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676186138205 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676186138481 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676186138481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186138635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676186141593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676186141593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10789 " "Implemented 10789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676186142544 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676186142544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10654 " "Implemented 10654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676186142544 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676186142544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676186142544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676186142617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 12:45:42 2023 " "Processing ended: Sun Feb 12 12:45:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676186142617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676186142617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676186142617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676186142617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676186144582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676186144582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 12:45:44 2023 " "Processing started: Sun Feb 12 12:45:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676186144582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676186144582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleProcessor2 -c v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleProcessor2 -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676186144582 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676186144719 ""}
{ "Info" "0" "" "Project  = SingleCycleProcessor2" {  } {  } 0 0 "Project  = SingleCycleProcessor2" 0 0 "Fitter" 0 0 1676186144719 ""}
{ "Info" "0" "" "Revision = v2" {  } {  } 0 0 "Revision = v2" 0 0 "Fitter" 0 0 1676186144719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676186145024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676186145026 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "v2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676186145150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676186145231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676186145231 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676186146009 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676186146025 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676186146344 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676186146344 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676186146399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676186146399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676186146399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676186146399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676186146399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676186146399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676186146407 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676186148660 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "532 " "The Timing Analyzer is analyzing 532 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1676186151925 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676186151941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676186151941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676186151941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1676186151941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v2.sdc " "Synopsys Design Constraints File file not found: 'v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676186151993 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Node: counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a127~porta_we_reg counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a127~porta_we_reg is being clocked by counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186152066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676186152066 "|SingleCycleProcessor2|counter:counter_1|lpm_counter:LPM_COUNTER_component|cntr_dph:auto_generated|counter_reg_bit[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] clock " "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186152066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676186152066 "|SingleCycleProcessor2|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlSignal:Control_Signal_Unit\|temp\[10\] " "Node: ControlSignal:Control_Signal_Unit\|temp\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32bit:ALU\|o\[4\] ControlSignal:Control_Signal_Unit\|temp\[10\] " "Latch ALU_32bit:ALU\|o\[4\] is being clocked by ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186152066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676186152066 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit|temp[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "program_counter:PC\|pc_out\[0\] " "Node: program_counter:PC\|pc_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlSignal:Control_Signal_Unit\|temp\[5\] program_counter:PC\|pc_out\[0\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[5\] is being clocked by program_counter:PC\|pc_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186152066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676186152066 "|SingleCycleProcessor2|program_counter:PC|pc_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186152157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186152157 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1676186152157 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1676186152165 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676186152165 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676186152165 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676186152165 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1676186152165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\]  " "Automatically promoted node counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_comb_bita6 " "Destination node counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_comb_bita6" {  } { { "db/cntr_dph.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/cntr_dph.tdf" 62 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 2818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676186153124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led~output " "Destination node led~output" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "db/cntr_dph.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/cntr_dph.tdf" 67 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 2799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 16009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_32bit:ALU\|Mux32~0  " "Automatically promoted node ALU_32bit:ALU\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 4483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~1  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~10  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~11  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~12  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~13  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~14  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~15  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~16  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~2  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~3  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~4  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~5  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~6  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~7  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:Register_File\|Decoder0~8  " "Automatically promoted node RegisterFile:Register_File\|Decoder0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 5392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlSignal:Control_Signal_Unit\|Mux20~1  " "Automatically promoted node ControlSignal:Control_Signal_Unit\|Mux20~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676186153124 ""}  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 13316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676186153124 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676186154771 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676186154780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676186154780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676186154796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676186154805 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676186154813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676186154813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676186154821 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676186154829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676186154845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676186154845 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676186157217 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676186157234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676186161645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676186165064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676186166729 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676186172610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676186172610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676186175353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676186188146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676186188146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676186193992 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1676186193992 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676186193992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676186194002 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676186194680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676186194796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676186196627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676186196627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676186198408 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676186201466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/output_files/v2.fit.smsg " "Generated suppressed messages file C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/output_files/v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676186205486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5826 " "Peak virtual memory: 5826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676186208742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 12:46:48 2023 " "Processing ended: Sun Feb 12 12:46:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676186208742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676186208742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676186208742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676186208742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676186210416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676186210422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 12:46:50 2023 " "Processing started: Sun Feb 12 12:46:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676186210422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676186210422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor2 -c v2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleProcessor2 -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676186210422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676186211043 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676186215954 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676186216143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676186216709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 12:46:56 2023 " "Processing ended: Sun Feb 12 12:46:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676186216709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676186216709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676186216709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676186216709 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676186217568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676186218567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676186218567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 12:46:58 2023 " "Processing started: Sun Feb 12 12:46:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676186218567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676186218567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleProcessor2 -c v2 " "Command: quartus_sta SingleCycleProcessor2 -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676186218567 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676186218689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1676186219170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676186219170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186219245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186219245 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "532 " "The Timing Analyzer is analyzing 532 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1676186220242 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676186220679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676186220679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676186220679 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1676186220679 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v2.sdc " "Synopsys Design Constraints File file not found: 'v2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1676186220720 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Node: counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0~porta_we_reg counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186220776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186220776 "|SingleCycleProcessor2|counter:counter_1|lpm_counter:LPM_COUNTER_component|cntr_dph:auto_generated|counter_reg_bit[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "program_counter:PC\|pc_out\[0\] " "Node: program_counter:PC\|pc_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlSignal:Control_Signal_Unit\|temp\[6\] program_counter:PC\|pc_out\[0\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[6\] is being clocked by program_counter:PC\|pc_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186220776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186220776 "|SingleCycleProcessor2|program_counter:PC|pc_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlSignal:Control_Signal_Unit\|temp\[10\] " "Node: ControlSignal:Control_Signal_Unit\|temp\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32bit:ALU\|o\[4\] ControlSignal:Control_Signal_Unit\|temp\[10\] " "Latch ALU_32bit:ALU\|o\[4\] is being clocked by ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186220776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186220776 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit|temp[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] clock " "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186220776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186220776 "|SingleCycleProcessor2|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186220825 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186220825 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1676186220825 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676186220833 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676186220850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.586 " "Worst-case setup slack is 44.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.586               0.000 altera_reserved_tck  " "   44.586               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186220883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186220892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.498 " "Worst-case recovery slack is 97.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.498               0.000 altera_reserved_tck  " "   97.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186220899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.162 " "Worst-case removal slack is 1.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 altera_reserved_tck  " "    1.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186220902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.568 " "Worst-case minimum pulse width slack is 49.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186220908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186220908 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186220973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186220973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186220973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186220973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.815 ns " "Worst Case Available Settling Time: 344.815 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186220973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186220973 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676186220973 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676186220973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676186221023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676186223006 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Node: counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0~porta_we_reg counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186223734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186223734 "|SingleCycleProcessor2|counter:counter_1|lpm_counter:LPM_COUNTER_component|cntr_dph:auto_generated|counter_reg_bit[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "program_counter:PC\|pc_out\[0\] " "Node: program_counter:PC\|pc_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlSignal:Control_Signal_Unit\|temp\[6\] program_counter:PC\|pc_out\[0\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[6\] is being clocked by program_counter:PC\|pc_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186223734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186223734 "|SingleCycleProcessor2|program_counter:PC|pc_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlSignal:Control_Signal_Unit\|temp\[10\] " "Node: ControlSignal:Control_Signal_Unit\|temp\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32bit:ALU\|o\[4\] ControlSignal:Control_Signal_Unit\|temp\[10\] " "Latch ALU_32bit:ALU\|o\[4\] is being clocked by ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186223734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186223734 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit|temp[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] clock " "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186223734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186223734 "|SingleCycleProcessor2|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186223734 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186223734 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1676186223734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.987 " "Worst-case setup slack is 44.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.987               0.000 altera_reserved_tck  " "   44.987               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186223768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186223779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.756 " "Worst-case recovery slack is 97.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.756               0.000 altera_reserved_tck  " "   97.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186223797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.063 " "Worst-case removal slack is 1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 altera_reserved_tck  " "    1.063               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186223805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.499 " "Worst-case minimum pulse width slack is 49.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.499               0.000 altera_reserved_tck  " "   49.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186223810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186223810 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186223897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186223897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186223897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186223897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.398 ns " "Worst Case Available Settling Time: 345.398 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186223897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186223897 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676186223897 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676186223905 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Node: counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0~porta_we_reg counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] " "Register data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186224349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186224349 "|SingleCycleProcessor2|counter:counter_1|lpm_counter:LPM_COUNTER_component|cntr_dph:auto_generated|counter_reg_bit[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "program_counter:PC\|pc_out\[0\] " "Node: program_counter:PC\|pc_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlSignal:Control_Signal_Unit\|temp\[6\] program_counter:PC\|pc_out\[0\] " "Latch ControlSignal:Control_Signal_Unit\|temp\[6\] is being clocked by program_counter:PC\|pc_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186224349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186224349 "|SingleCycleProcessor2|program_counter:PC|pc_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlSignal:Control_Signal_Unit\|temp\[10\] " "Node: ControlSignal:Control_Signal_Unit\|temp\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32bit:ALU\|o\[4\] ControlSignal:Control_Signal_Unit\|temp\[10\] " "Latch ALU_32bit:ALU\|o\[4\] is being clocked by ControlSignal:Control_Signal_Unit\|temp\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186224349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186224349 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit|temp[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] clock " "Register counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\|counter_reg_bit\[6\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676186224349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676186224349 "|SingleCycleProcessor2|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186224350 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676186224350 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1676186224350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.418 " "Worst-case setup slack is 47.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.418               0.000 altera_reserved_tck  " "   47.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186224357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186224374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.751 " "Worst-case recovery slack is 98.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.751               0.000 altera_reserved_tck  " "   98.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186224382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 altera_reserved_tck  " "    0.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186224390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676186224398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676186224398 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186224471 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186224471 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186224471 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186224471 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.783 ns " "Worst Case Available Settling Time: 347.783 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186224471 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676186224471 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676186224471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676186225082 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676186225083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676186225272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 12:47:05 2023 " "Processing ended: Sun Feb 12 12:47:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676186225272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676186225272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676186225272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676186225272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1676186226827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676186226827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 12:47:06 2023 " "Processing started: Sun Feb 12 12:47:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676186226827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676186226827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleProcessor2 -c v2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleProcessor2 -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676186226827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1676186227866 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_85c_slow.vo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_85c_slow.vo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186231749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_0c_slow.vo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_0c_slow.vo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186234232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_min_1200mv_0c_fast.vo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2_min_1200mv_0c_fast.vo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186236710 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2.vo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2.vo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186239055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_85c_v_slow.sdo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186240823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_0c_v_slow.sdo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186242598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_min_1200mv_0c_v_fast.sdo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186244333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_v.sdo C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/ simulation " "Generated file v2_v.sdo in folder \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676186245951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676186247525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 12:47:27 2023 " "Processing ended: Sun Feb 12 12:47:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676186247525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676186247525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676186247525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676186247525 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 246 s " "Quartus Prime Full Compilation was successful. 0 errors, 246 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676186248419 ""}
