Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 09:38:23 2025
| Host         : Jonitka running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FrequencyCounter_timing_summary_routed.rpt -pb FrequencyCounter_timing_summary_routed.pb -rpx FrequencyCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : FrequencyCounter
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.535        0.000                      0                  295        0.173        0.000                      0                  295        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.535        0.000                      0                  295        0.173        0.000                      0                  295        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.766ns (19.686%)  route 3.125ns (80.314%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          1.182     9.123    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y83         FDRE                                         r  ClockDiv_Inst/clk_div_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.517    14.940    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  ClockDiv_Inst/clk_div_reg[29]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X14Y83         FDRE (Setup_fdre_C_R)       -0.524    14.657    ClockDiv_Inst/clk_div_reg[29]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.766ns (19.686%)  route 3.125ns (80.314%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          1.182     9.123    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y83         FDRE                                         r  ClockDiv_Inst/clk_div_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.517    14.940    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  ClockDiv_Inst/clk_div_reg[30]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X14Y83         FDRE (Setup_fdre_C_R)       -0.524    14.657    ClockDiv_Inst/clk_div_reg[30]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.766ns (19.686%)  route 3.125ns (80.314%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          1.182     9.123    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y83         FDRE                                         r  ClockDiv_Inst/clk_div_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.517    14.940    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  ClockDiv_Inst/clk_div_reg[31]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X14Y83         FDRE (Setup_fdre_C_R)       -0.524    14.657    ClockDiv_Inst/clk_div_reg[31]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.766ns (20.412%)  route 2.987ns (79.588%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          1.043     8.984    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.516    14.939    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[25]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524    14.656    ClockDiv_Inst/clk_div_reg[25]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.766ns (20.412%)  route 2.987ns (79.588%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          1.043     8.984    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.516    14.939    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[26]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524    14.656    ClockDiv_Inst/clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.766ns (20.412%)  route 2.987ns (79.588%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          1.043     8.984    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.516    14.939    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[27]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524    14.656    ClockDiv_Inst/clk_div_reg[27]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.766ns (20.412%)  route 2.987ns (79.588%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          1.043     8.984    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.516    14.939    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  ClockDiv_Inst/clk_div_reg[28]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524    14.656    ClockDiv_Inst/clk_div_reg[28]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.766ns (21.252%)  route 2.838ns (78.748%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          0.895     8.836    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y81         FDRE                                         r  ClockDiv_Inst/clk_div_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.937    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  ClockDiv_Inst/clk_div_reg[21]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X14Y81         FDRE (Setup_fdre_C_R)       -0.524    14.654    ClockDiv_Inst/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.766ns (21.252%)  route 2.838ns (78.748%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          0.895     8.836    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y81         FDRE                                         r  ClockDiv_Inst/clk_div_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.937    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  ClockDiv_Inst/clk_div_reg[22]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X14Y81         FDRE (Setup_fdre_C_R)       -0.524    14.654    ClockDiv_Inst/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 ClockDiv_Inst/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDiv_Inst/clk_div_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.766ns (21.252%)  route 2.838ns (78.748%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.629     5.232    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y77         FDRE                                         r  ClockDiv_Inst/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  ClockDiv_Inst/clk_div_reg[7]/Q
                         net (fo=2, routed)           0.857     6.607    ClockDiv_Inst/clk_div[7]
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ClockDiv_Inst/clk_div[31]_i_4/O
                         net (fo=1, routed)           1.086     7.817    ClockDiv_Inst/clk_div[31]_i_4_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  ClockDiv_Inst/clk_div[31]_i_1/O
                         net (fo=33, routed)          0.895     8.836    ClockDiv_Inst/clk_div[31]_i_1_n_0
    SLICE_X14Y81         FDRE                                         r  ClockDiv_Inst/clk_div_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.937    ClockDiv_Inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  ClockDiv_Inst/clk_div_reg[23]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X14Y81         FDRE (Setup_fdre_C_R)       -0.524    14.654    ClockDiv_Inst/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y82         FDRE                                         r  pulse_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pulse_cnt_reg[9]/Q
                         net (fo=2, routed)           0.129     1.755    pulse_cnt_reg[9]
    SLICE_X30Y82         FDRE                                         r  display_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  display_value_reg[9]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.063     1.582    display_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y82         FDRE                                         r  pulse_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pulse_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.751    pulse_cnt_reg[10]
    SLICE_X30Y82         FDRE                                         r  display_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  display_value_reg[10]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.059     1.578    display_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.721%)  route 0.161ns (53.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  pulse_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pulse_cnt_reg[14]/Q
                         net (fo=2, routed)           0.161     1.788    pulse_cnt_reg[14]
    SLICE_X30Y83         FDRE                                         r  display_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.835     2.000    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  display_value_reg[14]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.083     1.603    display_value_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.569     1.488    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  pulse_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pulse_cnt_reg[31]/Q
                         net (fo=2, routed)           0.127     1.756    pulse_cnt_reg[31]
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.838     2.003    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X28Y87         FDRE (Hold_fdre_C_D)         0.070     1.571    display_value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.445%)  route 0.191ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y83         FDRE                                         r  pulse_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pulse_cnt_reg[15]/Q
                         net (fo=2, routed)           0.191     1.819    pulse_cnt_reg[15]
    SLICE_X30Y83         FDRE                                         r  display_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.835     2.000    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  display_value_reg[15]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.084     1.604    display_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.043%)  route 0.172ns (54.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  pulse_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pulse_cnt_reg[22]/Q
                         net (fo=2, routed)           0.172     1.800    pulse_cnt_reg[22]
    SLICE_X30Y85         FDRE                                         r  display_value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  display_value_reg[22]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.063     1.585    display_value_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.043%)  route 0.172ns (54.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  pulse_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pulse_cnt_reg[26]/Q
                         net (fo=2, routed)           0.172     1.800    pulse_cnt_reg[26]
    SLICE_X30Y86         FDRE                                         r  display_value_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  display_value_reg[26]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X30Y86         FDRE (Hold_fdre_C_D)         0.063     1.585    display_value_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.043%)  route 0.172ns (54.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y84         FDRE                                         r  pulse_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pulse_cnt_reg[18]/Q
                         net (fo=2, routed)           0.172     1.800    pulse_cnt_reg[18]
    SLICE_X30Y84         FDRE                                         r  display_value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  display_value_reg[18]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.063     1.584    display_value_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  pulse_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pulse_cnt_reg[20]/Q
                         net (fo=2, routed)           0.173     1.802    pulse_cnt_reg[20]
    SLICE_X30Y85         FDRE                                         r  display_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  display_value_reg[20]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.059     1.581    display_value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pulse_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  pulse_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pulse_cnt_reg[24]/Q
                         net (fo=2, routed)           0.173     1.802    pulse_cnt_reg[24]
    SLICE_X30Y86         FDRE                                         r  display_value_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  display_value_reg[24]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X30Y86         FDRE (Hold_fdre_C_D)         0.059     1.581    display_value_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y85    JB1_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y85    JB1_sync1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y85    JB1_sync2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y106   digit_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y106   digit_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y106   digit_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y80    display_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y82    display_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y82    display_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    JB1_sync2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y106   digit_index_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.969ns  (logic 18.120ns (26.660%)  route 49.848ns (73.340%))
  Logic Levels:           48  (CARRY4=22 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.638     5.241    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  display_value_reg[31]/Q
                         net (fo=2132, routed)       14.495    20.192    display_value_reg_n_0_[31]
    SLICE_X66Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.316 r  SEG_OBUF[6]_inst_i_304/O
                         net (fo=86, routed)          2.947    23.263    SEG_OBUF[6]_inst_i_304_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.387 r  SEG_OBUF[6]_inst_i_4755/O
                         net (fo=1, routed)           0.000    23.387    SEG_OBUF[6]_inst_i_4755_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.785 r  SEG_OBUF[6]_inst_i_3677/CO[3]
                         net (fo=1, routed)           0.000    23.785    SEG_OBUF[6]_inst_i_3677_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  SEG_OBUF[6]_inst_i_4655/CO[3]
                         net (fo=1, routed)           0.000    23.899    SEG_OBUF[6]_inst_i_4655_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.170 f  SEG_OBUF[6]_inst_i_4699/CO[0]
                         net (fo=40, routed)          1.570    25.740    SEG_OBUF[6]_inst_i_4699_n_3
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.373    26.113 r  SEG_OBUF[6]_inst_i_5893/O
                         net (fo=2, routed)           1.021    27.134    SEG_OBUF[6]_inst_i_5893_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.124    27.258 r  SEG_OBUF[6]_inst_i_5897/O
                         net (fo=1, routed)           0.000    27.258    SEG_OBUF[6]_inst_i_5897_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.659 r  SEG_OBUF[6]_inst_i_5459/CO[3]
                         net (fo=1, routed)           0.000    27.659    SEG_OBUF[6]_inst_i_5459_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  SEG_OBUF[6]_inst_i_4680/CO[3]
                         net (fo=1, routed)           0.000    27.773    SEG_OBUF[6]_inst_i_4680_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.995 r  SEG_OBUF[6]_inst_i_3615/O[0]
                         net (fo=3, routed)           1.325    29.320    SEG_OBUF[6]_inst_i_3615_n_7
    SLICE_X70Y87         LUT3 (Prop_lut3_I0_O)        0.325    29.645 r  SEG_OBUF[6]_inst_i_4681/O
                         net (fo=2, routed)           0.861    30.506    SEG_OBUF[6]_inst_i_4681_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I4_O)        0.356    30.862 r  SEG_OBUF[6]_inst_i_3606/O
                         net (fo=2, routed)           0.642    31.505    SEG_OBUF[6]_inst_i_3606_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.348    31.853 r  SEG_OBUF[6]_inst_i_3610/O
                         net (fo=1, routed)           0.000    31.853    SEG_OBUF[6]_inst_i_3610_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.254 r  SEG_OBUF[6]_inst_i_2377/CO[3]
                         net (fo=1, routed)           0.000    32.254    SEG_OBUF[6]_inst_i_2377_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.567 r  SEG_OBUF[6]_inst_i_1257/O[3]
                         net (fo=7, routed)           1.740    34.307    SEG_OBUF[6]_inst_i_1257_n_4
    SLICE_X63Y92         LUT2 (Prop_lut2_I1_O)        0.306    34.613 r  SEG_OBUF[6]_inst_i_1255/O
                         net (fo=1, routed)           0.000    34.613    SEG_OBUF[6]_inst_i_1255_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.253 r  SEG_OBUF[6]_inst_i_638/O[3]
                         net (fo=3, routed)           1.200    36.453    SEG_OBUF[6]_inst_i_638_n_4
    SLICE_X60Y94         LUT4 (Prop_lut4_I1_O)        0.328    36.781 r  SEG_OBUF[6]_inst_i_636/O
                         net (fo=1, routed)           0.485    37.266    SEG_OBUF[6]_inst_i_636_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.597    37.863 r  SEG_OBUF[6]_inst_i_303/CO[0]
                         net (fo=70, routed)          2.780    40.643    SEG_OBUF[6]_inst_i_303_n_3
    SLICE_X68Y86         LUT5 (Prop_lut5_I3_O)        0.367    41.010 r  SEG_OBUF[6]_inst_i_631/O
                         net (fo=1, routed)           0.000    41.010    SEG_OBUF[6]_inst_i_631_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.560 r  SEG_OBUF[6]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000    41.560    SEG_OBUF[6]_inst_i_298_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.782 f  SEG_OBUF[6]_inst_i_4594/O[0]
                         net (fo=2, routed)           0.824    42.606    current_digit_value4[5]
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.299    42.905 r  SEG_OBUF[6]_inst_i_5545/O
                         net (fo=1, routed)           0.000    42.905    SEG_OBUF[6]_inst_i_5545_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.437 r  SEG_OBUF[6]_inst_i_4807/CO[3]
                         net (fo=1, routed)           0.000    43.437    SEG_OBUF[6]_inst_i_4807_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.676 f  SEG_OBUF[6]_inst_i_4799/O[2]
                         net (fo=1, routed)           0.746    44.422    SEG_OBUF[6]_inst_i_4799_n_5
    SLICE_X71Y89         LUT5 (Prop_lut5_I1_O)        0.302    44.724 f  SEG_OBUF[6]_inst_i_3740/O
                         net (fo=17, routed)          2.258    46.982    SEG_OBUF[6]_inst_i_3740_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I1_O)        0.152    47.134 r  SEG_OBUF[6]_inst_i_2504/O
                         net (fo=4, routed)           1.220    48.354    SEG_OBUF[6]_inst_i_2504_n_0
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.348    48.702 r  SEG_OBUF[6]_inst_i_5521/O
                         net (fo=1, routed)           0.000    48.702    SEG_OBUF[6]_inst_i_5521_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    49.215 r  SEG_OBUF[6]_inst_i_4771/CO[3]
                         net (fo=1, routed)           0.000    49.215    SEG_OBUF[6]_inst_i_4771_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.332 r  SEG_OBUF[6]_inst_i_3691/CO[3]
                         net (fo=1, routed)           0.000    49.332    SEG_OBUF[6]_inst_i_3691_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.449 r  SEG_OBUF[6]_inst_i_2482/CO[3]
                         net (fo=1, routed)           0.000    49.449    SEG_OBUF[6]_inst_i_2482_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.668 r  SEG_OBUF[6]_inst_i_3734/O[0]
                         net (fo=3, routed)           0.811    50.479    SEG_OBUF[6]_inst_i_3734_n_7
    SLICE_X69Y96         LUT6 (Prop_lut6_I0_O)        0.295    50.774 r  SEG_OBUF[6]_inst_i_2496/O
                         net (fo=1, routed)           0.782    51.556    SEG_OBUF[6]_inst_i_2496_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    52.093 r  SEG_OBUF[6]_inst_i_1299/O[2]
                         net (fo=4, routed)           1.354    53.447    SEG_OBUF[6]_inst_i_1299_n_5
    SLICE_X75Y95         LUT3 (Prop_lut3_I2_O)        0.302    53.749 r  SEG_OBUF[6]_inst_i_1306/O
                         net (fo=1, routed)           0.665    54.414    SEG_OBUF[6]_inst_i_1306_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I4_O)        0.124    54.538 r  SEG_OBUF[6]_inst_i_655/O
                         net (fo=2, routed)           0.884    55.423    SEG_OBUF[6]_inst_i_655_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.547 r  SEG_OBUF[6]_inst_i_659/O
                         net (fo=1, routed)           0.000    55.547    SEG_OBUF[6]_inst_i_659_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    56.187 r  SEG_OBUF[6]_inst_i_308/O[3]
                         net (fo=2, routed)           0.817    57.004    SEG_OBUF[6]_inst_i_308_n_4
    SLICE_X72Y97         LUT2 (Prop_lut2_I1_O)        0.306    57.310 r  SEG_OBUF[6]_inst_i_651/O
                         net (fo=1, routed)           0.000    57.310    SEG_OBUF[6]_inst_i_651_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.890 r  SEG_OBUF[6]_inst_i_307/O[2]
                         net (fo=1, routed)           1.223    59.113    SEG_OBUF[6]_inst_i_307_n_5
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.302    59.415 r  SEG_OBUF[6]_inst_i_292/O
                         net (fo=1, routed)           0.000    59.415    SEG_OBUF[6]_inst_i_292_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    59.667 r  SEG_OBUF[6]_inst_i_144/O[0]
                         net (fo=4, routed)           0.777    60.444    SEG_OBUF[6]_inst_i_144_n_7
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.295    60.739 r  SEG_OBUF[6]_inst_i_153/O
                         net (fo=1, routed)           0.796    61.536    SEG_OBUF[6]_inst_i_153_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124    61.660 r  SEG_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.957    62.617    SEG_OBUF[6]_inst_i_71_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.124    62.741 f  SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.020    63.761    SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.124    63.885 f  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.190    65.075    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    65.199 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.455    69.654    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    73.210 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    73.210    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.412ns  (logic 20.510ns (30.425%)  route 46.902ns (69.575%))
  Logic Levels:           58  (CARRY4=30 LUT2=2 LUT3=6 LUT4=7 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.638     5.241    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  display_value_reg[31]/Q
                         net (fo=2132, routed)       12.359    18.056    display_value_reg_n_0_[31]
    SLICE_X62Y75         LUT3 (Prop_lut3_I0_O)        0.148    18.204 r  SEG_OBUF[6]_inst_i_1408/O
                         net (fo=104, routed)         4.987    23.190    p_0_in[9]
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.328    23.518 r  SEG_OBUF[6]_inst_i_5304/O
                         net (fo=2, routed)           0.975    24.493    SEG_OBUF[6]_inst_i_5304_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I1_O)        0.124    24.617 r  SEG_OBUF[6]_inst_i_5308/O
                         net (fo=1, routed)           0.000    24.617    SEG_OBUF[6]_inst_i_5308_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.993 r  SEG_OBUF[6]_inst_i_4461/CO[3]
                         net (fo=1, routed)           0.000    24.993    SEG_OBUF[6]_inst_i_4461_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.110 r  SEG_OBUF[6]_inst_i_3359/CO[3]
                         net (fo=1, routed)           0.000    25.110    SEG_OBUF[6]_inst_i_3359_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.227 r  SEG_OBUF[6]_inst_i_2094/CO[3]
                         net (fo=1, routed)           0.000    25.227    SEG_OBUF[6]_inst_i_2094_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  SEG_OBUF[6]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000    25.344    SEG_OBUF[6]_inst_i_1146_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  SEG_OBUF[6]_inst_i_1144/CO[3]
                         net (fo=1, routed)           0.000    25.461    SEG_OBUF[6]_inst_i_1144_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.776 r  SEG_OBUF[6]_inst_i_2081/O[3]
                         net (fo=2, routed)           0.659    26.436    SEG_OBUF[6]_inst_i_2081_n_4
    SLICE_X39Y82         LUT3 (Prop_lut3_I0_O)        0.335    26.771 r  SEG_OBUF[6]_inst_i_3318/O
                         net (fo=2, routed)           1.263    28.034    SEG_OBUF[6]_inst_i_3318_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.326    28.360 r  SEG_OBUF[6]_inst_i_3322/O
                         net (fo=1, routed)           0.000    28.360    SEG_OBUF[6]_inst_i_3322_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.910 r  SEG_OBUF[6]_inst_i_2067/CO[3]
                         net (fo=1, routed)           0.000    28.910    SEG_OBUF[6]_inst_i_2067_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.024 r  SEG_OBUF[6]_inst_i_2154/CO[3]
                         net (fo=1, routed)           0.000    29.024    SEG_OBUF[6]_inst_i_2154_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.358 r  SEG_OBUF[6]_inst_i_1167/O[1]
                         net (fo=14, routed)          1.531    30.890    SEG_OBUF[6]_inst_i_1167_n_6
    SLICE_X36Y91         LUT3 (Prop_lut3_I1_O)        0.331    31.221 r  SEG_OBUF[6]_inst_i_4501/O
                         net (fo=2, routed)           0.872    32.092    SEG_OBUF[6]_inst_i_4501_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.332    32.424 r  SEG_OBUF[6]_inst_i_4505/O
                         net (fo=1, routed)           0.000    32.424    SEG_OBUF[6]_inst_i_4505_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.822 r  SEG_OBUF[6]_inst_i_3398/CO[3]
                         net (fo=1, routed)           0.000    32.822    SEG_OBUF[6]_inst_i_3398_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.936 r  SEG_OBUF[6]_inst_i_2153/CO[3]
                         net (fo=1, routed)           0.000    32.936    SEG_OBUF[6]_inst_i_2153_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.158 r  SEG_OBUF[6]_inst_i_1166/O[0]
                         net (fo=2, routed)           0.823    33.981    SEG_OBUF[6]_inst_i_1166_n_7
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.328    34.309 r  SEG_OBUF[6]_inst_i_1158/O
                         net (fo=2, routed)           0.994    35.304    SEG_OBUF[6]_inst_i_1158_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.331    35.635 r  SEG_OBUF[6]_inst_i_1162/O
                         net (fo=1, routed)           0.000    35.635    SEG_OBUF[6]_inst_i_1162_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.011 r  SEG_OBUF[6]_inst_i_580/CO[3]
                         net (fo=1, routed)           0.000    36.011    SEG_OBUF[6]_inst_i_580_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.230 r  SEG_OBUF[6]_inst_i_286/O[0]
                         net (fo=3, routed)           0.807    37.037    SEG_OBUF[6]_inst_i_286_n_7
    SLICE_X39Y92         LUT4 (Prop_lut4_I1_O)        0.323    37.360 r  SEG_OBUF[6]_inst_i_576/O
                         net (fo=1, routed)           0.623    37.983    SEG_OBUF[6]_inst_i_576_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.748    38.731 r  SEG_OBUF[6]_inst_i_285/CO[2]
                         net (fo=58, routed)          1.348    40.079    SEG_OBUF[6]_inst_i_285_n_1
    SLICE_X39Y94         LUT5 (Prop_lut5_I3_O)        0.339    40.418 r  SEG_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           0.543    40.961    SEG_OBUF[6]_inst_i_552_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    41.758 r  SEG_OBUF[6]_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    41.758    SEG_OBUF[6]_inst_i_280_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.073 f  SEG_OBUF[6]_inst_i_3324/O[3]
                         net (fo=2, routed)           0.810    42.882    SEG_OBUF[6]_inst_i_3324_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.307    43.189 r  SEG_OBUF[6]_inst_i_5376/O
                         net (fo=1, routed)           0.000    43.189    SEG_OBUF[6]_inst_i_5376_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.590 r  SEG_OBUF[6]_inst_i_4565/CO[3]
                         net (fo=1, routed)           0.000    43.590    SEG_OBUF[6]_inst_i_4565_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.924 r  SEG_OBUF[6]_inst_i_4557/O[1]
                         net (fo=1, routed)           0.807    44.732    SEG_OBUF[6]_inst_i_4557_n_6
    SLICE_X39Y96         LUT5 (Prop_lut5_I1_O)        0.303    45.035 r  SEG_OBUF[6]_inst_i_3473/O
                         net (fo=18, routed)          1.792    46.827    SEG_OBUF[6]_inst_i_3473_n_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.150    46.977 r  SEG_OBUF[6]_inst_i_2206/O
                         net (fo=4, routed)           0.739    47.715    SEG_OBUF[6]_inst_i_2206_n_0
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.328    48.043 r  SEG_OBUF[6]_inst_i_5354/O
                         net (fo=1, routed)           0.000    48.043    SEG_OBUF[6]_inst_i_5354_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.593 r  SEG_OBUF[6]_inst_i_4529/CO[3]
                         net (fo=1, routed)           0.000    48.593    SEG_OBUF[6]_inst_i_4529_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.707 r  SEG_OBUF[6]_inst_i_3430/CO[3]
                         net (fo=1, routed)           0.001    48.708    SEG_OBUF[6]_inst_i_3430_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  SEG_OBUF[6]_inst_i_2185/CO[3]
                         net (fo=1, routed)           0.000    48.822    SEG_OBUF[6]_inst_i_2185_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.061 r  SEG_OBUF[6]_inst_i_3470/O[2]
                         net (fo=3, routed)           0.654    49.715    SEG_OBUF[6]_inst_i_3470_n_5
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.302    50.017 r  SEG_OBUF[6]_inst_i_2197/O
                         net (fo=2, routed)           0.783    50.800    SEG_OBUF[6]_inst_i_2197_n_0
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124    50.924 r  SEG_OBUF[6]_inst_i_2200/O
                         net (fo=1, routed)           0.000    50.924    SEG_OBUF[6]_inst_i_2200_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.325 r  SEG_OBUF[6]_inst_i_1183/CO[3]
                         net (fo=1, routed)           0.000    51.325    SEG_OBUF[6]_inst_i_1183_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    51.548 r  SEG_OBUF[6]_inst_i_1195/O[0]
                         net (fo=3, routed)           1.252    52.800    SEG_OBUF[6]_inst_i_1195_n_7
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.299    53.099 r  SEG_OBUF[6]_inst_i_1186/O
                         net (fo=2, routed)           0.677    53.776    SEG_OBUF[6]_inst_i_1186_n_0
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.154    53.930 r  SEG_OBUF[6]_inst_i_593/O
                         net (fo=2, routed)           0.945    54.875    SEG_OBUF[6]_inst_i_593_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.327    55.202 r  SEG_OBUF[6]_inst_i_597/O
                         net (fo=1, routed)           0.000    55.202    SEG_OBUF[6]_inst_i_597_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.603 r  SEG_OBUF[6]_inst_i_289/CO[3]
                         net (fo=1, routed)           0.000    55.603    SEG_OBUF[6]_inst_i_289_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.937 r  SEG_OBUF[6]_inst_i_589/O[1]
                         net (fo=2, routed)           0.828    56.765    SEG_OBUF[6]_inst_i_589_n_6
    SLICE_X32Y103        LUT2 (Prop_lut2_I0_O)        0.303    57.068 r  SEG_OBUF[6]_inst_i_591/O
                         net (fo=1, routed)           0.000    57.068    SEG_OBUF[6]_inst_i_591_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    57.295 r  SEG_OBUF[6]_inst_i_288/O[1]
                         net (fo=1, routed)           0.789    58.084    SEG_OBUF[6]_inst_i_288_n_6
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.303    58.387 r  SEG_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           0.000    58.387    SEG_OBUF[6]_inst_i_137_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.788 r  SEG_OBUF[6]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    58.788    SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    59.010 f  SEG_OBUF[6]_inst_i_141/O[0]
                         net (fo=4, routed)           1.204    60.214    SEG_OBUF[6]_inst_i_141_n_7
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.325    60.539 f  SEG_OBUF[6]_inst_i_62/O
                         net (fo=2, routed)           0.871    61.410    SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.328    61.738 f  SEG_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.711    62.449    SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I2_O)        0.124    62.573 r  SEG_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.987    63.560    SEG_OBUF[6]_inst_i_28_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.124    63.684 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.991    64.675    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.124    64.799 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.277    69.076    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    72.653 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    72.653    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.236ns  (logic 18.126ns (26.958%)  route 49.110ns (73.042%))
  Logic Levels:           48  (CARRY4=22 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.638     5.241    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  display_value_reg[31]/Q
                         net (fo=2132, routed)       14.495    20.192    display_value_reg_n_0_[31]
    SLICE_X66Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.316 r  SEG_OBUF[6]_inst_i_304/O
                         net (fo=86, routed)          2.947    23.263    SEG_OBUF[6]_inst_i_304_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.387 r  SEG_OBUF[6]_inst_i_4755/O
                         net (fo=1, routed)           0.000    23.387    SEG_OBUF[6]_inst_i_4755_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.785 r  SEG_OBUF[6]_inst_i_3677/CO[3]
                         net (fo=1, routed)           0.000    23.785    SEG_OBUF[6]_inst_i_3677_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  SEG_OBUF[6]_inst_i_4655/CO[3]
                         net (fo=1, routed)           0.000    23.899    SEG_OBUF[6]_inst_i_4655_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.170 f  SEG_OBUF[6]_inst_i_4699/CO[0]
                         net (fo=40, routed)          1.570    25.740    SEG_OBUF[6]_inst_i_4699_n_3
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.373    26.113 r  SEG_OBUF[6]_inst_i_5893/O
                         net (fo=2, routed)           1.021    27.134    SEG_OBUF[6]_inst_i_5893_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.124    27.258 r  SEG_OBUF[6]_inst_i_5897/O
                         net (fo=1, routed)           0.000    27.258    SEG_OBUF[6]_inst_i_5897_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.659 r  SEG_OBUF[6]_inst_i_5459/CO[3]
                         net (fo=1, routed)           0.000    27.659    SEG_OBUF[6]_inst_i_5459_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  SEG_OBUF[6]_inst_i_4680/CO[3]
                         net (fo=1, routed)           0.000    27.773    SEG_OBUF[6]_inst_i_4680_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.995 r  SEG_OBUF[6]_inst_i_3615/O[0]
                         net (fo=3, routed)           1.325    29.320    SEG_OBUF[6]_inst_i_3615_n_7
    SLICE_X70Y87         LUT3 (Prop_lut3_I0_O)        0.325    29.645 r  SEG_OBUF[6]_inst_i_4681/O
                         net (fo=2, routed)           0.861    30.506    SEG_OBUF[6]_inst_i_4681_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I4_O)        0.356    30.862 r  SEG_OBUF[6]_inst_i_3606/O
                         net (fo=2, routed)           0.642    31.505    SEG_OBUF[6]_inst_i_3606_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.348    31.853 r  SEG_OBUF[6]_inst_i_3610/O
                         net (fo=1, routed)           0.000    31.853    SEG_OBUF[6]_inst_i_3610_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.254 r  SEG_OBUF[6]_inst_i_2377/CO[3]
                         net (fo=1, routed)           0.000    32.254    SEG_OBUF[6]_inst_i_2377_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.567 r  SEG_OBUF[6]_inst_i_1257/O[3]
                         net (fo=7, routed)           1.740    34.307    SEG_OBUF[6]_inst_i_1257_n_4
    SLICE_X63Y92         LUT2 (Prop_lut2_I1_O)        0.306    34.613 r  SEG_OBUF[6]_inst_i_1255/O
                         net (fo=1, routed)           0.000    34.613    SEG_OBUF[6]_inst_i_1255_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.253 r  SEG_OBUF[6]_inst_i_638/O[3]
                         net (fo=3, routed)           1.200    36.453    SEG_OBUF[6]_inst_i_638_n_4
    SLICE_X60Y94         LUT4 (Prop_lut4_I1_O)        0.328    36.781 r  SEG_OBUF[6]_inst_i_636/O
                         net (fo=1, routed)           0.485    37.266    SEG_OBUF[6]_inst_i_636_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.597    37.863 r  SEG_OBUF[6]_inst_i_303/CO[0]
                         net (fo=70, routed)          2.780    40.643    SEG_OBUF[6]_inst_i_303_n_3
    SLICE_X68Y86         LUT5 (Prop_lut5_I3_O)        0.367    41.010 r  SEG_OBUF[6]_inst_i_631/O
                         net (fo=1, routed)           0.000    41.010    SEG_OBUF[6]_inst_i_631_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.560 r  SEG_OBUF[6]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000    41.560    SEG_OBUF[6]_inst_i_298_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.782 f  SEG_OBUF[6]_inst_i_4594/O[0]
                         net (fo=2, routed)           0.824    42.606    current_digit_value4[5]
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.299    42.905 r  SEG_OBUF[6]_inst_i_5545/O
                         net (fo=1, routed)           0.000    42.905    SEG_OBUF[6]_inst_i_5545_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.437 r  SEG_OBUF[6]_inst_i_4807/CO[3]
                         net (fo=1, routed)           0.000    43.437    SEG_OBUF[6]_inst_i_4807_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.676 f  SEG_OBUF[6]_inst_i_4799/O[2]
                         net (fo=1, routed)           0.746    44.422    SEG_OBUF[6]_inst_i_4799_n_5
    SLICE_X71Y89         LUT5 (Prop_lut5_I1_O)        0.302    44.724 f  SEG_OBUF[6]_inst_i_3740/O
                         net (fo=17, routed)          2.258    46.982    SEG_OBUF[6]_inst_i_3740_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I1_O)        0.152    47.134 r  SEG_OBUF[6]_inst_i_2504/O
                         net (fo=4, routed)           1.220    48.354    SEG_OBUF[6]_inst_i_2504_n_0
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.348    48.702 r  SEG_OBUF[6]_inst_i_5521/O
                         net (fo=1, routed)           0.000    48.702    SEG_OBUF[6]_inst_i_5521_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    49.215 r  SEG_OBUF[6]_inst_i_4771/CO[3]
                         net (fo=1, routed)           0.000    49.215    SEG_OBUF[6]_inst_i_4771_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.332 r  SEG_OBUF[6]_inst_i_3691/CO[3]
                         net (fo=1, routed)           0.000    49.332    SEG_OBUF[6]_inst_i_3691_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.449 r  SEG_OBUF[6]_inst_i_2482/CO[3]
                         net (fo=1, routed)           0.000    49.449    SEG_OBUF[6]_inst_i_2482_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.668 r  SEG_OBUF[6]_inst_i_3734/O[0]
                         net (fo=3, routed)           0.811    50.479    SEG_OBUF[6]_inst_i_3734_n_7
    SLICE_X69Y96         LUT6 (Prop_lut6_I0_O)        0.295    50.774 r  SEG_OBUF[6]_inst_i_2496/O
                         net (fo=1, routed)           0.782    51.556    SEG_OBUF[6]_inst_i_2496_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    52.093 r  SEG_OBUF[6]_inst_i_1299/O[2]
                         net (fo=4, routed)           1.354    53.447    SEG_OBUF[6]_inst_i_1299_n_5
    SLICE_X75Y95         LUT3 (Prop_lut3_I2_O)        0.302    53.749 r  SEG_OBUF[6]_inst_i_1306/O
                         net (fo=1, routed)           0.665    54.414    SEG_OBUF[6]_inst_i_1306_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I4_O)        0.124    54.538 r  SEG_OBUF[6]_inst_i_655/O
                         net (fo=2, routed)           0.884    55.423    SEG_OBUF[6]_inst_i_655_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.547 r  SEG_OBUF[6]_inst_i_659/O
                         net (fo=1, routed)           0.000    55.547    SEG_OBUF[6]_inst_i_659_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    56.187 r  SEG_OBUF[6]_inst_i_308/O[3]
                         net (fo=2, routed)           0.817    57.004    SEG_OBUF[6]_inst_i_308_n_4
    SLICE_X72Y97         LUT2 (Prop_lut2_I1_O)        0.306    57.310 r  SEG_OBUF[6]_inst_i_651/O
                         net (fo=1, routed)           0.000    57.310    SEG_OBUF[6]_inst_i_651_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.890 r  SEG_OBUF[6]_inst_i_307/O[2]
                         net (fo=1, routed)           1.223    59.113    SEG_OBUF[6]_inst_i_307_n_5
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.302    59.415 r  SEG_OBUF[6]_inst_i_292/O
                         net (fo=1, routed)           0.000    59.415    SEG_OBUF[6]_inst_i_292_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    59.667 r  SEG_OBUF[6]_inst_i_144/O[0]
                         net (fo=4, routed)           0.777    60.444    SEG_OBUF[6]_inst_i_144_n_7
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.295    60.739 r  SEG_OBUF[6]_inst_i_153/O
                         net (fo=1, routed)           0.796    61.536    SEG_OBUF[6]_inst_i_153_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124    61.660 f  SEG_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.957    62.617    SEG_OBUF[6]_inst_i_71_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.124    62.741 r  SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.020    63.761    SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.124    63.885 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.824    64.709    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    64.833 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.083    68.916    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    72.476 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    72.476    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.633ns  (logic 18.099ns (27.161%)  route 48.535ns (72.839%))
  Logic Levels:           48  (CARRY4=22 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.638     5.241    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  display_value_reg[31]/Q
                         net (fo=2132, routed)       14.495    20.192    display_value_reg_n_0_[31]
    SLICE_X66Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.316 r  SEG_OBUF[6]_inst_i_304/O
                         net (fo=86, routed)          2.947    23.263    SEG_OBUF[6]_inst_i_304_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.387 r  SEG_OBUF[6]_inst_i_4755/O
                         net (fo=1, routed)           0.000    23.387    SEG_OBUF[6]_inst_i_4755_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.785 r  SEG_OBUF[6]_inst_i_3677/CO[3]
                         net (fo=1, routed)           0.000    23.785    SEG_OBUF[6]_inst_i_3677_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  SEG_OBUF[6]_inst_i_4655/CO[3]
                         net (fo=1, routed)           0.000    23.899    SEG_OBUF[6]_inst_i_4655_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.170 f  SEG_OBUF[6]_inst_i_4699/CO[0]
                         net (fo=40, routed)          1.570    25.740    SEG_OBUF[6]_inst_i_4699_n_3
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.373    26.113 r  SEG_OBUF[6]_inst_i_5893/O
                         net (fo=2, routed)           1.021    27.134    SEG_OBUF[6]_inst_i_5893_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.124    27.258 r  SEG_OBUF[6]_inst_i_5897/O
                         net (fo=1, routed)           0.000    27.258    SEG_OBUF[6]_inst_i_5897_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.659 r  SEG_OBUF[6]_inst_i_5459/CO[3]
                         net (fo=1, routed)           0.000    27.659    SEG_OBUF[6]_inst_i_5459_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  SEG_OBUF[6]_inst_i_4680/CO[3]
                         net (fo=1, routed)           0.000    27.773    SEG_OBUF[6]_inst_i_4680_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.995 r  SEG_OBUF[6]_inst_i_3615/O[0]
                         net (fo=3, routed)           1.325    29.320    SEG_OBUF[6]_inst_i_3615_n_7
    SLICE_X70Y87         LUT3 (Prop_lut3_I0_O)        0.325    29.645 r  SEG_OBUF[6]_inst_i_4681/O
                         net (fo=2, routed)           0.861    30.506    SEG_OBUF[6]_inst_i_4681_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I4_O)        0.356    30.862 r  SEG_OBUF[6]_inst_i_3606/O
                         net (fo=2, routed)           0.642    31.505    SEG_OBUF[6]_inst_i_3606_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.348    31.853 r  SEG_OBUF[6]_inst_i_3610/O
                         net (fo=1, routed)           0.000    31.853    SEG_OBUF[6]_inst_i_3610_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.254 r  SEG_OBUF[6]_inst_i_2377/CO[3]
                         net (fo=1, routed)           0.000    32.254    SEG_OBUF[6]_inst_i_2377_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.567 r  SEG_OBUF[6]_inst_i_1257/O[3]
                         net (fo=7, routed)           1.740    34.307    SEG_OBUF[6]_inst_i_1257_n_4
    SLICE_X63Y92         LUT2 (Prop_lut2_I1_O)        0.306    34.613 r  SEG_OBUF[6]_inst_i_1255/O
                         net (fo=1, routed)           0.000    34.613    SEG_OBUF[6]_inst_i_1255_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.253 r  SEG_OBUF[6]_inst_i_638/O[3]
                         net (fo=3, routed)           1.200    36.453    SEG_OBUF[6]_inst_i_638_n_4
    SLICE_X60Y94         LUT4 (Prop_lut4_I1_O)        0.328    36.781 r  SEG_OBUF[6]_inst_i_636/O
                         net (fo=1, routed)           0.485    37.266    SEG_OBUF[6]_inst_i_636_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.597    37.863 r  SEG_OBUF[6]_inst_i_303/CO[0]
                         net (fo=70, routed)          2.780    40.643    SEG_OBUF[6]_inst_i_303_n_3
    SLICE_X68Y86         LUT5 (Prop_lut5_I3_O)        0.367    41.010 r  SEG_OBUF[6]_inst_i_631/O
                         net (fo=1, routed)           0.000    41.010    SEG_OBUF[6]_inst_i_631_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.560 r  SEG_OBUF[6]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000    41.560    SEG_OBUF[6]_inst_i_298_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.782 f  SEG_OBUF[6]_inst_i_4594/O[0]
                         net (fo=2, routed)           0.824    42.606    current_digit_value4[5]
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.299    42.905 r  SEG_OBUF[6]_inst_i_5545/O
                         net (fo=1, routed)           0.000    42.905    SEG_OBUF[6]_inst_i_5545_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.437 r  SEG_OBUF[6]_inst_i_4807/CO[3]
                         net (fo=1, routed)           0.000    43.437    SEG_OBUF[6]_inst_i_4807_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.676 f  SEG_OBUF[6]_inst_i_4799/O[2]
                         net (fo=1, routed)           0.746    44.422    SEG_OBUF[6]_inst_i_4799_n_5
    SLICE_X71Y89         LUT5 (Prop_lut5_I1_O)        0.302    44.724 f  SEG_OBUF[6]_inst_i_3740/O
                         net (fo=17, routed)          2.258    46.982    SEG_OBUF[6]_inst_i_3740_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I1_O)        0.152    47.134 r  SEG_OBUF[6]_inst_i_2504/O
                         net (fo=4, routed)           1.220    48.354    SEG_OBUF[6]_inst_i_2504_n_0
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.348    48.702 r  SEG_OBUF[6]_inst_i_5521/O
                         net (fo=1, routed)           0.000    48.702    SEG_OBUF[6]_inst_i_5521_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    49.215 r  SEG_OBUF[6]_inst_i_4771/CO[3]
                         net (fo=1, routed)           0.000    49.215    SEG_OBUF[6]_inst_i_4771_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.332 r  SEG_OBUF[6]_inst_i_3691/CO[3]
                         net (fo=1, routed)           0.000    49.332    SEG_OBUF[6]_inst_i_3691_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.449 r  SEG_OBUF[6]_inst_i_2482/CO[3]
                         net (fo=1, routed)           0.000    49.449    SEG_OBUF[6]_inst_i_2482_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.668 r  SEG_OBUF[6]_inst_i_3734/O[0]
                         net (fo=3, routed)           0.811    50.479    SEG_OBUF[6]_inst_i_3734_n_7
    SLICE_X69Y96         LUT6 (Prop_lut6_I0_O)        0.295    50.774 r  SEG_OBUF[6]_inst_i_2496/O
                         net (fo=1, routed)           0.782    51.556    SEG_OBUF[6]_inst_i_2496_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    52.093 r  SEG_OBUF[6]_inst_i_1299/O[2]
                         net (fo=4, routed)           1.354    53.447    SEG_OBUF[6]_inst_i_1299_n_5
    SLICE_X75Y95         LUT3 (Prop_lut3_I2_O)        0.302    53.749 r  SEG_OBUF[6]_inst_i_1306/O
                         net (fo=1, routed)           0.665    54.414    SEG_OBUF[6]_inst_i_1306_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I4_O)        0.124    54.538 r  SEG_OBUF[6]_inst_i_655/O
                         net (fo=2, routed)           0.884    55.423    SEG_OBUF[6]_inst_i_655_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.547 r  SEG_OBUF[6]_inst_i_659/O
                         net (fo=1, routed)           0.000    55.547    SEG_OBUF[6]_inst_i_659_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    56.187 r  SEG_OBUF[6]_inst_i_308/O[3]
                         net (fo=2, routed)           0.817    57.004    SEG_OBUF[6]_inst_i_308_n_4
    SLICE_X72Y97         LUT2 (Prop_lut2_I1_O)        0.306    57.310 r  SEG_OBUF[6]_inst_i_651/O
                         net (fo=1, routed)           0.000    57.310    SEG_OBUF[6]_inst_i_651_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.890 r  SEG_OBUF[6]_inst_i_307/O[2]
                         net (fo=1, routed)           1.223    59.113    SEG_OBUF[6]_inst_i_307_n_5
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.302    59.415 r  SEG_OBUF[6]_inst_i_292/O
                         net (fo=1, routed)           0.000    59.415    SEG_OBUF[6]_inst_i_292_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    59.667 r  SEG_OBUF[6]_inst_i_144/O[0]
                         net (fo=4, routed)           0.777    60.444    SEG_OBUF[6]_inst_i_144_n_7
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.295    60.739 r  SEG_OBUF[6]_inst_i_153/O
                         net (fo=1, routed)           0.796    61.536    SEG_OBUF[6]_inst_i_153_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124    61.660 r  SEG_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.957    62.617    SEG_OBUF[6]_inst_i_71_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.124    62.741 f  SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.020    63.761    SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.124    63.885 f  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829    64.714    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    64.838 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.503    68.340    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    71.874 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    71.874    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.418ns  (logic 18.058ns (27.189%)  route 48.360ns (72.811%))
  Logic Levels:           48  (CARRY4=22 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.638     5.241    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  display_value_reg[31]/Q
                         net (fo=2132, routed)       14.495    20.192    display_value_reg_n_0_[31]
    SLICE_X66Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.316 r  SEG_OBUF[6]_inst_i_304/O
                         net (fo=86, routed)          2.947    23.263    SEG_OBUF[6]_inst_i_304_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.387 r  SEG_OBUF[6]_inst_i_4755/O
                         net (fo=1, routed)           0.000    23.387    SEG_OBUF[6]_inst_i_4755_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.785 r  SEG_OBUF[6]_inst_i_3677/CO[3]
                         net (fo=1, routed)           0.000    23.785    SEG_OBUF[6]_inst_i_3677_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  SEG_OBUF[6]_inst_i_4655/CO[3]
                         net (fo=1, routed)           0.000    23.899    SEG_OBUF[6]_inst_i_4655_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.170 f  SEG_OBUF[6]_inst_i_4699/CO[0]
                         net (fo=40, routed)          1.570    25.740    SEG_OBUF[6]_inst_i_4699_n_3
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.373    26.113 r  SEG_OBUF[6]_inst_i_5893/O
                         net (fo=2, routed)           1.021    27.134    SEG_OBUF[6]_inst_i_5893_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.124    27.258 r  SEG_OBUF[6]_inst_i_5897/O
                         net (fo=1, routed)           0.000    27.258    SEG_OBUF[6]_inst_i_5897_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.659 r  SEG_OBUF[6]_inst_i_5459/CO[3]
                         net (fo=1, routed)           0.000    27.659    SEG_OBUF[6]_inst_i_5459_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  SEG_OBUF[6]_inst_i_4680/CO[3]
                         net (fo=1, routed)           0.000    27.773    SEG_OBUF[6]_inst_i_4680_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.995 r  SEG_OBUF[6]_inst_i_3615/O[0]
                         net (fo=3, routed)           1.325    29.320    SEG_OBUF[6]_inst_i_3615_n_7
    SLICE_X70Y87         LUT3 (Prop_lut3_I0_O)        0.325    29.645 r  SEG_OBUF[6]_inst_i_4681/O
                         net (fo=2, routed)           0.861    30.506    SEG_OBUF[6]_inst_i_4681_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I4_O)        0.356    30.862 r  SEG_OBUF[6]_inst_i_3606/O
                         net (fo=2, routed)           0.642    31.505    SEG_OBUF[6]_inst_i_3606_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.348    31.853 r  SEG_OBUF[6]_inst_i_3610/O
                         net (fo=1, routed)           0.000    31.853    SEG_OBUF[6]_inst_i_3610_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.254 r  SEG_OBUF[6]_inst_i_2377/CO[3]
                         net (fo=1, routed)           0.000    32.254    SEG_OBUF[6]_inst_i_2377_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.567 r  SEG_OBUF[6]_inst_i_1257/O[3]
                         net (fo=7, routed)           1.740    34.307    SEG_OBUF[6]_inst_i_1257_n_4
    SLICE_X63Y92         LUT2 (Prop_lut2_I1_O)        0.306    34.613 r  SEG_OBUF[6]_inst_i_1255/O
                         net (fo=1, routed)           0.000    34.613    SEG_OBUF[6]_inst_i_1255_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.253 r  SEG_OBUF[6]_inst_i_638/O[3]
                         net (fo=3, routed)           1.200    36.453    SEG_OBUF[6]_inst_i_638_n_4
    SLICE_X60Y94         LUT4 (Prop_lut4_I1_O)        0.328    36.781 r  SEG_OBUF[6]_inst_i_636/O
                         net (fo=1, routed)           0.485    37.266    SEG_OBUF[6]_inst_i_636_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.597    37.863 r  SEG_OBUF[6]_inst_i_303/CO[0]
                         net (fo=70, routed)          2.780    40.643    SEG_OBUF[6]_inst_i_303_n_3
    SLICE_X68Y86         LUT5 (Prop_lut5_I3_O)        0.367    41.010 r  SEG_OBUF[6]_inst_i_631/O
                         net (fo=1, routed)           0.000    41.010    SEG_OBUF[6]_inst_i_631_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.560 r  SEG_OBUF[6]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000    41.560    SEG_OBUF[6]_inst_i_298_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.782 f  SEG_OBUF[6]_inst_i_4594/O[0]
                         net (fo=2, routed)           0.824    42.606    current_digit_value4[5]
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.299    42.905 r  SEG_OBUF[6]_inst_i_5545/O
                         net (fo=1, routed)           0.000    42.905    SEG_OBUF[6]_inst_i_5545_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.437 r  SEG_OBUF[6]_inst_i_4807/CO[3]
                         net (fo=1, routed)           0.000    43.437    SEG_OBUF[6]_inst_i_4807_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.676 f  SEG_OBUF[6]_inst_i_4799/O[2]
                         net (fo=1, routed)           0.746    44.422    SEG_OBUF[6]_inst_i_4799_n_5
    SLICE_X71Y89         LUT5 (Prop_lut5_I1_O)        0.302    44.724 f  SEG_OBUF[6]_inst_i_3740/O
                         net (fo=17, routed)          2.258    46.982    SEG_OBUF[6]_inst_i_3740_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I1_O)        0.152    47.134 r  SEG_OBUF[6]_inst_i_2504/O
                         net (fo=4, routed)           1.220    48.354    SEG_OBUF[6]_inst_i_2504_n_0
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.348    48.702 r  SEG_OBUF[6]_inst_i_5521/O
                         net (fo=1, routed)           0.000    48.702    SEG_OBUF[6]_inst_i_5521_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    49.215 r  SEG_OBUF[6]_inst_i_4771/CO[3]
                         net (fo=1, routed)           0.000    49.215    SEG_OBUF[6]_inst_i_4771_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.332 r  SEG_OBUF[6]_inst_i_3691/CO[3]
                         net (fo=1, routed)           0.000    49.332    SEG_OBUF[6]_inst_i_3691_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.449 r  SEG_OBUF[6]_inst_i_2482/CO[3]
                         net (fo=1, routed)           0.000    49.449    SEG_OBUF[6]_inst_i_2482_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.668 r  SEG_OBUF[6]_inst_i_3734/O[0]
                         net (fo=3, routed)           0.811    50.479    SEG_OBUF[6]_inst_i_3734_n_7
    SLICE_X69Y96         LUT6 (Prop_lut6_I0_O)        0.295    50.774 r  SEG_OBUF[6]_inst_i_2496/O
                         net (fo=1, routed)           0.782    51.556    SEG_OBUF[6]_inst_i_2496_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    52.093 r  SEG_OBUF[6]_inst_i_1299/O[2]
                         net (fo=4, routed)           1.354    53.447    SEG_OBUF[6]_inst_i_1299_n_5
    SLICE_X75Y95         LUT3 (Prop_lut3_I2_O)        0.302    53.749 r  SEG_OBUF[6]_inst_i_1306/O
                         net (fo=1, routed)           0.665    54.414    SEG_OBUF[6]_inst_i_1306_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I4_O)        0.124    54.538 r  SEG_OBUF[6]_inst_i_655/O
                         net (fo=2, routed)           0.884    55.423    SEG_OBUF[6]_inst_i_655_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.547 r  SEG_OBUF[6]_inst_i_659/O
                         net (fo=1, routed)           0.000    55.547    SEG_OBUF[6]_inst_i_659_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    56.187 r  SEG_OBUF[6]_inst_i_308/O[3]
                         net (fo=2, routed)           0.817    57.004    SEG_OBUF[6]_inst_i_308_n_4
    SLICE_X72Y97         LUT2 (Prop_lut2_I1_O)        0.306    57.310 r  SEG_OBUF[6]_inst_i_651/O
                         net (fo=1, routed)           0.000    57.310    SEG_OBUF[6]_inst_i_651_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.890 r  SEG_OBUF[6]_inst_i_307/O[2]
                         net (fo=1, routed)           1.223    59.113    SEG_OBUF[6]_inst_i_307_n_5
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.302    59.415 r  SEG_OBUF[6]_inst_i_292/O
                         net (fo=1, routed)           0.000    59.415    SEG_OBUF[6]_inst_i_292_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    59.667 r  SEG_OBUF[6]_inst_i_144/O[0]
                         net (fo=4, routed)           0.777    60.444    SEG_OBUF[6]_inst_i_144_n_7
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.295    60.739 r  SEG_OBUF[6]_inst_i_153/O
                         net (fo=1, routed)           0.796    61.536    SEG_OBUF[6]_inst_i_153_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124    61.660 f  SEG_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.957    62.617    SEG_OBUF[6]_inst_i_71_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.124    62.741 r  SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.020    63.761    SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.124    63.885 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.180    65.065    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    65.189 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.976    68.165    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    71.658 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    71.658    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.243ns  (logic 18.115ns (27.347%)  route 48.127ns (72.653%))
  Logic Levels:           48  (CARRY4=22 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.638     5.241    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  display_value_reg[31]/Q
                         net (fo=2132, routed)       14.495    20.192    display_value_reg_n_0_[31]
    SLICE_X66Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.316 r  SEG_OBUF[6]_inst_i_304/O
                         net (fo=86, routed)          2.947    23.263    SEG_OBUF[6]_inst_i_304_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.387 r  SEG_OBUF[6]_inst_i_4755/O
                         net (fo=1, routed)           0.000    23.387    SEG_OBUF[6]_inst_i_4755_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.785 r  SEG_OBUF[6]_inst_i_3677/CO[3]
                         net (fo=1, routed)           0.000    23.785    SEG_OBUF[6]_inst_i_3677_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  SEG_OBUF[6]_inst_i_4655/CO[3]
                         net (fo=1, routed)           0.000    23.899    SEG_OBUF[6]_inst_i_4655_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.170 f  SEG_OBUF[6]_inst_i_4699/CO[0]
                         net (fo=40, routed)          1.570    25.740    SEG_OBUF[6]_inst_i_4699_n_3
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.373    26.113 r  SEG_OBUF[6]_inst_i_5893/O
                         net (fo=2, routed)           1.021    27.134    SEG_OBUF[6]_inst_i_5893_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.124    27.258 r  SEG_OBUF[6]_inst_i_5897/O
                         net (fo=1, routed)           0.000    27.258    SEG_OBUF[6]_inst_i_5897_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.659 r  SEG_OBUF[6]_inst_i_5459/CO[3]
                         net (fo=1, routed)           0.000    27.659    SEG_OBUF[6]_inst_i_5459_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  SEG_OBUF[6]_inst_i_4680/CO[3]
                         net (fo=1, routed)           0.000    27.773    SEG_OBUF[6]_inst_i_4680_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.995 r  SEG_OBUF[6]_inst_i_3615/O[0]
                         net (fo=3, routed)           1.325    29.320    SEG_OBUF[6]_inst_i_3615_n_7
    SLICE_X70Y87         LUT3 (Prop_lut3_I0_O)        0.325    29.645 r  SEG_OBUF[6]_inst_i_4681/O
                         net (fo=2, routed)           0.861    30.506    SEG_OBUF[6]_inst_i_4681_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I4_O)        0.356    30.862 r  SEG_OBUF[6]_inst_i_3606/O
                         net (fo=2, routed)           0.642    31.505    SEG_OBUF[6]_inst_i_3606_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.348    31.853 r  SEG_OBUF[6]_inst_i_3610/O
                         net (fo=1, routed)           0.000    31.853    SEG_OBUF[6]_inst_i_3610_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.254 r  SEG_OBUF[6]_inst_i_2377/CO[3]
                         net (fo=1, routed)           0.000    32.254    SEG_OBUF[6]_inst_i_2377_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.567 r  SEG_OBUF[6]_inst_i_1257/O[3]
                         net (fo=7, routed)           1.740    34.307    SEG_OBUF[6]_inst_i_1257_n_4
    SLICE_X63Y92         LUT2 (Prop_lut2_I1_O)        0.306    34.613 r  SEG_OBUF[6]_inst_i_1255/O
                         net (fo=1, routed)           0.000    34.613    SEG_OBUF[6]_inst_i_1255_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.253 r  SEG_OBUF[6]_inst_i_638/O[3]
                         net (fo=3, routed)           1.200    36.453    SEG_OBUF[6]_inst_i_638_n_4
    SLICE_X60Y94         LUT4 (Prop_lut4_I1_O)        0.328    36.781 r  SEG_OBUF[6]_inst_i_636/O
                         net (fo=1, routed)           0.485    37.266    SEG_OBUF[6]_inst_i_636_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.597    37.863 r  SEG_OBUF[6]_inst_i_303/CO[0]
                         net (fo=70, routed)          2.780    40.643    SEG_OBUF[6]_inst_i_303_n_3
    SLICE_X68Y86         LUT5 (Prop_lut5_I3_O)        0.367    41.010 r  SEG_OBUF[6]_inst_i_631/O
                         net (fo=1, routed)           0.000    41.010    SEG_OBUF[6]_inst_i_631_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.560 r  SEG_OBUF[6]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000    41.560    SEG_OBUF[6]_inst_i_298_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.782 f  SEG_OBUF[6]_inst_i_4594/O[0]
                         net (fo=2, routed)           0.824    42.606    current_digit_value4[5]
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.299    42.905 r  SEG_OBUF[6]_inst_i_5545/O
                         net (fo=1, routed)           0.000    42.905    SEG_OBUF[6]_inst_i_5545_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.437 r  SEG_OBUF[6]_inst_i_4807/CO[3]
                         net (fo=1, routed)           0.000    43.437    SEG_OBUF[6]_inst_i_4807_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.676 f  SEG_OBUF[6]_inst_i_4799/O[2]
                         net (fo=1, routed)           0.746    44.422    SEG_OBUF[6]_inst_i_4799_n_5
    SLICE_X71Y89         LUT5 (Prop_lut5_I1_O)        0.302    44.724 f  SEG_OBUF[6]_inst_i_3740/O
                         net (fo=17, routed)          2.258    46.982    SEG_OBUF[6]_inst_i_3740_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I1_O)        0.152    47.134 r  SEG_OBUF[6]_inst_i_2504/O
                         net (fo=4, routed)           1.220    48.354    SEG_OBUF[6]_inst_i_2504_n_0
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.348    48.702 r  SEG_OBUF[6]_inst_i_5521/O
                         net (fo=1, routed)           0.000    48.702    SEG_OBUF[6]_inst_i_5521_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    49.215 r  SEG_OBUF[6]_inst_i_4771/CO[3]
                         net (fo=1, routed)           0.000    49.215    SEG_OBUF[6]_inst_i_4771_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.332 r  SEG_OBUF[6]_inst_i_3691/CO[3]
                         net (fo=1, routed)           0.000    49.332    SEG_OBUF[6]_inst_i_3691_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.449 r  SEG_OBUF[6]_inst_i_2482/CO[3]
                         net (fo=1, routed)           0.000    49.449    SEG_OBUF[6]_inst_i_2482_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.668 r  SEG_OBUF[6]_inst_i_3734/O[0]
                         net (fo=3, routed)           0.811    50.479    SEG_OBUF[6]_inst_i_3734_n_7
    SLICE_X69Y96         LUT6 (Prop_lut6_I0_O)        0.295    50.774 r  SEG_OBUF[6]_inst_i_2496/O
                         net (fo=1, routed)           0.782    51.556    SEG_OBUF[6]_inst_i_2496_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    52.093 r  SEG_OBUF[6]_inst_i_1299/O[2]
                         net (fo=4, routed)           1.354    53.447    SEG_OBUF[6]_inst_i_1299_n_5
    SLICE_X75Y95         LUT3 (Prop_lut3_I2_O)        0.302    53.749 r  SEG_OBUF[6]_inst_i_1306/O
                         net (fo=1, routed)           0.665    54.414    SEG_OBUF[6]_inst_i_1306_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I4_O)        0.124    54.538 r  SEG_OBUF[6]_inst_i_655/O
                         net (fo=2, routed)           0.884    55.423    SEG_OBUF[6]_inst_i_655_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.547 r  SEG_OBUF[6]_inst_i_659/O
                         net (fo=1, routed)           0.000    55.547    SEG_OBUF[6]_inst_i_659_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    56.187 r  SEG_OBUF[6]_inst_i_308/O[3]
                         net (fo=2, routed)           0.817    57.004    SEG_OBUF[6]_inst_i_308_n_4
    SLICE_X72Y97         LUT2 (Prop_lut2_I1_O)        0.306    57.310 r  SEG_OBUF[6]_inst_i_651/O
                         net (fo=1, routed)           0.000    57.310    SEG_OBUF[6]_inst_i_651_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.890 r  SEG_OBUF[6]_inst_i_307/O[2]
                         net (fo=1, routed)           1.223    59.113    SEG_OBUF[6]_inst_i_307_n_5
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.302    59.415 r  SEG_OBUF[6]_inst_i_292/O
                         net (fo=1, routed)           0.000    59.415    SEG_OBUF[6]_inst_i_292_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    59.667 r  SEG_OBUF[6]_inst_i_144/O[0]
                         net (fo=4, routed)           0.777    60.444    SEG_OBUF[6]_inst_i_144_n_7
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.295    60.739 r  SEG_OBUF[6]_inst_i_153/O
                         net (fo=1, routed)           0.796    61.536    SEG_OBUF[6]_inst_i_153_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124    61.660 f  SEG_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.957    62.617    SEG_OBUF[6]_inst_i_71_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.124    62.741 r  SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.020    63.761    SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.124    63.885 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.910    64.795    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I3_O)        0.124    64.919 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.014    67.933    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    71.483 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    71.483    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.212ns  (logic 18.102ns (27.340%)  route 48.110ns (72.660%))
  Logic Levels:           48  (CARRY4=22 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.638     5.241    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  display_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  display_value_reg[31]/Q
                         net (fo=2132, routed)       14.495    20.192    display_value_reg_n_0_[31]
    SLICE_X66Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.316 r  SEG_OBUF[6]_inst_i_304/O
                         net (fo=86, routed)          2.947    23.263    SEG_OBUF[6]_inst_i_304_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.387 r  SEG_OBUF[6]_inst_i_4755/O
                         net (fo=1, routed)           0.000    23.387    SEG_OBUF[6]_inst_i_4755_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.785 r  SEG_OBUF[6]_inst_i_3677/CO[3]
                         net (fo=1, routed)           0.000    23.785    SEG_OBUF[6]_inst_i_3677_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.899 r  SEG_OBUF[6]_inst_i_4655/CO[3]
                         net (fo=1, routed)           0.000    23.899    SEG_OBUF[6]_inst_i_4655_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.170 f  SEG_OBUF[6]_inst_i_4699/CO[0]
                         net (fo=40, routed)          1.570    25.740    SEG_OBUF[6]_inst_i_4699_n_3
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.373    26.113 r  SEG_OBUF[6]_inst_i_5893/O
                         net (fo=2, routed)           1.021    27.134    SEG_OBUF[6]_inst_i_5893_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.124    27.258 r  SEG_OBUF[6]_inst_i_5897/O
                         net (fo=1, routed)           0.000    27.258    SEG_OBUF[6]_inst_i_5897_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.659 r  SEG_OBUF[6]_inst_i_5459/CO[3]
                         net (fo=1, routed)           0.000    27.659    SEG_OBUF[6]_inst_i_5459_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  SEG_OBUF[6]_inst_i_4680/CO[3]
                         net (fo=1, routed)           0.000    27.773    SEG_OBUF[6]_inst_i_4680_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.995 r  SEG_OBUF[6]_inst_i_3615/O[0]
                         net (fo=3, routed)           1.325    29.320    SEG_OBUF[6]_inst_i_3615_n_7
    SLICE_X70Y87         LUT3 (Prop_lut3_I0_O)        0.325    29.645 r  SEG_OBUF[6]_inst_i_4681/O
                         net (fo=2, routed)           0.861    30.506    SEG_OBUF[6]_inst_i_4681_n_0
    SLICE_X70Y87         LUT5 (Prop_lut5_I4_O)        0.356    30.862 r  SEG_OBUF[6]_inst_i_3606/O
                         net (fo=2, routed)           0.642    31.505    SEG_OBUF[6]_inst_i_3606_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.348    31.853 r  SEG_OBUF[6]_inst_i_3610/O
                         net (fo=1, routed)           0.000    31.853    SEG_OBUF[6]_inst_i_3610_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.254 r  SEG_OBUF[6]_inst_i_2377/CO[3]
                         net (fo=1, routed)           0.000    32.254    SEG_OBUF[6]_inst_i_2377_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.567 r  SEG_OBUF[6]_inst_i_1257/O[3]
                         net (fo=7, routed)           1.740    34.307    SEG_OBUF[6]_inst_i_1257_n_4
    SLICE_X63Y92         LUT2 (Prop_lut2_I1_O)        0.306    34.613 r  SEG_OBUF[6]_inst_i_1255/O
                         net (fo=1, routed)           0.000    34.613    SEG_OBUF[6]_inst_i_1255_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.253 r  SEG_OBUF[6]_inst_i_638/O[3]
                         net (fo=3, routed)           1.200    36.453    SEG_OBUF[6]_inst_i_638_n_4
    SLICE_X60Y94         LUT4 (Prop_lut4_I1_O)        0.328    36.781 r  SEG_OBUF[6]_inst_i_636/O
                         net (fo=1, routed)           0.485    37.266    SEG_OBUF[6]_inst_i_636_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.597    37.863 r  SEG_OBUF[6]_inst_i_303/CO[0]
                         net (fo=70, routed)          2.780    40.643    SEG_OBUF[6]_inst_i_303_n_3
    SLICE_X68Y86         LUT5 (Prop_lut5_I3_O)        0.367    41.010 r  SEG_OBUF[6]_inst_i_631/O
                         net (fo=1, routed)           0.000    41.010    SEG_OBUF[6]_inst_i_631_n_0
    SLICE_X68Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.560 r  SEG_OBUF[6]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000    41.560    SEG_OBUF[6]_inst_i_298_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.782 f  SEG_OBUF[6]_inst_i_4594/O[0]
                         net (fo=2, routed)           0.824    42.606    current_digit_value4[5]
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.299    42.905 r  SEG_OBUF[6]_inst_i_5545/O
                         net (fo=1, routed)           0.000    42.905    SEG_OBUF[6]_inst_i_5545_n_0
    SLICE_X67Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.437 r  SEG_OBUF[6]_inst_i_4807/CO[3]
                         net (fo=1, routed)           0.000    43.437    SEG_OBUF[6]_inst_i_4807_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.676 f  SEG_OBUF[6]_inst_i_4799/O[2]
                         net (fo=1, routed)           0.746    44.422    SEG_OBUF[6]_inst_i_4799_n_5
    SLICE_X71Y89         LUT5 (Prop_lut5_I1_O)        0.302    44.724 f  SEG_OBUF[6]_inst_i_3740/O
                         net (fo=17, routed)          2.258    46.982    SEG_OBUF[6]_inst_i_3740_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I1_O)        0.152    47.134 r  SEG_OBUF[6]_inst_i_2504/O
                         net (fo=4, routed)           1.220    48.354    SEG_OBUF[6]_inst_i_2504_n_0
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.348    48.702 r  SEG_OBUF[6]_inst_i_5521/O
                         net (fo=1, routed)           0.000    48.702    SEG_OBUF[6]_inst_i_5521_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    49.215 r  SEG_OBUF[6]_inst_i_4771/CO[3]
                         net (fo=1, routed)           0.000    49.215    SEG_OBUF[6]_inst_i_4771_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.332 r  SEG_OBUF[6]_inst_i_3691/CO[3]
                         net (fo=1, routed)           0.000    49.332    SEG_OBUF[6]_inst_i_3691_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.449 r  SEG_OBUF[6]_inst_i_2482/CO[3]
                         net (fo=1, routed)           0.000    49.449    SEG_OBUF[6]_inst_i_2482_n_0
    SLICE_X70Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.668 r  SEG_OBUF[6]_inst_i_3734/O[0]
                         net (fo=3, routed)           0.811    50.479    SEG_OBUF[6]_inst_i_3734_n_7
    SLICE_X69Y96         LUT6 (Prop_lut6_I0_O)        0.295    50.774 r  SEG_OBUF[6]_inst_i_2496/O
                         net (fo=1, routed)           0.782    51.556    SEG_OBUF[6]_inst_i_2496_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    52.093 r  SEG_OBUF[6]_inst_i_1299/O[2]
                         net (fo=4, routed)           1.354    53.447    SEG_OBUF[6]_inst_i_1299_n_5
    SLICE_X75Y95         LUT3 (Prop_lut3_I2_O)        0.302    53.749 r  SEG_OBUF[6]_inst_i_1306/O
                         net (fo=1, routed)           0.665    54.414    SEG_OBUF[6]_inst_i_1306_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I4_O)        0.124    54.538 r  SEG_OBUF[6]_inst_i_655/O
                         net (fo=2, routed)           0.884    55.423    SEG_OBUF[6]_inst_i_655_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    55.547 r  SEG_OBUF[6]_inst_i_659/O
                         net (fo=1, routed)           0.000    55.547    SEG_OBUF[6]_inst_i_659_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    56.187 r  SEG_OBUF[6]_inst_i_308/O[3]
                         net (fo=2, routed)           0.817    57.004    SEG_OBUF[6]_inst_i_308_n_4
    SLICE_X72Y97         LUT2 (Prop_lut2_I1_O)        0.306    57.310 r  SEG_OBUF[6]_inst_i_651/O
                         net (fo=1, routed)           0.000    57.310    SEG_OBUF[6]_inst_i_651_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.890 r  SEG_OBUF[6]_inst_i_307/O[2]
                         net (fo=1, routed)           1.223    59.113    SEG_OBUF[6]_inst_i_307_n_5
    SLICE_X66Y98         LUT2 (Prop_lut2_I0_O)        0.302    59.415 r  SEG_OBUF[6]_inst_i_292/O
                         net (fo=1, routed)           0.000    59.415    SEG_OBUF[6]_inst_i_292_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    59.667 r  SEG_OBUF[6]_inst_i_144/O[0]
                         net (fo=4, routed)           0.777    60.444    SEG_OBUF[6]_inst_i_144_n_7
    SLICE_X62Y99         LUT4 (Prop_lut4_I3_O)        0.295    60.739 r  SEG_OBUF[6]_inst_i_153/O
                         net (fo=1, routed)           0.796    61.536    SEG_OBUF[6]_inst_i_153_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.124    61.660 f  SEG_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.957    62.617    SEG_OBUF[6]_inst_i_71_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.124    62.741 r  SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.020    63.761    SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.124    63.885 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.027    64.912    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I3_O)        0.124    65.036 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.880    67.916    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    71.453 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    71.453    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 4.501ns (44.878%)  route 5.529ns (55.122%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     5.640 f  digit_index_reg[2]/Q
                         net (fo=16, routed)          1.250     6.891    digit_index[2]
    SLICE_X46Y102        LUT3 (Prop_lut3_I0_O)        0.325     7.216 r  AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.278    11.494    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    15.252 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.252    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 4.292ns (44.623%)  route 5.327ns (55.377%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     5.640 r  digit_index_reg[2]/Q
                         net (fo=16, routed)          1.161     6.801    digit_index[2]
    SLICE_X43Y103        LUT3 (Prop_lut3_I0_O)        0.299     7.100 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.166    11.266    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.840 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.840    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 4.270ns (44.759%)  route 5.270ns (55.241%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.221    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     5.640 f  digit_index_reg[2]/Q
                         net (fo=16, routed)          1.591     7.231    digit_index[2]
    SLICE_X48Y104        LUT3 (Prop_lut3_I0_O)        0.299     7.530 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.679    11.209    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    14.760 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.760    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.439ns (59.820%)  route 0.966ns (40.180%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  digit_index_reg[0]/Q
                         net (fo=25, routed)          0.161     1.783    digit_index[0]
    SLICE_X43Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.634    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.887 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.887    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.502ns (59.886%)  route 1.006ns (40.114%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  digit_index_reg[0]/Q
                         net (fo=25, routed)          0.161     1.783    digit_index[0]
    SLICE_X43Y106        LUT3 (Prop_lut3_I2_O)        0.048     1.831 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.845     2.676    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.989 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.989    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.493ns (57.376%)  route 1.109ns (42.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  digit_index_reg[0]/Q
                         net (fo=25, routed)          0.429     2.052    digit_index[0]
    SLICE_X43Y103        LUT3 (Prop_lut3_I2_O)        0.049     2.101 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.680     2.781    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     4.084 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.084    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.481ns (53.992%)  route 1.262ns (46.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  digit_index_reg[1]/Q
                         net (fo=22, routed)          0.477     2.099    digit_index[1]
    SLICE_X43Y103        LUT3 (Prop_lut3_I1_O)        0.042     2.141 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.927    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     4.225 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.225    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.550ns (53.582%)  route 1.343ns (46.418%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  digit_index_reg[0]/Q
                         net (fo=25, routed)          0.295     1.917    digit_index[0]
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.962 f  SEG_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     1.962    SEG_OBUF[6]_inst_i_24_n_0
    SLICE_X47Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     2.024 f  SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.146     2.170    SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.108     2.278 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.902     3.180    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.375 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.375    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.466ns (50.050%)  route 1.463ns (49.950%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  digit_index_reg[1]/Q
                         net (fo=22, routed)          0.364     1.987    digit_index[1]
    SLICE_X48Y104        LUT3 (Prop_lut3_I2_O)        0.044     2.031 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.098     3.129    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.281     4.410 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.410    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.523ns (51.176%)  route 1.453ns (48.824%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.128     1.609 f  digit_index_reg[2]/Q
                         net (fo=16, routed)          0.343     1.952    digit_index[2]
    SLICE_X44Y102        LUT6 (Prop_lut6_I2_O)        0.099     2.051 r  SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.183     2.234    SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.045     2.279 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.927     3.206    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.457 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.457    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.594ns (52.533%)  route 1.440ns (47.467%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  digit_index_reg[0]/Q
                         net (fo=25, routed)          0.295     1.917    digit_index[0]
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  SEG_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     1.962    SEG_OBUF[6]_inst_i_24_n_0
    SLICE_X47Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     2.024 r  SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.230     2.254    SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.108     2.362 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.916     3.278    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.516 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.516    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.438ns (46.142%)  route 1.679ns (53.858%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  digit_index_reg[1]/Q
                         net (fo=22, routed)          0.364     1.987    digit_index[1]
    SLICE_X48Y104        LUT3 (Prop_lut3_I1_O)        0.045     2.032 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.315     3.346    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.599 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.599    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.590ns (48.032%)  route 1.721ns (51.968%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.481    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDRE                                         r  digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  digit_index_reg[0]/Q
                         net (fo=25, routed)          0.295     1.917    digit_index[0]
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  SEG_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     1.962    SEG_OBUF[6]_inst_i_24_n_0
    SLICE_X47Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     2.024 r  SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.192     2.216    SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.108     2.324 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.234     3.558    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.792 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.792    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JB[1]
                            (input port)
  Destination:            JB1_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.917ns  (logic 1.483ns (30.157%)  route 3.434ns (69.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  JB[1] (IN)
                         net (fo=0)                   0.000     0.000    JB[1]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  JB_IBUF[1]_inst/O
                         net (fo=1, routed)           3.434     4.917    JB_IBUF[1]
    SLICE_X14Y85         FDRE                                         r  JB1_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.519     4.942    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y85         FDRE                                         r  JB1_sync1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JB[1]
                            (input port)
  Destination:            JB1_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.251ns (14.441%)  route 1.485ns (85.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  JB[1] (IN)
                         net (fo=0)                   0.000     0.000    JB[1]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  JB_IBUF[1]_inst/O
                         net (fo=1, routed)           1.485     1.736    JB_IBUF[1]
    SLICE_X14Y85         FDRE                                         r  JB1_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y85         FDRE                                         r  JB1_sync1_reg/C





