# 1 "../../../../components/driver/source/flash.c"
# 1 "C:\\Dfile\\test\\jack_test_sripts_F1\\example\\peripheral\\adc\\ck802_proj//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 201112L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 6
#define __GNUC_MINOR__ 3
#define __GNUC_PATCHLEVEL__ 0
#define __VERSION__ "6.3.0"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE_SIZE__ 1
#define __OPTIMIZE__ 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ long int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1010
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0x7fffffffL
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffU
#define __UINT32_C(c) c ## U
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __csky__ 2
#define __CSKY__ 2
#define __ckcore__ 2
#define __CKCORE__ 2
#define __CSKYABIV2__ 1
#define __cskyabiv2__ 1
#define __CSKYABI__ 2
#define __cskyabi__ 2
#define __ckcoreLE__ 1
#define __cskyLE__ 1
#define __cskyle__ 1
#define __CSKYLE__ 1
#define __CK802__ 1
#define __ck802__ 1
#define __CK802__ 1
#define __ck802__ 1
#define __csky_soft_float__ 1
#define __CSKY_SOFT_FLOAT__ 1
#define __csky_required_printf__ 1
#define __CSKY_REQUIRED_PRINTF__ 1
#define __csky_required_scanf__ 1
#define __CSKY_REQUIRED_SCANF__ 1
#define __ELF__ 1
# 1 "<command-line>"
#define _PHY_DEBUG 1
#define SERV_GGS 0
#define SERV_GATT_SERV 0
#define SERV_DEV_INFO 0
#define PHY_MCU_TYPE MCU_BUMBEE_CK802
#define MAIN_HAS_NOARGC 1
#define MAIN_HAS_NORETURN 1
#define OSAL_CBTIMER_NUM_TASKS 1
#define HCI_TL_NONE 1
#define OSALMEM_METRICS 0
#define DEBUG_INFO 1
#define CFG_WDT_ENABLE 0
#define CFG_SLEEP_MODE PWR_MODE_SLEEP
#define USE_ROMSYM_ALIAS 1
#define HOST_CONFIG 6
#define ADV_NCONN_CFG 0x01
#define ADV_CONN_CFG 0x02
#define SCAN_CFG 0x04
#define INIT_CFG 0x08
#define BROADCASTER_CFG 0x01
#define OBSERVER_CFG 0x02
#define PERIPHERAL_CFG 0x04
#define CENTRAL_CFG 0x08
# 1 "../../../../components/driver/source/flash.c"
# 32 "../../../../components/driver/source/flash.c"
# 1 "../../../../misc/rom_sym_def.h" 1



#define __ROM_SYM_H__ 




#define __memcpy_fast _symrom___memcpy_fast
#define memcpy _symrom_memcpy
#define memset _symrom_memset
#define memcmp _symrom_memcmp
#define appearanceUUID _symrom_appearanceUUID
#define ATT_CompareUUID _symrom_ATT_CompareUUID
#define ATT_ErrorRsp _symrom_ATT_ErrorRsp
#define ATT_ExchangeMTURsp _symrom_ATT_ExchangeMTURsp
#define ATT_ExecuteWriteRsp _symrom_ATT_ExecuteWriteRsp
#define ATT_FindByTypeValueRsp _symrom_ATT_FindByTypeValueRsp
#define ATT_GetCurrentMTUSize _symrom_ATT_GetCurrentMTUSize
#define ATT_PrepareWriteRsp _symrom_ATT_PrepareWriteRsp
#define ATT_ReadBlobRsp _symrom_ATT_ReadBlobRsp
#define ATT_ReadByGrpTypeRsp _symrom_ATT_ReadByGrpTypeRsp
#define ATT_ReadByTypeRsp _symrom_ATT_ReadByTypeRsp
#define ATT_ReadMultiRsp _symrom_ATT_ReadMultiRsp
#define ATT_ReadRsp _symrom_ATT_ReadRsp
#define ATT_WriteRsp _symrom_ATT_WriteRsp
#define ble_main _symrom_ble_main
#define boot_init _symrom_boot_init
#define characterUUID _symrom_characterUUID
#define charUserDescUUID _symrom_charUserDescUUID
#define clientCharCfgUUID _symrom_clientCharCfgUUID
#define clk_get_pclk _symrom_clk_get_pclk
#define clk_init _symrom_clk_init
#define clk_reset _symrom_clk_reset
#define clk_gate_enable _symrom_clk_gate_enable
#define clk_gate_disable _symrom_clk_gate_disable
#define WaitMs _symrom_WaitMs
#define get_systick _symrom_get_systick
#define get_ms_intv _symrom_get_ms_intv

#define deviceNameUUID _symrom_deviceNameUUID
#define disableSleep _symrom_disableSleep
#define drv_disable_irq _symrom_drv_disable_irq
#define drv_enable_irq _symrom_drv_enable_irq
#define drv_irq_init _symrom_drv_irq_init
#define enableSleep _symrom_enableSleep
#define g_ATT_MAX_NUM_HANDLES_INFO _symrom_g_ATT_MAX_NUM_HANDLES_INFO
#define g_ATT_MTU_SIZE_MAX _symrom_g_ATT_MTU_SIZE_MAX
#define g_pmCounters _symrom_g_pmCounters
#define g_rfPhyClkSel _symrom_g_rfPhyClkSel
#define g_rfPhyFreqOffSet _symrom_g_rfPhyFreqOffSet
#define g_rfPhyPktFmt _symrom_g_rfPhyPktFmt
#define g_rfPhyTpCal0 _symrom_g_rfPhyTpCal0
#define g_rfPhyTpCal0_2Mbps _symrom_g_rfPhyTpCal0_2Mbps
#define g_rfPhyTpCal1 _symrom_g_rfPhyTpCal1
#define g_rfPhyTpCal1_2Mbps _symrom_g_rfPhyTpCal1_2Mbps
#define g_rfPhyTxPower _symrom_g_rfPhyTxPower
#define g_same_rf_channel_flag _symrom_g_same_rf_channel_flag
#define g_smartWindowSize _symrom_g_smartWindowSize
#define g_system_clk _symrom_g_system_clk
#define GAP_Authenticate _symrom_GAP_Authenticate
#define GAP_CentDevMgrInit _symrom_GAP_CentDevMgrInit
#define GAP_DeviceDiscoveryRequest _symrom_GAP_DeviceDiscoveryRequest
#define GAP_EndDiscoverable _symrom_GAP_EndDiscoverable
#define GAP_GetParamValue _symrom_GAP_GetParamValue
#define GAP_Init _symrom_GAP_Init
#define GAP_MakeDiscoverable _symrom_GAP_MakeDiscoverable
#define GAP_ParamsInit _symrom_GAP_ParamsInit
#define GAP_PasscodeUpdate _symrom_GAP_PasscodeUpdate
#define GAP_PeriDevMgrInit _symrom_GAP_PeriDevMgrInit
#define GAP_ProcessEvent _symrom_GAP_ProcessEvent
#define GAP_RegisterForHCIMsgs _symrom_GAP_RegisterForHCIMsgs
#define GAP_SecParamsInit _symrom_GAP_SecParamsInit
#define GAP_SendSlaveSecurityRequest _symrom_GAP_SendSlaveSecurityRequest
#define GAP_SetParamValue _symrom_GAP_SetParamValue
#define GAP_TerminateAuth _symrom_GAP_TerminateAuth
#define GAP_TerminateLinkReq _symrom_GAP_TerminateLinkReq
#define GAP_UpdateAdvertisingData _symrom_GAP_UpdateAdvertisingData
#define gapServiceUUID _symrom_gapServiceUUID
#define GATT_AppCompletedMsg _symrom_GATT_AppCompletedMsg
#define GATT_FindHandle _symrom_GATT_FindHandle
#define GATT_FindHandleUUID _symrom_GATT_FindHandleUUID
#define GATT_FindNextAttr _symrom_GATT_FindNextAttr
#define GATT_Indication _symrom_GATT_Indication
#define GATT_Init _symrom_GATT_Init
#define GATT_Notification _symrom_GATT_Notification
#define GATT_ProcessEvent _symrom_GATT_ProcessEvent
#define GATT_RegisterForReq _symrom_GATT_RegisterForReq
#define GATT_RegisterService _symrom_GATT_RegisterService
#define GATT_VerifyReadPermissions _symrom_GATT_VerifyReadPermissions
#define gattServiceUUID _symrom_gattServiceUUID
#define gpio_cfg_analog_io _symrom_gpio_cfg_analog_io
#define gpio_debug_mux _symrom_gpio_debug_mux
#define gpio_dir _symrom_gpio_dir
#define gpio_dir_r _symrom_gpio_dir_r
#define gpio_ds_control _symrom_gpio_ds_control
#define gpio_fast_write _symrom_gpio_fast_write
#define gpio_fmux_control _symrom_gpio_fmux_control
#define gpio_fmux_set _symrom_gpio_fmux_set
#define gpio_init _symrom_gpio_init
#define GPIO_IRQHandler _symrom_GPIO_IRQHandler
#define gpio_pin2pin3_control _symrom_gpio_pin2pin3_control
#define gpio_pull_set _symrom_gpio_pull_set
#define gpio_read _symrom_gpio_read
#define gpio_retention _symrom_gpio_retention
#define gpio_wakeup_set _symrom_gpio_wakeup_set
#define gpio_write _symrom_gpio_write
#define gpioin_disable _symrom_gpioin_disable
#define gpioin_enable _symrom_gpioin_enable
#define gpioin_event _symrom_gpioin_event
#define gpioin_init _symrom_gpioin_init
#define gpioin_register _symrom_gpioin_register
#define gpioin_unregister _symrom_gpioin_unregister
#define HCI_Init _symrom_HCI_Init
#define HCI_LE_SetDataLengthCmd _symrom_HCI_LE_SetDataLengthCmd
#define HCI_LE_SetDefaultPhyMode _symrom_HCI_LE_SetDefaultPhyMode
#define HCI_LE_SetPhyMode _symrom_HCI_LE_SetPhyMode
#define HCI_ProcessEvent _symrom_HCI_ProcessEvent
#define HCI_ReadRssiCmd _symrom_HCI_ReadRssiCmd
#define ISR_entry_time _symrom_ISR_entry_time
#define JUMP_FUNCTION_SET _symrom_JUMP_FUNCTION_SET
#define krhino_intrpt_enter_hook _symrom_krhino_intrpt_enter_hook
#define krhino_intrpt_exit_hook _symrom_krhino_intrpt_exit_hook
#define L2CAP_ConnParamUpdateReq _symrom_L2CAP_ConnParamUpdateReq
#define L2CAP_Init _symrom_L2CAP_Init
#define L2CAP_ProcessEvent _symrom_L2CAP_ProcessEvent
#define linkDB_Find _symrom_linkDB_Find
#define linkDB_Register _symrom_linkDB_Register
#define linkDB_State _symrom_linkDB_State
#define ll_hw_clr_irq _symrom_ll_hw_clr_irq
#define ll_hw_get_irq_status _symrom_ll_hw_get_irq_status
#define LL_Init _symrom_LL_Init
#define LL_InitConnectContext _symrom_LL_InitConnectContext
#define LL_PLUS_DisableSlaveLatency _symrom_LL_PLUS_DisableSlaveLatency
#define LL_PLUS_EnableSlaveLatency _symrom_LL_PLUS_EnableSlaveLatency
#define ll_processBasicIRQ _symrom_ll_processBasicIRQ
#define LL_ProcessEvent _symrom_LL_ProcessEvent
#define LL_ReadCarrSens _symrom_LL_ReadCarrSens
#define LL_ReadFoff _symrom_LL_ReadFoff
#define LL_ReadRssi _symrom_LL_ReadRssi
#define llInitFeatureSet2MPHY _symrom_llInitFeatureSet2MPHY
#define llInitFeatureSetDLE _symrom_llInitFeatureSetDLE
#define llSecAdvAllow _symrom_llSecAdvAllow
#define llSecondaryState _symrom_llSecondaryState
#define llSetupSecAdvEvt _symrom_llSetupSecAdvEvt
#define llSetupSecScan _symrom_llSetupSecScan
#define llWaitingIrq _symrom_llWaitingIrq
#define log_printf _symrom_log_printf
#define osal_CbTimerInit _symrom_osal_CbTimerInit
#define osal_CbTimerProcessEvent _symrom_osal_CbTimerProcessEvent
#define osal_CbTimerStart _symrom_osal_CbTimerStart
#define osal_CbTimerStop _symrom_osal_CbTimerStop
#define osal_clear_event _symrom_osal_clear_event
#define osal_get_timeoutEx _symrom_osal_get_timeoutEx
#define osal_init_system _symrom_osal_init_system
#define osal_isbufset _symrom_osal_isbufset
#define osal_mem_alloc _symrom_osal_mem_alloc
#define osal_mem_free _symrom_osal_mem_free
#define osal_mem_set_heap _symrom_osal_mem_set_heap
#define osal_memcmp _symrom_osal_memcmp
#define osal_memcpy _symrom_osal_memcpy
#define osal_memset _symrom_osal_memset
#define osal_msg_allocate _symrom_osal_msg_allocate
#define osal_msg_deallocate _symrom_osal_msg_deallocate
#define osal_msg_receive _symrom_osal_msg_receive
#define osal_msg_send _symrom_osal_msg_send
#define osal_pwrmgr_device _symrom_osal_pwrmgr_device
#define osal_revmemcpy _symrom_osal_revmemcpy
#define osal_set_event _symrom_osal_set_event
#define osal_start_system _symrom_osal_start_system
#define osal_start_timerEx _symrom_osal_start_timerEx
#define osal_start_reload_timer _symrom_osal_start_reload_timer
#define osal_stop_timerEx _symrom_osal_stop_timerEx
#define osal_strlen _symrom_osal_strlen
#define osal_sys_tick _symrom_osal_sys_tick
#define osal_pwrmgr_powerconserve0 _symrom_osal_pwrmgr_powerconserve0
#define periConnParamUUID _symrom_periConnParamUUID
#define primaryServiceUUID _symrom_primaryServiceUUID
#define pwrmgr_config _symrom_pwrmgr_config
#define pwrmgr_init _symrom_pwrmgr_init
#define pwrmgr_RAM_retention_set _symrom_pwrmgr_RAM_retention_set
#define pwrmgr_LowCurrentLdo_enable _symrom_pwrmgr_LowCurrentLdo_enable
#define pwrmgr_register _symrom_pwrmgr_register
#define s_config_swClk0 _symrom_s_config_swClk0
#define s_config_swClk1 _symrom_s_config_swClk1
#define pwrmgr_clk_gate_config _symrom_pwrmgr_clk_gate_config
#define read_current_fine_time _symrom_read_current_fine_time
#define rf_phy_ini _symrom_rf_phy_ini

#define rtc_get_counter _symrom_rtc_get_counter
#define s_gpio_wakeup_src _symrom_s_gpio_wakeup_src
#define scanInfo _symrom_scanInfo
#define secondaryServiceUUID _symrom_secondaryServiceUUID
#define serviceChangedUUID _symrom_serviceChangedUUID
#define setSleepMode _symrom_setSleepMode
#define SM_Init _symrom_SM_Init
#define SM_ProcessEvent _symrom_SM_ProcessEvent
#define SM_ResponderInit _symrom_SM_ResponderInit
#define swu_tx_mode _symrom_swu_tx_mode
#define swu_uart_init _symrom_swu_uart_init
#define WaitRTCCount _symrom_WaitRTCCount
#define wakeup_init _symrom_wakeup_init
#define wakeup_init0 _symrom_wakeup_init0
#define watchdog_init _symrom_watchdog_init
#define ll_hw_go0 _symrom_ll_hw_go0
#define rf_calibrate _symrom_rf_calibrate
#define g_dtmAccessCode _symrom_g_dtmAccessCode
#define g_dtmCarrSens _symrom_g_dtmCarrSens
#define g_dtmCmd _symrom_g_dtmCmd
#define g_dtmCtrl _symrom_g_dtmCtrl
#define g_dtmEvt _symrom_g_dtmEvt
#define g_dtmExtLen _symrom_g_dtmExtLen
#define g_dtmFoff _symrom_g_dtmFoff
#define g_dtmFreq _symrom_g_dtmFreq
#define g_dtmLength _symrom_g_dtmLength
#define g_dtmManualConfig _symrom_g_dtmManualConfig
#define g_dtmModeType _symrom_g_dtmModeType
#define g_dtmPara _symrom_g_dtmPara
#define g_dtmPerAutoIntv _symrom_g_dtmPerAutoIntv
#define g_dtmPKT _symrom_g_dtmPKT
#define g_dtmPktCount _symrom_g_dtmPktCount
#define g_dtmPktIntv _symrom_g_dtmPktIntv
#define g_dtmRsp _symrom_g_dtmRsp
#define g_dtmRssi _symrom_g_dtmRssi
#define g_dtmRxCrcNum _symrom_g_dtmRxCrcNum
#define g_dtmRxTONum _symrom_g_dtmRxTONum
#define g_dtmStatus _symrom_g_dtmStatus
#define g_dtmTick _symrom_g_dtmTick
#define g_dtmTpCalEnable _symrom_g_dtmTpCalEnable
#define g_dtmTxPower _symrom_g_dtmTxPower
#define g_getPn23_cnt _symrom_g_getPn23_cnt
#define g_getPn23_seed _symrom_g_getPn23_seed
#define g_rfPhyDtmCmd _symrom_g_rfPhyDtmCmd
#define g_rfPhyDtmEvt _symrom_g_rfPhyDtmEvt
#define g_rfPhyRxDcIQ _symrom_g_rfPhyRxDcIQ
#define hal_uart_send_byte _symrom_hal_uart_send_byte
#define bit_to_byte _symrom_bit_to_byte
#define ll_hw_write_tfifo _symrom_ll_hw_write_tfifo
#define rf_calibrate _symrom_rf_calibrate
#define rf_calibrate0 _symrom_rf_calibrate0
#define rf_phy_ana_cfg _symrom_rf_phy_ana_cfg
#define rf_phy_bb_cfg _symrom_rf_phy_bb_cfg
#define rf_phy_change_cfg _symrom_rf_phy_change_cfg
#define rf_phy_change_cfg0 _symrom_rf_phy_change_cfg0

#define rf_phy_get_pktFoot_fromPkt _symrom_rf_phy_get_pktFoot_fromPkt
#define rf_phy_get_pktFoot _symrom_rf_phy_get_pktFoot

#define rf_rxDcoc_cfg _symrom_rf_rxDcoc_cfg
#define rf_tp_cal _symrom_rf_tp_cal

#define rf_tpCal_cfg_avg _symrom_rf_tpCal_cfg_avg
#define rf_tpCal_gen_cap_arrary _symrom_rf_tpCal_gen_cap_arrary

#define ll_hw_set_timing _symrom_ll_hw_set_timing
#define ll_hw_rst_tfifo _symrom_ll_hw_rst_tfifo
#define ll_hw_rst_rfifo _symrom_ll_hw_rst_rfifo
#define set_max_length _symrom_set_max_length
#define ll_hw_set_irq _symrom_ll_hw_set_irq
#define ll_hw_set_stx _symrom_ll_hw_set_stx
#define ll_hw_set_srx _symrom_ll_hw_set_srx
#define ll_hw_trigger _symrom_ll_hw_trigger
#define ll_hw_set_trx_settle _symrom_ll_hw_set_trx_settle
#define WaitUs _symrom_WaitUs
#define set_timer _symrom_set_timer
#define ll_hw_get_tr_mode _symrom_ll_hw_get_tr_mode
#define ll_hw_set_trx _symrom_ll_hw_set_trx
#define ll_hw_set_tx_rx_release _symrom_ll_hw_set_tx_rx_release
#define ll_hw_set_rx_tx_interval _symrom_ll_hw_set_rx_tx_interval
#define ll_hw_set_tx_rx_interval _symrom_ll_hw_set_tx_rx_interval
#define ll_hw_set_pplus_pktfmt _symrom_ll_hw_set_pplus_pktfmt
#define ll_hw_ign_rfifo _symrom_ll_hw_ign_rfifo
#define ll_hw_set_crc_fmt _symrom_ll_hw_set_crc_fmt


#define ll_hw_set_rx_timeout _symrom_ll_hw_set_rx_timeout
#define ll_hw_read_rfifo_pplus _symrom_ll_hw_read_rfifo_pplus
#define ll_hw_read_rfifo _symrom_ll_hw_read_rfifo
#define ll_hw_get_tfifo_wrptr _symrom_ll_hw_get_tfifo_wrptr
#define getRxBufferFree _symrom_getRxBufferFree
#define getRxBufferSize _symrom_getRxBufferSize
#define getTxBufferSize _symrom_getTxBufferSize
#define get_tx_read_ptr _symrom_get_tx_read_ptr
#define update_tx_read_ptr _symrom_update_tx_read_ptr
#define conn_param _symrom_conn_param
#define rfCounters _symrom_rfCounters
#define ll_hw_read_tfifo_packet0 _symrom_ll_hw_read_tfifo_packet0
#define ll_hw_get_tfifo_info _symrom_ll_hw_get_tfifo_info
#define g_system_reset_cause _symrom_g_system_reset_cause
#define hal_uart_send_buff _symrom_hal_uart_send_buff
#define log_vsprintf _symrom_log_vsprintf
#define hal_uart_init _symrom_hal_uart_init
#define includeUUID _symrom_includeUUID
#define extReportRefUUID _symrom_extReportRefUUID
#define reportRefUUID _symrom_reportRefUUID
#define osal_start_reload_timer _symrom_osal_start_reload_timer
#define linkDB_PerformFunc _symrom_linkDB_PerformFunc
#define watchdog_TaskID _symrom_watchdog_TaskID
#define watchdog_sleep_handler _symrom_watchdog_sleep_handler
#define wdg_ms_cycle _symrom_wdg_ms_cycle
#define clk_gate_enable _symrom_clk_gate_enable
#define hal_UART0_IRQHandler _symrom_hal_UART0_IRQHandler
#define GAP_ConfigDeviceAddr _symrom_GAP_ConfigDeviceAddr
#define otp_go_read _symrom_otp_go_read
#define init_spif _symrom_init_spif
#define g_bootFlag _symrom_g_bootFlag
#define LL_ReadBDADDR _symrom_LL_ReadBDADDR

#define pwm_module_init _symrom_pwm_module_init
#define pwm_module_deinit _symrom_pwm_module_deinit
#define pwm_ch_start _symrom_pwm_ch_start
#define pwm_ch_stop _symrom_pwm_ch_stop
#define pwm_ch_enable _symrom_pwm_ch_enable
#define pwm_ch_reg _symrom_pwm_ch_reg

#define hal_TIMER4_IRQHandler _symrom_hal_TIMER4_IRQHandler
#define hal_timer_wakeup_handler _symrom_hal_timer_wakeup_handler
#define hal_timer_sleep_handler _symrom_hal_timer_sleep_handler
#define hal_timer_mask_int _symrom_hal_timer_mask_int
#define hal_timer_set _symrom_hal_timer_set
#define hal_timer_stop _symrom_hal_timer_stop
#define hal_timer_init _symrom_hal_timer_init
#define hal_timer_deinit _symrom_hal_timer_deinit

#define pwrmgr_lock _symrom_pwrmgr_lock
#define pwrmgr_unlock _symrom_pwrmgr_unlock
# 33 "../../../../components/driver/source/flash.c" 2
# 1 "../../../../components/driver/include/spif.h" 1
# 13 "../../../../components/driver/include/spif.h"
#define __FLASH_ROM_H__ 






# 1 "../../../../components/inc/types.h" 1
# 34 "../../../../components/inc/types.h"
#define _TYPES_H_ 

# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 1 3 4
# 9 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 3 4
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 1 3 4
# 24 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define _STDINT_H 1







#define __int8_t_defined 

# 33 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
typedef signed char int8_t;
typedef short int int16_t;
typedef int int32_t;
typedef int __int32_t;
__extension__
typedef long long int int64_t;



typedef unsigned char uint8_t;
typedef unsigned short int uint16_t;

typedef unsigned int uint32_t;
typedef unsigned int __uint32_t;
#define __uint32_t_defined 

__extension__
typedef unsigned long long int uint64_t;





typedef signed char int_least8_t;
typedef short int int_least16_t;
typedef int int_least32_t;
__extension__
typedef long long int int_least64_t;


typedef unsigned char uint_least8_t;
typedef unsigned short int uint_least16_t;
typedef unsigned int uint_least32_t;
__extension__
typedef unsigned long long int uint_least64_t;





typedef signed char int_fast8_t;
typedef int int_fast16_t;
typedef int int_fast32_t;
__extension__
typedef long long int int_fast64_t;


typedef unsigned char uint_fast8_t;
typedef unsigned int uint_fast16_t;
typedef unsigned int uint_fast32_t;
__extension__
typedef unsigned long long int uint_fast64_t;




typedef int intptr_t;
#define __intptr_t_defined 

typedef unsigned int uintptr_t;



__extension__
typedef long long int intmax_t;
__extension__
typedef unsigned long long int uintmax_t;






#define __INT64_C(c) c ## LL
#define __UINT64_C(c) c ## ULL




#define INT8_MIN (-128)
#define INT16_MIN (-32767-1)
#define INT32_MIN (-2147483647-1)
#define INT64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT8_MAX (127)
#define INT16_MAX (32767)
#define INT32_MAX (2147483647)
#define INT64_MAX (__INT64_C(9223372036854775807))


#define UINT8_MAX (255)
#define UINT16_MAX (65535)
#define UINT32_MAX (4294967295U)
#define UINT64_MAX (__UINT64_C(18446744073709551615))



#define INT_LEAST8_MIN (-128)
#define INT_LEAST16_MIN (-32767-1)
#define INT_LEAST32_MIN (-2147483647-1)
#define INT_LEAST64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT_LEAST8_MAX (127)
#define INT_LEAST16_MAX (32767)
#define INT_LEAST32_MAX (2147483647)
#define INT_LEAST64_MAX (__INT64_C(9223372036854775807))


#define UINT_LEAST8_MAX (255)
#define UINT_LEAST16_MAX (65535)
#define UINT_LEAST32_MAX (4294967295U)
#define UINT_LEAST64_MAX (__UINT64_C(18446744073709551615))



#define INT_FAST8_MIN (-128)
#define INT_FAST16_MIN (-2147483647-1)
#define INT_FAST32_MIN (-2147483647-1)
#define INT_FAST64_MIN (-__INT64_C(9223372036854775807)-1)

#define INT_FAST8_MAX (127)
#define INT_FAST16_MAX (2147483647)
#define INT_FAST32_MAX (2147483647)
#define INT_FAST64_MAX (__INT64_C(9223372036854775807))


#define UINT_FAST8_MAX (255)
#define UINT_FAST16_MAX (4294967295U)
#define UINT_FAST32_MAX (4294967295U)
#define UINT_FAST64_MAX (__UINT64_C(18446744073709551615))



#define INTPTR_MIN (-2147483647-1)
#define INTPTR_MAX (2147483647)
#define UINTPTR_MAX (4294967295U)



#define INTMAX_MIN (-__INT64_C(9223372036854775807)-1)

#define INTMAX_MAX (__INT64_C(9223372036854775807))


#define UINTMAX_MAX (__UINT64_C(18446744073709551615))
# 191 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define PTRDIFF_MIN (-2147483647-1)
#define PTRDIFF_MAX (2147483647)


#define SIG_ATOMIC_MIN (-2147483647-1)
#define SIG_ATOMIC_MAX (2147483647)


#define SIZE_MAX (4294967295U)
# 222 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define INT8_C(c) c
#define INT16_C(c) c
#define INT32_C(c) c
#define INT64_C(c) c ## LL


#define UINT8_C(c) c
#define UINT16_C(c) c
#define UINT32_C(c) c ## U
#define UINT64_C(c) c ## ULL


#define INTMAX_C(c) c ## LL
#define UINTMAX_C(c) c ## ULL
# 248 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\stdint.h" 3 4
#define RSIZE_MAX (SIZE_MAX >> 1)
# 10 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 37 "../../../../components/inc/types.h" 2
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 1 3 4
# 29 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 3 4
#define _STDBOOL_H 



#define bool _Bool
#define true 1
#define false 0
# 52 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdbool.h" 3 4
#define __bool_true_false_are_defined 1
# 38 "../../../../components/inc/types.h" 2

# 38 "../../../../components/inc/types.h"
typedef signed char int8;
typedef unsigned char uint8;

typedef signed short int16;
typedef unsigned short uint16;

typedef signed long int32;
typedef unsigned long uint32;

typedef uint8 halDataAlign_t;


#define BIT(n) (1ul << (n))

#define write_reg(addr,data) (*(volatile unsigned int *)(addr)=(unsigned int)(data))
#define read_reg(addr) (*(volatile unsigned int *)(addr))


#define BM_SET(addr,bit) ( *(addr) |= (bit) )
#define BM_CLR(addr,bit) ( *(addr) &= ~(bit) )
#define BM_IS_SET(addr,bit) ( *(addr) & (bit) )




#define BV(n) (1 << (n))



#define BF(x,b,s) (((x) & (b)) >> (s))



#define MIN(n,m) (((n) < (m)) ? (n) : (m))



#define MAX(n,m) (((n) < (m)) ? (m) : (n))



#define ABS(n) (((n) < 0) ? -(n) : (n))




#define BREAK_UINT32(var,ByteNum) (uint8)((uint32)(((var) >>((ByteNum) * 8)) & 0x00FF))


#define BUILD_UINT32(Byte0,Byte1,Byte2,Byte3) ((uint32)((uint32)((Byte0) & 0x00FF) + ((uint32)((Byte1) & 0x00FF) << 8) + ((uint32)((Byte2) & 0x00FF) << 16) + ((uint32)((Byte3) & 0x00FF) << 24)))





#define BUILD_UINT16(loByte,hiByte) ((uint16)(((loByte) & 0x00FF) + (((hiByte) & 0x00FF) << 8)))


#define HI_UINT16(a) (((a) >> 8) & 0xFF)
#define LO_UINT16(a) ((a) & 0xFF)

#define BUILD_UINT8(hiByte,loByte) ((uint8)(((loByte) & 0x0F) + (((hiByte) & 0x0F) << 4)))





#define UINT32_TO_BUF_LITTLE_ENDIAN(pBuf,val) do { *(pBuf)++ = (((val) >> 0) & 0xFF); *(pBuf)++ = (((val) >> 8) & 0xFF); *(pBuf)++ = (((val) >> 16) & 0xFF); *(pBuf)++ = (((val) >> 24) & 0xFF); } while (0)
# 114 "../../../../components/inc/types.h"
#define BUF_TO_UINT32_LITTLE_ENDIAN(pBuf) (((pBuf) += 4), BUILD_UINT32((pBuf)[-4], (pBuf)[-3], (pBuf)[-2], (pBuf)[-1]))


#define GET_BIT(DISCS,IDX) (((DISCS)[((IDX) / 8)] & BV((IDX) % 8)) ? TRUE : FALSE)


#define SET_BIT(DISCS,IDX) (((DISCS)[((IDX) / 8)] |= BV((IDX) % 8)))


#define CLR_BIT(DISCS,IDX) (((DISCS)[((IDX) / 8)] &= (BV((IDX) % 8) ^ 0xFF)))
# 132 "../../../../components/inc/types.h"
#define TRUE 1



#define FALSE 0



#define NULL 0


#define HAL_WAIT_CONDITION(condition) {while(!(condition)){}}


#define HAL_WAIT_CONDITION_TIMEOUT(condition,timeout) { volatile int val = 0; while(!(condition)){ if(val ++ > timeout) return PPlus_ERR_TIMEOUT; } }







#define HAL_WAIT_CONDITION_TIMEOUT_WO_RETURN(condition,timeout) { volatile int val = 0; while(!(condition)){ if(val ++ > timeout) break; } }
# 163 "../../../../components/inc/types.h"
typedef struct _comm_evt_t{
  unsigned int type;
  unsigned char* data;
  unsigned int len;
}comm_evt_t;

typedef void (*comm_cb_t)(comm_evt_t* pev);


#define DBG_BUILD_LL_TIMING 0
# 21 "../../../../components/driver/include/spif.h" 2
# 1 "../../../../components/driver/include/gpio.h" 1
# 13 "../../../../components/driver/include/gpio.h"
#define __GPIO_ROM_H__ 







# 1 "../../../../components/inc/error.h" 1
# 47 "../../../../components/inc/error.h"
#define _PPLUS_ERROR_H 

#define PPlus_SUCCESS (0)
#define PPlus_ERR_FATAL (1)
#define PPlus_ERR_INTERNAL (2)
#define PPlus_ERR_NO_MEM (3)
#define PPlus_ERR_NOT_FOUND (4)
#define PPlus_ERR_NOT_SUPPORTED (5)
#define PPlus_ERR_INVALID_PARAM (6)
#define PPlus_ERR_INVALID_STATE (7)
#define PPlus_ERR_INVALID_LENGTH (8)
#define PPlus_ERR_INVALID_FLAGS (9)
#define PPlus_ERR_INVALID_DATA (10)
#define PPlus_ERR_DATA_SIZE (11)
#define PPlus_ERR_DATA_ALIGN (12)
#define PPlus_ERR_TIMEOUT (13)
#define PPlus_ERR_NULL (14)
#define PPlus_ERR_FORBIDDEN (15)
#define PPlus_ERR_INVALID_ADDR (16)
#define PPlus_ERR_BUSY (17)
#define PPlus_ERR_NOT_REGISTED (18)
#define PPlus_ERR_IO_CONFILCT (19)
#define PPlus_ERR_IO_FAIL (20)
#define PPlus_ERR_NOT_IMPLEMENTED (22)
#define PPlus_ERR_SPI_FLASH (23)
#define PPlus_ERR_UNINITIALIZED (24)
#define PPlus_ERR_HAVE_REGISTED (25)

#define PPlus_ERR_FS_WRITE_FAILED (31)
#define PPlus_ERR_FS_CONTEXT (32)
#define PPlus_ERR_FS_FULL (33)
#define PPlus_ERR_FS_PARAMETER (34)
#define PPlus_ERR_FS_NOT_ENOUGH_SIZE (35)
#define PPlus_ERR_FS_EXIST_SAME_ID (36)
#define PPlus_ERR_FS_NOT_FIND_ID (37)
#define PPlus_ERR_FS_BUFFER_TOO_SMALL (38)
#define PPlus_ERR_FS_UNINITIALIZED (39)
#define PPlus_ERR_FS_HAVE_INITED (40)
#define PPlus_ERR_FS_IN_INT (41)
#define PPlus_ERR_FS_RESERVED_ERROR (42)
#define PPlus_ERR_VERSION (43)
#define PPlus_ERR_NO_DEV (44)

#define PPlus_ERR_SECURE_CRYPTO (50)
#define PPlus_ERR_ACCESS_REJECTED (51)


#define PPlus_ERR_BLE_NOT_READY (80)
#define PPlus_ERR_BLE_BUSY (81)
#define PPlus_ERR_BLE_FAIL (82)

#define PPlus_ERR_OTA_INVALID_STATE (100)
#define PPlus_ERR_OTA_DATA_SIZE (101)
#define PPlus_ERR_OTA_CRC (102)
#define PPlus_ERR_OTA_NO_APP (103)
#define PPlus_ERR_OTA_BAD_DATA (104)
#define PPlus_ERR_OTA_UNKNOW_CMD (105)
#define PPlus_ERR_OTA_CRYPTO (106)
# 22 "../../../../components/driver/include/gpio.h" 2





typedef enum{
    GPIO_P00 = 0, P0 = GPIO_P00,
    GPIO_P01 = 1, P1 = GPIO_P01,
    GPIO_P02 = 2, P2 = GPIO_P02,
    GPIO_P03 = 3, P3 = GPIO_P03,
    GPIO_P07 = 4, P7 = GPIO_P07,
    GPIO_P09 = 5, P9 = GPIO_P09,
    GPIO_P10 = 6, P10 = GPIO_P10,
    GPIO_P11 = 7, P11 = GPIO_P11, Analog_IO_0 = GPIO_P11,
    GPIO_P14 = 8, P14 = GPIO_P14, Analog_IO_1 = GPIO_P14,
    GPIO_P15 = 9, P15 = GPIO_P15, Analog_IO_2 = GPIO_P15,
    GPIO_P16 = 10, P16 = GPIO_P16, Analog_IO_3 = GPIO_P16,XTALI = GPIO_P16,
    GPIO_P17 = 11, P17 = GPIO_P17, Analog_IO_4 = GPIO_P17,XTALO = GPIO_P17,
    GPIO_P18 = 12, P18 = GPIO_P18, Analog_IO_5 = GPIO_P18,
    GPIO_P20 = 13, P20 = GPIO_P20, Analog_IO_6 = GPIO_P20,
    GPIO_P23 = 14, P23 = GPIO_P23, Analog_IO_7 = GPIO_P23,
    GPIO_P24 = 15, P24 = GPIO_P24, Analog_IO_8 = GPIO_P24,
    GPIO_P25 = 16, P25 = GPIO_P25, Analog_IO_9 = GPIO_P25,
    GPIO_P26 = 17, P26 = GPIO_P26,
    GPIO_P27 = 18, P27 = GPIO_P27,
    GPIO_P31 = 19, P31 = GPIO_P31,
    GPIO_P32 = 20, P32 = GPIO_P32,
    GPIO_P33 = 21, P33 = GPIO_P33,
    GPIO_P34 = 22, P34 = GPIO_P34,
    GPIO_NORMAL = GPIO_P34,
   GPIO_P35 = 23, P35 = GPIO_P35,
   GPIO_P36 = 24, P36 = GPIO_P36,
   GPIO_P37 = 25, P37 = GPIO_P37,
   GPIO_P38 = 26, P38 = GPIO_P38,
   GPIO_P39 = 27, P39 = GPIO_P39,
   GPIO_P40 = 28, P40 = GPIO_P40,

    GPIO_NUM = 29,
    GPIO_DUMMY = 0xff,
}gpio_pin_e;

typedef enum {
    FMUX_IIC0_SCL= 0,
    FMUX_IIC0_SDA= 1,
    FMUX_IIC1_SCL= 2,
    FMUX_IIC1_SDA= 3,
    FMUX_UART0_TX=4, FMUX_UART_TX=4,
    FMUX_UART0_RX=5, FMUX_UART_RX=5,
    FMUX_RF_RX_EN=6,
    FMUX_RF_TX_EN=7,
    FMUX_UART1_TX=8,
    FMUX_UART1_RX=9,
    FMUX_PWM0=10,
    FMUX_PWM1=11,
    FMUX_PWM2=12,
    FMUX_PWM3=13,
    FMUX_PWM4=14,
    FMUX_PWM5=15,
    FMUX_SPI_0_SCK=16,
    FMUX_SPI_0_SSN=17,
    FMUX_SPI_0_TX=18,
    FMUX_SPI_0_RX=19,
    FMUX_SPI_1_SCK=20,
    FMUX_SPI_1_SSN=21,
    FMUX_SPI_1_TX=22,
    FMUX_SPI_1_RX=23,
    FMUX_CHAX=24,
    FMUX_CHBX=25,
    FMUX_CHIX=26,
    FMUX_CHAY=27,
    FMUX_CHBY=28,
    FMUX_CHIY=29,
    FMUX_CHAZ=30,
    FMUX_CHBZ=31,
    FMUX_CHIZ=32,
    FMUX_CLK1P28M=33,
    FMUX_ADCC=34,
    FMUX_ANT_SEL_0=35,
    FMUX_ANT_SEL_1=36,
    FMUX_ANT_SEL_2=37,
 FMUX_MISO_0=38,
 FMUX_CLK=39,
 FMUX_CSN=40,
 FMUX_MISO_1=41,
 FMUX_WPB_DQ2=42,
 FMUX_HOLDB_QD3=43,

}gpio_fmux_e;

typedef enum{
    FRE_HCLK_DIV8 = 0,
    FRE_PCLK_DIV4 = 1,
    FRE_CLK_1P28M = 2,
    FRE_CLK_RC32K = 6,
    FRE_XTAL_CLK32768 = 7,
}Freq_Type_e;

typedef enum{
    GPIO_INPUT = 0,IE = 0,
    GPIO_OUTPUT = 1,OEN = 1,
}gpio_dir_t;


typedef enum{
    POL_FALLING = 0, POL_ACT_LOW = 0,NEGEDGE = 0,
    POL_RISING = 1, POL_ACT_HIGH = 1,POSEDGE = 1,
}gpio_polarity_e;


typedef enum
{
    GPIO_FLOATING = 0x00, FLOATING = 0x00,
    GPIO_PULL_UP = 0x01, WEAK_PULL_UP = 0x01,
    GPIO_PULL_UP_S = 0x02, STRONG_PULL_UP = 0x02,
    GPIO_PULL_DOWN = 0x03, PULL_DOWN = 0x03,
} gpio_pupd_e;


typedef enum{
    Bit_DISABLE = 0,
    Bit_ENABLE = 1,
}bit_action_e;

enum{
    GPIO_EVT_EDGE_RISING = 1,
    GPIO_EVT_EDGE_FALLING
};

typedef struct
{
    gpio_pin_e pin;
    gpio_pupd_e type;
} ioinit_cfg_t;

#define IO_Wakeup_Pol_e gpio_polarity_e
#define GPIO_Pin_e gpio_pin_e
#define Fmux_Type_e gpio_fmux_e
#define GPIO_Wakeup_Pol_e gpio_polarity_e
#define BitAction_e bit_action_e


typedef void (*gpioin_Hdl_t)(gpio_pin_e pin,gpio_polarity_e type);

typedef struct
{
 
# 167 "../../../../components/driver/include/gpio.h" 3 4
_Bool 
# 167 "../../../../components/driver/include/gpio.h"
              enable;
 gpio_pin_e pin;
 int pin_state;
 gpioin_Hdl_t posedgeHdl;
 gpioin_Hdl_t negedgeHdl;

}gpioin_t;



typedef struct
{
  int state;
  uint32_t retention_map;
  int gpioin_nums;
  gpioin_t* gpioin_ctx;
}gpio_Ctx_t;






void gpio_init_r(void);
void _symrom_gpio_dir_r(gpio_pin_e pin, gpio_dir_t dir);
int gpio_in_trigger_r(gpio_pin_e pin, comm_cb_t in_cb);
void gpio_interrupt_set_r(gpio_pin_e pin, bit_action_e en);
void GPIO_IRQHandler_r(void);




int _symrom_gpio_init(void);
int _symrom_gpio_dir(gpio_pin_e pin, gpio_dir_t dir);
void _symrom_gpio_write(gpio_pin_e pin, bit_action_e en);
void _symrom_gpio_fast_write(gpio_pin_e pin, uint8_t en);

# 203 "../../../../components/driver/include/gpio.h" 3 4
_Bool 
# 203 "../../../../components/driver/include/gpio.h"
    _symrom_gpio_read(gpio_pin_e pin);

void _symrom_gpio_pull_set(gpio_pin_e pin, gpio_pupd_e type);
void _symrom_gpio_wakeup_set(gpio_pin_e pin, gpio_polarity_e type);
void _symrom_gpio_ds_control(gpio_pin_e pin, bit_action_e value);

void _symrom_gpio_pin2pin3_control(gpio_pin_e pin, 
# 209 "../../../../components/driver/include/gpio.h" 3 4
                                          _Bool 
# 209 "../../../../components/driver/include/gpio.h"
                                               en);
int _symrom_gpio_cfg_analog_io(gpio_pin_e pin, bit_action_e value);

void _symrom_gpio_fmux_control(gpio_pin_e pin, bit_action_e value);
void _symrom_gpio_fmux_set(gpio_pin_e pin,gpio_fmux_e type);


int _symrom_gpioin_init(gpioin_t* gpioin, int pin_nums);
int _symrom_gpioin_disable(gpioin_t* p_gpioin_ctx);
int _symrom_gpioin_enable(gpioin_t* p_gpioin_ctx);
int _symrom_gpioin_register(gpio_pin_e pin, gpioin_Hdl_t posedgeHdl, gpioin_Hdl_t negedgeHdl);
int _symrom_gpioin_unregister(gpio_pin_e pin);

void _symrom_gpio_debug_mux(Freq_Type_e fre,
# 222 "../../../../components/driver/include/gpio.h" 3 4
                                   _Bool 
# 222 "../../../../components/driver/include/gpio.h"
                                        en);
void _symrom_gpio_retention(gpio_pin_e pin, 
# 223 "../../../../components/driver/include/gpio.h" 3 4
                                   _Bool 
# 223 "../../../../components/driver/include/gpio.h"
                                        en);

gpio_Ctx_t* gpio_get_handler(void);

void _symrom_GPIO_IRQHandler(void);
# 22 "../../../../components/driver/include/spif.h" 2


#define FLASH_UCDS_ADDR_BASE 0x11005000

#define SPIF_BASE_ADDR (0x11000000)

#define SPIF_USER_SPACE (0x2000)


#define SPIF_BOOT_AREA_ADDR (SPIF_USER_SPACE)

#define SPIF_BOOT_SEC_ADDR ((uint8_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x10))
#define SPIF_BOOT_BIN_NUM (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR))
#define SPIF_BOOT_MIC (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR + 4))
#define SPIF_BOOT_RUN_ADDR (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR + 8))
#define SPIF_BOOT_PART_FADDR(n) (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x10+(n)*0x10))
#define SPIF_BOOT_PART_SIZE(n) ((*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x14+(n)*0x10))&0xffffff)
#define SPIF_BOOT_PART_SEC(n) ((*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x14+(n)*0x10))&0x80000000)
#define SPIF_BOOT_PART_AUTH(n) ((*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x14+(n)*0x10))&0x40000000)
#define SPIF_BOOT_PART_RADDR(n) (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x18+(n)*0x10))
#define SPIF_BOOT_PART_SEC_MIC(n) (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x1c+(n)*0x10))
#define SPIF_BOOT_PART_CRC(n) (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_BOOT_AREA_ADDR+0x1c+(n)*0x10))


#define SPIF_SECURE_AREA_ADDR (0x2800)
#define SPIF_SECURE_AUTH_WORD (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_SECURE_AREA_ADDR))




#define SPIF_SECURE_KEY_L (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_SECURE_AREA_ADDR + 0x8))
#define SPIF_SECURE_KEY_H (*(volatile uint32_t*)(SPIF_BASE_ADDR + SPIF_SECURE_AREA_ADDR + 0xc))

#define pSPIF_SECURE_MIC ((volatile uint8_t*)(SPIF_BASE_ADDR + SPIF_SECURE_AREA_ADDR + 0x10))
#define pSPIF_SECURE_IV ((volatile uint8_t*)(SPIF_BASE_ADDR + SPIF_SECURE_AREA_ADDR + 0x20))


uint32_t spif_flash_size(void);
void spif_set_flash_size(uint32_t fsize);
int spif_read_id(uint32_t* pid);
int flash_erase_all(void);
int spif_program_write(uint32_t addr, uint8_t* data, uint32_t size);


void _symrom_init_spif(void);
void close_spif(void);

void enable_spif_flash_write(void);
void disable_spif_flash_write(void);

int check_internal_bus_busy(void);
int read_status_register(void);
void write_status_register(int value);

void read_deviceID(void);

int flash_sector_erase(unsigned int addr);
void flash_block32_erase(unsigned int addr);
int flash_block64_erase(unsigned int addr);
int flash_chip_erase(void);

void set_flash_deep_sleep(void);
void release_flash_deep_sleep(void);


int ProgramPage4 (unsigned long offset, uint32 data);
int ProgramPage64 (unsigned long offset, const unsigned char *buf, int size);
int ProgramWord (unsigned long offset, const unsigned char *buf,uint8_t size);

int WriteFlash(unsigned int offset, uint32_t value);
int WriteFlashShort(unsigned int offset, uint16_t value);

uint8_t ReadFlash (unsigned int addr);
uint32_t ReadFlashWord (unsigned int addr);
# 34 "../../../../components/driver/source/flash.c" 2
# 1 "../../../../components/driver/include/otp.h" 1
# 33 "../../../../components/driver/include/otp.h"
#define __OTP_ROM_H__ 






# 1 "../../../../components/inc/bus_dev.h" 1
# 43 "../../../../components/inc/bus_dev.h"
#define __BUS_DEV_H__ 





# 1 "../../../../components/inc/mcu.h" 1
# 45 "../../../../components/inc/mcu.h"
#define _HAL_MCU_H 







# 1 "../../../../components/inc/types.h" 1
# 54 "../../../../components/inc/mcu.h" 2
# 64 "../../../../components/inc/mcu.h"
#define MCU_UNDEF 0
#define MCU_PRIME_A1 1
#define MCU_PRIME_A2 2
#define MCU_BUMBEE_M0 3
#define MCU_BUMBEE_CK802 4


#define SRAM_BASE_ADDR 0x1fff0000
#define SRAM_END_ADDR 0x1fff7fff

#define ROM_SRAM_JUMPTABLE SRAM_BASE_ADDR
#define ROM_SRAM_GLOBALCFG (ROM_SRAM_JUMPTABLE+0x100)
#define ROM_SRAM_JUMPTABLE_MIRROR 0x1fff5000
#define ROM_SRAM_GLOBALCFG_MIRROR (ROM_SRAM_JUMPTABLE_MIRROR+0x100)

#define ROM_SRAM_HEAP 0x1fff6000
#define ROM_SRAM_HEAP_SIZE (1024*8)
#define ROM_SRAM_DWC_BUF 0x1fff7c00


#define APP_SRAM_START_ADDR 0x1fff2000







#define MAXMEMHEAP 4096

#define HAL_ISER *((volatile uint32_t *)(0xe000e100))
#define HAL_ICER *((volatile uint32_t *)(0xe000e180))
# 105 "../../../../components/inc/mcu.h"
#define subWriteReg(addr,high,low,value) {write_reg(addr,(read_reg(addr)& (~((((unsigned int)1<<((high)-(low)+1))-1)<<(low))))| ((unsigned int)(value)<<(low)));__asm volatile("nop");}





#define TIME_BASE (0x003fffff)
#define TIME_DELTA(x,y) ( (x>=y) ? x-y : TIME_BASE-y+x )
# 127 "../../../../components/inc/mcu.h"
extern void _symrom_drv_irq_init(void);
extern int _symrom_drv_enable_irq(int cs);
extern int _symrom_drv_disable_irq(void);
extern int drv_enable_irqx(int cs);
extern int drv_disable_irqx(void);
#define HAL_CRITICAL_SECTION_INIT() drv_irq_init()
# 156 "../../../../components/inc/mcu.h"
#define _HAL_CS_ALLOC_() int _drv_irq_cs;

#define HAL_ENTER_CRITICAL_SECTION() { _drv_irq_cs = drv_disable_irq();}
#define HAL_EXIT_CRITICAL_SECTION() { drv_enable_irq(_drv_irq_cs);}

#define DRV_ENTER_CRITICAL_SECTION() {drv_disable_irqx();}
#define DRV_EXIT_CRITICAL_SECTION() {drv_enable_irqx(0);}
# 50 "../../../../components/inc/bus_dev.h" 2

enum{
    RSTC_COLD_UP = 0,
    RSTC_WARM_UP = 1,
    RSTC_OFF_MODE = 2,
    RSTC_WAKE_IO = 3,
    RSTC_WAKE_RTC = 4,
    RSTC_WARM_NDWC = 5

};



typedef enum IRQn
{

  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,



  SVCall_IRQn = -5,

  PendSV_IRQn = -2,
  SysTick_IRQn = -1,


  CK_Systick_IRQn = 1,
  CORET_IRQn = 1,
  OTP_IRQn = 3,
  BB_IRQn = 4,
  KSCAN_IRQn = 5,
  RTC_IRQn = 6,
  CPCOM_AP_IPC_IRQn = 7,
  APCOM_AP_IPC_IRQn = 8,
  WDT_IRQn = 10,
  UART0_IRQn = 11,
  I2C0_IRQn = 12,

  SPI0_IRQn = 14,
  SPI1_IRQn = 15,
  GPIO_IRQn = 16,
  UART1_IRQn = 17,
  SPIF_IRQn = 18,
  DMAC_IRQn = 19,
  TIM1_IRQn = 20,
  TIM2_IRQn = 21,
  TIM3_IRQn = 22,
  TIM4_IRQn = 23,



  AES_IRQn = 28,
  ADCC_IRQn = 29,
  QDEC_IRQn = 30,
  RNG_IRQn = 31
} IRQn_Type;

#define ATTRIBUTE_ISR __attribute__((isr))
# 1 "../../../../components/arch/ck802/core_802.h" 1
# 25 "../../../../components/arch/ck802/core_802.h"
#define __CORE_802_H_GENERIC 
# 42 "../../../../components/arch/ck802/core_802.h"
#define __CK802_CSI_VERSION_MAIN (0x04U)
#define __CK802_CSI_VERSION_SUB (0x1EU)
#define __CK802_CSI_VERSION ((__CK802_CSI_VERSION_MAIN << 16U) | __CK802_CSI_VERSION_SUB )


#define __CK80X (0x02U)





#define __FPU_USED 0U
# 70 "../../../../components/arch/ck802/core_802.h"
#define __CORE_CK802_H_DEPENDANT 







#define __CK802_REV 0x0000U



#define __VIC_PRIO_BITS 2U



#define __Vendor_SysTickConfig 1U



#define __GSR_GCR_PRESENT 0U



#define __MPU_PRESENT 1U



#define __ICACHE_PRESENT 1U



#define __DCACHE_PRESENT 1U


# 1 "../../../../components/arch/ck802/csi_gcc.h" 1
# 25 "../../../../components/arch/ck802/csi_gcc.h"
#define _CSI_GCC_H_ 

# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 1 3 4
# 18 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 3 4
#define _STDLIB_H_ 

# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\features.h" 1 3 4
# 10 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\features.h" 3 4
#define _FEATURES_H 1

#define __MINILIBC__ 1




#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))






#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 21 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 2 3 4
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 1 3 4






#define _ANSIDECL_H_ 

#define _HAVE_STDC 
# 34 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 3 4
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 



#define _PTR void *
#define _AND ,
#define _NOARGS void
#define _CONST const
#define _VOLATILE volatile
#define _SIGNED signed
#define _DOTS , ...
#define _VOID void






#define _EXFUN_NOTHROW(name,proto) name proto _NOTHROW
#define _EXFUN(name,proto) name proto
#define _EXPARM(name,proto) (* name) proto
#define _EXFNPTR(name,proto) (* name) proto

#define _DEFUN(name,arglist,args) name(args)
#define _DEFUN_VOID(name) name(_NOARGS)
#define _CAST_VOID (void)

#define _LONG_DOUBLE long double


#define _PARAMS(paramlist) paramlist






#define _ATTRIBUTE(attrs) __attribute__ (attrs)
# 96 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\csky-elfabiv2\\sys-include\\ansidef.h" 3 4
#define _ELIDABLE_INLINE __inline__
# 22 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 2 3 4


# 23 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 3 4
typedef struct
{
 int quot;
 int rem;
} div_t;

typedef struct
{
 long quot;
 long rem;
} ldiv_t;

typedef struct
{
 long long int quot;
 long long int rem;
} lldiv_t;



#define _GCC_SIZE_T 
typedef unsigned int size_t;
# 53 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdlib.h" 3 4
#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0


#define RAND_MAX 2147483647


extern double atof(const char *s);

extern int atoi(const char *s);

extern long atol(const char *s);

extern long long atoll(const char *str);

extern double strtod( const char *nptr, char **endptr );

extern float strtof(const char *nptr, char **endptr);

extern long strtol( const char *nptr, char **endptr, int base );

extern long double strtold (const char *nptr, char **endptr);

extern long long strtoll( const char *nptr, char **endptr, int base );

extern unsigned long strtoul( const char *nptr, char **endptr, int base );

extern unsigned long long strtoull( const char *nptr, char **endptr, int base);



extern void *calloc(size_t nmemb, size_t lsize);

extern void free (void *mem);

extern void *malloc (size_t);

extern void *realloc (void *mem, size_t new_size);


extern void _Exit(int code);

extern void abort(void);

extern void exit(int code);


typedef int (*__bsearch_comparison_fn_t)(const void * object1,
                                          const void * object2);

extern void * bsearch( const void * search_key, const void * first_object,
          size_t num_objects, size_t object_size,
          __bsearch_comparison_fn_t comparison_fn);

typedef int (*__qsort_comparison_fn_t)(const void * object1,
                                        const void * object2);

extern void qsort( void * first_object, size_t num_objects,
        size_t object_size, __qsort_comparison_fn_t comparison_fn);


extern int abs(int i);

extern div_t div(int n, int d);

extern long labs(long i);

extern ldiv_t ldiv(long n, long d);

extern long long llabs(long long j);

extern lldiv_t lldiv(long long n, long long d);

extern int rand(void);

extern void srand (unsigned int seed);


extern int atexit (void (*__func) (void));
extern char *getenv (__const char *__name);
extern int system (__const char *__command) ;
# 28 "../../../../components/arch/ck802/csi_gcc.h" 2


#define __ASM __asm



#define __INLINE inline



#define __ALWAYS_STATIC_INLINE __attribute__((always_inline)) static inline



#define __STATIC_INLINE static inline
# 55 "../../../../components/arch/ck802/csi_gcc.h"

# 55 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
    __asm volatile("psrset ie");
}
# 67 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __disable_irq(void)
{
    __asm volatile("psrclr ie");
}






__attribute__((always_inline)) static inline uint32_t __get_PSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, psr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_PSR(uint32_t psr)
{
    __asm volatile("mtcr %0, psr" : : "r"(psr));
}






__attribute__((always_inline)) static inline uint32_t __get_SP(void)
{
    uint32_t result;

    __asm volatile("mov %0, sp" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_SP(uint32_t sp)
{
    __asm volatile("mov sp, %0" : : "r"(sp): "sp");
}






__attribute__((always_inline)) static inline uint32_t __get_Int_SP(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<15, 1>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_Int_SP(uint32_t sp)
{
    __asm volatile("mtcr %0, cr<15, 1>" : : "r"(sp));
}






__attribute__((always_inline)) static inline uint32_t __get_VBR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, vbr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_VBR(uint32_t vbr)
{
    __asm volatile("mtcr %0, vbr" : : "r"(vbr));
}






__attribute__((always_inline)) static inline uint32_t __get_EPC(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, epc" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EPC(uint32_t epc)
{
    __asm volatile("mtcr %0, epc" : : "r"(epc));
}






__attribute__((always_inline)) static inline uint32_t __get_EPSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, epsr" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EPSR(uint32_t epsr)
{
    __asm volatile("mtcr %0, epsr" : : "r"(epsr));
}






__attribute__((always_inline)) static inline uint32_t __get_CPUID(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<13, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_CCR(void)
{
    register uint32_t result;




    __asm volatile("mfcr %0, cr<18, 0>\n" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_CCR(uint32_t ccr)
{



    __asm volatile("mtcr %0, cr<18, 0>\n" : : "r"(ccr));

}







__attribute__((always_inline)) static inline uint32_t __get_DCSR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<14, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_DCSR(uint32_t dcsr)
{



    __asm volatile("mtcr %0, cr<14, 0>" : : "r"(dcsr));

}







__attribute__((always_inline)) static inline uint32_t __get_CFR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<17, 0>" : "=r"(result));


    return (result);
}







__attribute__((always_inline)) static inline void __set_CFR(uint32_t cfr)
{



    __asm volatile("mtcr %0, cr<17, 0>" : : "r"(cfr));

}







__attribute__((always_inline)) static inline uint32_t __get_CIR(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<22, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_CIR(uint32_t cir)
{



    __asm volatile("mtcr %0, cr<22, 0>" : : "r"(cir));

}







__attribute__((always_inline)) static inline uint32_t __get_CAPR(void)
{
    register uint32_t result;




    __asm volatile("mfcr %0, cr<19, 0>\n" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_CAPR(uint32_t capr)
{



    __asm volatile("mtcr %0, cr<19, 0>\n" : : "r"(capr));

}
# 395 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __set_PACR(uint32_t pacr)
{



    __asm volatile("mtcr %0, cr<20, 0>\n" : : "r"(pacr));

}







__attribute__((always_inline)) static inline uint32_t __get_PACR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<20, 0>" : "=r"(result));

    return (result);
}







__attribute__((always_inline)) static inline void __set_PRSR(uint32_t prsr)
{



    __asm volatile("mtcr %0, cr<21, 0>\n" : : "r"(prsr));

}






__attribute__((always_inline)) static inline uint32_t __get_PRSR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<21, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_UR14(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<14, 1>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_CHR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<31, 0>\n" :"=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_CHR(uint32_t chr)
{
    __asm volatile("mtcr %0, cr<31, 0>\n" : : "r"(chr));
}






__attribute__((always_inline)) static inline uint32_t __get_HINT(void)
{
    uint32_t result;



    __asm volatile("mfcr %0, cr<31, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_HINT(uint32_t hint)
{



    __asm volatile("mtcr %0, cr<31, 0>" : : "r"(hint));

}






__attribute__((always_inline)) static inline uint32_t __get_MIR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<0, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MIR(uint32_t mir)
{




    __asm volatile("mtcr %0, cr<0, 15>" : : "r"(mir));

}







__attribute__((always_inline)) static inline uint32_t __get_MEL0(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<2, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEL0(uint32_t mel0)
{




    __asm volatile("mtcr %0, cr<2, 15>" : : "r"(mel0));

}







__attribute__((always_inline)) static inline uint32_t __get_MEL1(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<3, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEL1(uint32_t mel1)
{




    __asm volatile("mtcr %0, cr<3, 15>" : : "r"(mel1));

}







__attribute__((always_inline)) static inline uint32_t __get_MEH(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<4, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MEH(uint32_t meh)
{




    __asm volatile("mtcr %0, cr<4, 15>" : : "r"(meh));

}







__attribute__((always_inline)) static inline uint32_t __get_MPR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<6, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MPR(uint32_t mpr)
{




    __asm volatile("mtcr %0, cr<6, 15>" : : "r"(mpr));

}







__attribute__((always_inline)) static inline uint32_t __get_MCIR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<8, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MCIR(uint32_t mcir)
{




    __asm volatile("mtcr %0, cr<8, 15>" : : "r"(mcir));

}







__attribute__((always_inline)) static inline uint32_t __get_MPGD(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<29, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MPGD(uint32_t mpgd)
{




    __asm volatile("mtcr %0, cr<29, 15>" : : "r"(mpgd));

}







__attribute__((always_inline)) static inline uint32_t __get_MSA0(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<30, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MSA0(uint32_t msa0)
{




    __asm volatile("mtcr %0, cr<30, 15>" : : "r"(msa0));

}







__attribute__((always_inline)) static inline uint32_t __get_MSA1(void)
{
    uint32_t result;





    __asm volatile("mfcr %0, cr<31, 15>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_MSA1(uint32_t msa1)
{




    __asm volatile("mtcr %0, cr<31, 15>" : : "r"(msa1));

}







__attribute__((always_inline)) static inline void __enable_excp_irq(void)
{
    __asm volatile("psrset ee, ie");
}







__attribute__((always_inline)) static inline void __disable_excp_irq(void)
{
    __asm volatile("psrclr ee, ie");
}






__attribute__((always_inline)) static inline uint32_t __get_GSR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<12, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_GCR(void)
{
    uint32_t result;




    __asm volatile("mfcr %0, cr<11, 0>" : "=r"(result));

    return (result);
}






__attribute__((always_inline)) static inline void __set_GCR(uint32_t gcr)
{



    __asm volatile("mtcr %0, cr<11, 0>" : : "r"(gcr));

}






__attribute__((always_inline)) static inline uint32_t __get_WSSR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<0, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_WRCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<1, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_WRCR(uint32_t wrcr)
{
    __asm volatile("mtcr %0, cr<1, 3>" : : "r"(wrcr));
}






__attribute__((always_inline)) static inline uint32_t __get_DCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<8, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_DCR(uint32_t dcr)
{
    __asm volatile("mtcr %0, cr<8, 3>" : : "r"(dcr));
}






__attribute__((always_inline)) static inline uint32_t __get_PCR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<9, 3>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_PCR(uint32_t pcr)
{
    __asm volatile("mtcr %0, cr<9, 3>" : : "r"(pcr));
}






__attribute__((always_inline)) static inline uint32_t __get_EBR(void)
{
    uint32_t result;

    __asm volatile("mfcr %0, cr<1, 1>" : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_EBR(uint32_t ebr)
{
    __asm volatile("mtcr %0, cr<1, 1>" : : "r"(ebr));
}
# 1004 "../../../../components/arch/ck802/csi_gcc.h"
#define __CSI_GCC_OUT_REG(r) "=r" (r)
#define __CSI_GCC_USE_REG(r) "r" (r)





__attribute__((always_inline)) static inline void __NOP(void)
{
    __asm volatile("nop");
}






__attribute__((always_inline)) static inline void __WFI(void)
{
    __asm volatile("wait");
}





__attribute__((always_inline)) static inline void __WAIT(void)
{
    __asm volatile("wait");
}





__attribute__((always_inline)) static inline void __DOZE(void)
{
    __asm volatile("doze");
}





__attribute__((always_inline)) static inline void __STOP(void)
{
    __asm volatile("stop");
}







__attribute__((always_inline)) static inline void __ISB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline void __DSB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline void __DMB(void)
{
    __asm volatile("sync"::: "memory");
}







__attribute__((always_inline)) static inline uint32_t __FF0(uint32_t value)
{
    uint32_t ret;

    __asm volatile("ff0 %0, %1" : "=r"(ret) : "r"(value));
    return ret;
}
# 1107 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __FF1(uint32_t value)
{
    uint32_t ret;

    __asm volatile("ff1 %0, %1" : "=r"(ret) : "r"(value));




    return ret;
}
# 1126 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{
    return __builtin_bswap32(value);
}
# 1138 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
    uint32_t result;

    __asm volatile("revh %0, %1" : "=r" (result) : "r" (value));




    return (result);
}
# 1157 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __REVSH(int32_t value)
{
    return (short)(((value & 0xFF00) >> 8) | ((value & 0x00FF) << 8));
}
# 1170 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
    return (op1 >> op2) | (op1 << (32U - op2));
}







__attribute__((always_inline)) static inline void __BKPT(void)
{
    __asm volatile("bkpt");
}







__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
    uint32_t result;




    int32_t s = 4 * 8 - 1;

    result = value;

    for (value >>= 1U; value; value >>= 1U) {
        result <<= 1U;
        result |= value & 1U;
        s--;
    }

    result <<= s;

    return (result);
}
# 1221 "../../../../components/arch/ck802/csi_gcc.h"
#define __CLZ __builtin_clz






__attribute__((always_inline)) static inline int32_t __SSAT(int32_t x, uint32_t y)
{
    int32_t posMax, negMin;
    uint32_t i;

    posMax = 1;

    for (i = 0; i < (y - 1); i++) {
        posMax = posMax * 2;
    }

    if (x > 0) {
        posMax = (posMax - 1);

        if (x > posMax) {
            x = posMax;
        }


    } else {
        negMin = -posMax;

        if (x < negMin) {
            x = negMin;
        }


    }

    return (x);
}
# 1267 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1287 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __IUSAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if (value & 0x80000000) {
        result = 0;
    } else if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1310 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t op1)
{

    uint32_t res = 0;
    __asm volatile("bgeni    t0, 31\n\t"
                   "lsri     %0, 1\n\t"
                   "movt     %1, t0\n\t"
                   "or       %1, %1, %0\n\t"
               : "=r"(op1), "=r"(res): "0"(op1), "1"(res): "t0");
    return res;
# 1332 "../../../../components/arch/ck802/csi_gcc.h"
}







__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *addr)
{
    uint32_t result;

    __asm volatile("ldb %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return ((uint8_t) result);
}
# 1355 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *addr)
{
    uint32_t result;


    __asm volatile("ldh %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return ((uint16_t) result);
}
# 1371 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *addr)
{
    uint32_t result;


    __asm volatile("ldw %0, (%1, 0)" : "=r"(result) : "r"(addr));
    return (result);
}
# 1387 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *addr)
{

    __asm volatile("stb %1, (%0, 0)" :: "r"(addr), "r"((uint32_t)value) : "memory");
}
# 1400 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *addr)
{

    __asm volatile("sth %1, (%0, 0)" :: "r"(addr), "r"((uint32_t)value) : "memory");
}
# 1413 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *addr)
{

    __asm volatile("stw %1, (%0, 0)" :: "r"(addr), "r"(value) : "memory");
}
# 1438 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_FPUType(void)
{

    return 0;
}
# 1467 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHBT(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0x0000FFFF) | (((int32_t)(val2) << val3) & (int32_t)0xFFFF0000));
}
# 1485 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHTB(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0xFFFF0000) | (((int32_t)(val2) >> val3) & (int32_t)0x0000FFFF));
}
# 1501 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAT16(int32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT((((int32_t)x << 16) >> 16), y) & (int32_t)0x0000FFFF;
    s = __SSAT((((int32_t)x) >> 16), y) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1522 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT16(uint32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT(((x << 16) >> 16), y) & 0x0000FFFF;
    s = __IUSAT(((x) >> 16), y) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1549 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) + (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1578 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) + ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) + ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) + ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) + ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1605 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1632 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) + ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) + ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) + ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) + ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1661 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) - (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1690 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) - ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) - ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) - ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) - ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1717 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1744 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1774 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return (u + t + s + r);
}
# 1806 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USADA8(uint32_t x, uint32_t y, uint32_t sum)
{
    int32_t r, s, t, u;







    r = (abs(((x << 24) >> 24) - ((y << 24) >> 24))) & 0x000000FF;
    s = (abs(((x << 16) >> 24) - ((y << 16) >> 24))) & 0x000000FF;
    t = (abs(((x << 8) >> 24) - ((y << 8) >> 24))) & 0x000000FF;
    u = (abs(((x) >> 24) - ((y) >> 24))) & 0x000000FF;

    return (u + t + s + r + sum);
}
# 1837 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1860 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT((((x << 16) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1881 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1902 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = (((x << 16) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1924 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1945 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1970 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1997 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) + ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) + ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) + ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) + ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2022 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2045 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2068 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2091 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2112 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2133 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2158 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2185 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) - ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) - ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) - ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) - ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2215 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2243 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2269 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2295 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2319 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2345 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2373 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2401 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2427 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) + ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2453 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2478 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2504 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2527 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSDX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2545 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUADX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2561 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __QADD(int32_t x, int32_t y)
{
    int32_t result;

    if (y >= 0) {
        if (x + y >= x) {
            result = x + y;
        } else {
            result = 0x7FFFFFFF;
        }
    } else {
        if (x + y < x) {
            result = x + y;
        } else {
            result = 0x80000000;
        }
    }

    return result;
}
# 2591 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline int32_t __QSUB(int32_t x, int32_t y)
{
    int64_t tmp;
    int32_t result;

    tmp = (int64_t)x - (int64_t)y;

    if (tmp > 0x7fffffff) {
        tmp = 0x7fffffff;
    } else if (tmp < (-2147483647 - 1)) {
        tmp = -2147483647 - 1;
    }

    result = tmp;
    return result;
}
# 2621 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLAD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2642 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLADX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2663 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2683 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSDX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2706 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2730 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 2753 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2775 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 2794 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMMLA(int32_t x, int32_t y, int32_t sum)
{
    return (uint32_t)((int32_t)((int64_t)((int64_t)x * (int64_t)y) >> 32) + sum);
}
# 2810 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUAD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 2828 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 2846 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)((((((int32_t)y << 24) >> 24) + (((int32_t)x << 16) >> 16)) & (int32_t)0x0000FFFF) |
                       (((((int32_t)y << 8) >> 8) + (((int32_t)x >> 16) << 16)) & (int32_t)0xFFFF0000)));
}
# 2864 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((y << 24) >> 24) + ((x << 16) >> 16)) & 0x0000FFFF) |
                       ((((y << 8) >> 8) + ((x >> 16) << 16)) & 0xFFFF0000)));
}
# 2881 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t x)
{
    return ((uint32_t)(((((int32_t)x << 24) >> 24) & (int32_t)0x0000FFFF) |
                       ((((int32_t)x << 8) >> 8) & (int32_t)0xFFFF0000)));
}
# 2898 "../../../../components/arch/ck802/csi_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t x)
{
    return ((uint32_t)((((x << 24) >> 24) & 0x0000FFFF) |
                       (((x << 8) >> 8) & 0xFFFF0000)));
}
# 106 "../../../../components/arch/ck802/core_802.h" 2
# 118 "../../../../components/arch/ck802/core_802.h"
#define __I volatile const

#define __O volatile
#define __IO volatile


#define __IM volatile const
#define __OM volatile
#define __IOM volatile
# 153 "../../../../components/arch/ck802/core_802.h"
typedef union {
    struct {
        uint32_t C: 1;
        uint32_t _reserved0: 5;
        uint32_t IE: 1;
        uint32_t IC: 1;
        uint32_t EE: 1;
        uint32_t MM: 1;
        uint32_t _reserved1: 6;
        uint32_t VEC: 8;
        uint32_t _reserved2: 3;
        uint32_t SC: 1;
        uint32_t HS: 1;
        uint32_t SP: 1;
        uint32_t T: 1;
        uint32_t S: 1;
    } b;
    uint32_t w;
} PSR_Type;


#define PSR_S_Pos 31U
#define PSR_S_Msk (1UL << PSR_S_Pos)

#define PSR_VEC_Pos 16U
#define PSR_VEC_Msk (0x7FUL << PSR_VEC_Pos)

#define PSR_MM_Pos 9U
#define PSR_MM_Msk (1UL << PSR_MM_Pos)

#define PSR_EE_Pos 8U
#define PSR_EE_Msk (1UL << PSR_EE_Pos)

#define PSR_IC_Pos 7U
#define PSR_IC_Msk (1UL << PSR_IC_Pos)

#define PSR_IE_Pos 6U
#define PSR_IE_Msk (1UL << PSR_IE_Pos)

#define PSR_C_Pos 0U
#define PSR_C_Msk (1UL << PSR_C_Pos)




typedef union {
    struct {
        uint32_t MP: 2;
        uint32_t _reserved0: 5;
        uint32_t BE: 1;
        uint32_t SCK: 3;
        uint32_t _reserved1: 2;
        uint32_t BE_V2: 1;
        uint32_t _reserved2: 18;
    } b;
    uint32_t w;
} CCR_Type;


#define CCR_BE_V2_Pos 13U
#define CCR_BE_V2_Msk (0x1UL << CCR_BE_V2_Pos)

#define CCR_SCK_Pos 8U
#define CCR_SCK_Msk (0x3UL << CCR_SCK_Pos)

#define CCR_BE_Pos 7U
#define CCR_BE_Msk (0x1UL << CCR_BE_Pos)

#define CCR_MP_Pos 0U
#define CCR_MP_Msk (0x3UL << CCR_MP_Pos)




typedef union {
    struct {
        uint32_t X0: 1;
        uint32_t X1: 1;
        uint32_t X2: 1;
        uint32_t X3: 1;
        uint32_t X4: 1;
        uint32_t X5: 1;
        uint32_t X6: 1;
        uint32_t X7: 1;
        uint32_t AP0: 2;
        uint32_t AP1: 2;
        uint32_t AP2: 2;
        uint32_t AP3: 2;
        uint32_t AP4: 2;
        uint32_t AP5: 2;
        uint32_t AP6: 2;
        uint32_t AP7: 2;
        uint32_t S0: 1;
        uint32_t S1: 1;
        uint32_t S2: 1;
        uint32_t S3: 1;
        uint32_t S4: 1;
        uint32_t S5: 1;
        uint32_t S6: 1;
        uint32_t S7: 1;
    } b;
    uint32_t w;
} CAPR_Type;


#define CAPR_S7_Pos 31U
#define CAPR_S7_Msk (1UL << CAPR_S7_Pos)

#define CAPR_S6_Pos 30U
#define CAPR_S6_Msk (1UL << CAPR_S6_Pos)

#define CAPR_S5_Pos 29U
#define CAPR_S5_Msk (1UL << CAPR_S5_Pos)

#define CAPR_S4_Pos 28U
#define CAPR_S4_Msk (1UL << CAPR_S4_Pos)

#define CAPR_S3_Pos 27U
#define CAPR_S3_Msk (1UL << CAPR_S3_Pos)

#define CAPR_S2_Pos 26U
#define CAPR_S2_Msk (1UL << CAPR_S2_Pos)

#define CAPR_S1_Pos 25U
#define CAPR_S1_Msk (1UL << CAPR_S1_Pos)

#define CAPR_S0_Pos 24U
#define CAPR_S0_Msk (1UL << CAPR_S0_Pos)

#define CAPR_AP7_Pos 22U
#define CAPR_AP7_Msk (0x3UL << CAPR_AP7_Pos)

#define CAPR_AP6_Pos 20U
#define CAPR_AP6_Msk (0x3UL << CAPR_AP6_Pos)

#define CAPR_AP5_Pos 18U
#define CAPR_AP5_Msk (0x3UL << CAPR_AP5_Pos)

#define CAPR_AP4_Pos 16U
#define CAPR_AP4_Msk (0x3UL << CAPR_AP4_Pos)

#define CAPR_AP3_Pos 14U
#define CAPR_AP3_Msk (0x3UL << CAPR_AP3_Pos)

#define CAPR_AP2_Pos 12U
#define CAPR_AP2_Msk (0x3UL << CAPR_AP2_Pos)

#define CAPR_AP1_Pos 10U
#define CAPR_AP1_Msk (0x3UL << CAPR_AP1_Pos)

#define CAPR_AP0_Pos 8U
#define CAPR_AP0_Msk (0x3UL << CAPR_AP0_Pos)

#define CAPR_X7_Pos 7U
#define CAPR_X7_Msk (0x1UL << CAPR_X7_Pos)

#define CAPR_X6_Pos 6U
#define CAPR_X6_Msk (0x1UL << CAPR_X6_Pos)

#define CAPR_X5_Pos 5U
#define CAPR_X5_Msk (0x1UL << CAPR_X5_Pos)

#define CAPR_X4_Pos 4U
#define CAPR_X4_Msk (0x1UL << CAPR_X4_Pos)

#define CAPR_X3_Pos 3U
#define CAPR_X3_Msk (0x1UL << CAPR_X3_Pos)

#define CAPR_X2_Pos 2U
#define CAPR_X2_Msk (0x1UL << CAPR_X2_Pos)

#define CAPR_X1_Pos 1U
#define CAPR_X1_Msk (0x1UL << CAPR_X1_Pos)

#define CAPR_X0_Pos 0U
#define CAPR_X0_Msk (0x1UL << CAPR_X0_Pos)




typedef union {
    struct {
        uint32_t E: 1;
        uint32_t size: 5;
        uint32_t _reserved0: 1;
        uint32_t base_addr: 25;
    } b;
    uint32_t w;
} PACR_Type;


#define PACR_BASE_ADDR_Pos 7U
#define PACR_BASE_ADDR_Msk (0x1FFFFFFUL << PACR_BASE_ADDR_Pos)

#define PACR_SIZE_Pos 1U
#define PACR_SIZE_Msk (0x1FUL << PACR_SIZE_Pos)

#define PACR_E_Pos 0U
#define PACR_E_Msk (0x1UL << PACR_E_Pos)




typedef union {
    struct {
        uint32_t RID: 3;
        uint32_t _reserved0: 29;
    } b;
    uint32_t w;
} PRSR_Type;


#define PRSR_RID_Pos 0U
#define PRSR_RID_Msk (0x7UL << PRSR_RID_Pos)




typedef union {
    struct {
        uint32_t _reserved0: 4;
        uint32_t IAE: 1;
        uint32_t _reserved1: 9;
        uint32_t ISE: 1;
        uint32_t HS_EXP: 1;
        uint32_t SRST_VAL: 16;
    } b;
    uint32_t w;
} CHR_Type;


#define CHR_IAE_Pos 4U
#define CHR_IAE_Msk (0x1UL << CHR_IAE_Pos)
#define CHR_ISE_Pos 14U
#define CHR_ISE_Msk (0x1UL << CHR_ISE_Pos)
#define CHR_HS_EXP_Pos 15U
#define CHR_HS_EXP_Msk (0x1UL << CHR_HS_EXP_Pos)
#define CHR_SRST_VAL_Pos 16U
#define CHR_SRST_VAL_Mask (0xFFFFUL << CHR_SRST_VAL_Pos)
# 406 "../../../../components/arch/ck802/core_802.h"
typedef struct {
    volatile uint32_t ISER[4U];
    uint32_t RESERVED0[12U];
    volatile uint32_t IWER[4U];
    uint32_t RESERVED1[12U];
    volatile uint32_t ICER[4U];
    uint32_t RESERVED2[12U];
    volatile uint32_t IWDR[4U];
    uint32_t RESERVED3[12U];
    volatile uint32_t ISPR[4U];
    uint32_t RESERVED4[12U];
    volatile uint32_t ISSR[4U];
    uint32_t RESERVED5[12U];
    volatile uint32_t ICPR[4U];
    uint32_t RESERVED6[12U];
    volatile uint32_t ICSR[4U];
    uint32_t RESERVED7[12U];
    volatile uint32_t IABR[4U];
    uint32_t RESERVED8[60U];
    volatile uint32_t IPR[32U];
    uint32_t RESERVED9[480U];
    volatile const uint32_t ISR;
    volatile uint32_t IPTR;
    volatile uint32_t TSPEND;
    volatile uint32_t TSABR;
    volatile uint32_t TSPR;
} VIC_Type;
# 446 "../../../../components/arch/ck802/core_802.h"
typedef struct
{
    volatile uint32_t CER;
    volatile uint32_t CIR;
    volatile uint32_t CRCR[4U];
          uint32_t RSERVED0[1015U];
    volatile uint32_t CPFCR;
    volatile uint32_t CPFATR;
    volatile uint32_t CPFMTR;
} CACHE_Type;


#define CACHE_CER_EN_Pos 0U
#define CACHE_CER_EN_Msk (0x1UL << CACHE_CER_EN_Pos)

#define CACHE_CER_CFIG_Pos 1U
#define CACHE_CER_CFIG_Msk (0x1UL << CACHE_CER_CFIG_Pos)

#define CACHE_CIR_INV_ALL_Pos 0U
#define CACHE_CIR_INV_ALL_Msk (0x1UL << CACHE_CIR_INV_ALL_Pos)

#define CACHE_CIR_INV_ONE_Pos 1U
#define CACHE_CIR_INV_ONE_Msk (0x1UL << CACHE_CIR_INV_ONE_Pos)

#define CACHE_CIR_CLR_ALL_Pos 2U
#define CACHE_CIR_CLR_ALL_Msk (0x1UL << CACHE_CIR_CLR_ALL_Pos)

#define CACHE_CIR_CLR_ONE_Pos 3U
#define CACHE_CIR_CLR_ONE_Msk (0x1UL << CACHE_CIR_CLR_ONE_Pos)

#define CACHE_CIR_INV_ADDR_Pos 4U
#define CACHE_CIR_INV_ADDR_Msk (0xFFFFFFFUL << CACHE_CIR_INV_ADDR_Pos)

#define CACHE_CRCR_EN_Pos 0U
#define CACHE_CRCR_EN_Msk (0x1UL << CACHE_CRCR_EN_Pos)

#define CACHE_CRCR_SIZE_Pos 1U
#define CACHE_CRCR_SIZE_Msk (0x1FUL << CACHE_CRCR_SIZE_Pos)

#define CACHE_CRCR_BASE_ADDR_Pos 10U
#define CACHE_CRCR_BASE_ADDR_Msk (0x3FFFFFUL << CACHE_CRCR_BASE_ADDR_Pos)

#define CACHE_CPFCR_PFEN_Pos 0U
#define CACHE_CPFCR_PFEN_Msk (0x1UL << CACHE_CPFCR_PFEN_Pos)

#define CACHE_CPFCR_PFRST_Pos 1U
#define CACHE_CPFCR_PFRST_Msk (0x1UL << CACHE_CPFCR_PFRST_Pos)

#define CACHE_CRCR_4K 0xB
#define CACHE_CRCR_8K 0xC
#define CACHE_CRCR_16K 0xD
#define CACHE_CRCR_32K 0xE
#define CACHE_CRCR_64K 0xF
#define CACHE_CRCR_128K 0x10
#define CACHE_CRCR_256K 0x11
#define CACHE_CRCR_512K 0x12
#define CACHE_CRCR_1M 0x13
#define CACHE_CRCR_2M 0x14
#define CACHE_CRCR_4M 0x15
#define CACHE_CRCR_8M 0x16
#define CACHE_CRCR_16M 0x17
#define CACHE_CRCR_32M 0x18
#define CACHE_CRCR_64M 0x19
#define CACHE_CRCR_128M 0x1A
#define CACHE_CRCR_256M 0x1B
#define CACHE_CRCR_512M 0x1C
#define CACHE_CRCR_1G 0x1D
#define CACHE_CRCR_2G 0x1E
#define CACHE_CRCR_4G 0x1F
# 529 "../../../../components/arch/ck802/core_802.h"
typedef struct {
    volatile uint32_t CTRL;
    volatile uint32_t LOAD;
    volatile uint32_t VAL;
    volatile const uint32_t CALIB;
} CORET_Type;


#define CORET_CTRL_COUNTFLAG_Pos 16U
#define CORET_CTRL_COUNTFLAG_Msk (1UL << CORET_CTRL_COUNTFLAG_Pos)

#define CORET_CTRL_CLKSOURCE_Pos 2U
#define CORET_CTRL_CLKSOURCE_Msk (1UL << CORET_CTRL_CLKSOURCE_Pos)

#define CORET_CTRL_TICKINT_Pos 1U
#define CORET_CTRL_TICKINT_Msk (1UL << CORET_CTRL_TICKINT_Pos)

#define CORET_CTRL_ENABLE_Pos 0U
#define CORET_CTRL_ENABLE_Msk (1UL )


#define CORET_LOAD_RELOAD_Pos 0U
#define CORET_LOAD_RELOAD_Msk (0xFFFFFFUL )


#define CORET_VAL_CURRENT_Pos 0U
#define CORET_VAL_CURRENT_Msk (0xFFFFFFUL )


#define CORET_CALIB_NOREF_Pos 31U
#define CORET_CALIB_NOREF_Msk (1UL << CORET_CALIB_NOREF_Pos)

#define CORET_CALIB_SKEW_Pos 30U
#define CORET_CALIB_SKEW_Msk (1UL << CORET_CALIB_SKEW_Pos)

#define CORET_CALIB_TENMS_Pos 0U
#define CORET_CALIB_TENMS_Msk (0xFFFFFFUL )
# 579 "../../../../components/arch/ck802/core_802.h"
typedef struct {
    uint32_t RESERVED0[13U];
    volatile uint32_t HCR;
    volatile const uint32_t EHSR;
    uint32_t RESERVED1[6U];
    union {
        volatile const uint32_t DERJW;
        volatile uint32_t DERJR;
    };

} DCC_Type;

#define DCC_HCR_JW_Pos 18U
#define DCC_HCR_JW_Msk (1UL << DCC_HCR_JW_Pos)

#define DCC_HCR_JR_Pos 19U
#define DCC_HCR_JR_Msk (1UL << DCC_HCR_JR_Pos)

#define DCC_EHSR_JW_Pos 1U
#define DCC_EHSR_JW_Msk (1UL << DCC_EHSR_JW_Pos)

#define DCC_EHSR_JR_Pos 2U
#define DCC_EHSR_JR_Msk (1UL << DCC_EHSR_JR_Pos)
# 619 "../../../../components/arch/ck802/core_802.h"
#define _VAL2FLD(field,value) ((value << field ## _Pos) & field ## _Msk)







#define _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos)
# 639 "../../../../components/arch/ck802/core_802.h"
#define TCIP_BASE (0xE000E000UL)
#define CORET_BASE (TCIP_BASE + 0x0010UL)
#define VIC_BASE (TCIP_BASE + 0x0100UL)
#define DCC_BASE (0xE0011000UL)
#define CACHE_BASE (TCIP_BASE + 0x1000UL)

#define CORET ((CORET_Type *) CORET_BASE )
#define VIC ((VIC_Type *) VIC_BASE )
#define DCC ((DCC_Type *) DCC_BASE )
#define CACHE ((CACHE_Type *) CACHE_BASE )
# 672 "../../../../components/arch/ck802/core_802.h"
#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
#define _IR_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )
#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )

extern uint32_t __Vectors[];






static inline void csi_vic_enable_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));



}






static inline void csi_vic_disable_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_enable_sirq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISSR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_disable_sirq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICSR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}
# 736 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_enabled_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}
# 750 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_pending_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}






static inline void csi_vic_set_pending_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_clear_pending_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}
# 788 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_wakeup_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}






static inline void csi_vic_set_wakeup_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWER[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}






static inline void csi_vic_clear_wakeup_irq(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IWDR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] = (uint32_t)(1UL << ((uint32_t)(int32_t)IRQn % 32));
}
# 827 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_active(int32_t IRQn)
{
    IRQn &= 0x7FUL;

    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )] & (1UL << (((uint32_t)(int32_t)IRQn % 32) & 0x7FUL))) != 0UL) ? 1UL : 0UL));
}







static inline void csi_vic_set_threshold(uint32_t VectThreshold, uint32_t PrioThreshold)
{
    VectThreshold &= 0x7FUL;

    if (VectThreshold <= 31) {
        ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPTR = 0x80000000 | (((VectThreshold + 32) & 0xFF) << 8) | ((PrioThreshold & 0x3) << 6);
    }

    if (VectThreshold > 31 && VectThreshold < 96) {
        ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPTR = 0x80000000 | (((VectThreshold + 32) & 0xFF) << 8) | ((PrioThreshold & 0x7) << 5);
    }

    if (VectThreshold > 95) {
        ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPTR = 0x80000000 | (((VectThreshold + 32) & 0xFF) << 8) | ((PrioThreshold & 0xF) << 4);
    }
}
# 864 "../../../../components/arch/ck802/core_802.h"
static inline void csi_vic_set_prio(int32_t IRQn, uint32_t priority)
{
    ((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] = ((uint32_t)(((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] & ~(0xFFUL << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL))) |
                                 (((priority << (8U - 2U)) & (uint32_t)0xFFUL) << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)));
}
# 879 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_vic_get_prio(int32_t IRQn)
{
    return ((uint32_t)(((((VIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IPR[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] >> ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)) & (uint32_t)0xFFUL) >> (8U - 2U)));
}







static inline void csi_vic_set_vector(int32_t IRQn, uint32_t handler)
{
    if (IRQn >= 0 && IRQn < 128) {
        __Vectors[32 + IRQn] = handler;
    }
}






static inline uint32_t csi_vic_get_vector(int32_t IRQn)
{
    if (IRQn >= 0 && IRQn < 128) {
        return (uint32_t)__Vectors[32 + IRQn];
    }

    return 0;
}
# 934 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_coret_config(uint32_t ticks, int32_t IRQn)
{
    if ((ticks - 1UL) > (0xFFFFFFUL )) {
        return (1UL);
    }

    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
    ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2U) |
                  (1UL << 1U) |
                  (1UL );
    return (0UL);
}





static inline uint32_t csi_coret_get_load(void)
{
    return ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD;
}





static inline uint32_t csi_coret_get_value(void)
{
    return ((CORET_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL;
}
# 984 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_had_send_char(uint32_t ch)
{
    ((DCC_Type *) (0xE0011000UL) )->DERJR = (uint8_t)ch;

    return (ch);
}
# 998 "../../../../components/arch/ck802/core_802.h"
static inline int32_t csi_had_receive_char(void)
{
    int32_t ch = -1;

    if (((((DCC_Type *) (0xE0011000UL) )->EHSR & (1UL << 1U)) >> 1U)) {
        ch = ((DCC_Type *) (0xE0011000UL) )->DERJW;
    }

    return (ch);
}
# 1016 "../../../../components/arch/ck802/core_802.h"
static inline int32_t csi_had_check_char(void)
{
    return ((((DCC_Type *) (0xE0011000UL) )->EHSR & (1UL << 1U)) >> 1U);
}
# 1035 "../../../../components/arch/ck802/core_802.h"
static inline void csi_icache_enable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER |= (uint32_t)((0x1UL << 0U) | (0x1UL << 1U));

}






static inline void csi_icache_disable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER &= ~(uint32_t)((0x1UL << 0U) | (0x1UL << 1U));
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}






static inline void csi_icache_invalid (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}







static inline void csi_dcache_enable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER = (uint32_t)((0x1UL << 0U) & (~(0x1UL << 1U)));

}







static inline void csi_dcache_disable (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CER &= ~(uint32_t)(0x1UL << 0U);
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}







static inline void csi_dcache_invalid (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = (0x1UL << 0U);

}







static inline void csi_dcache_clean (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = ((1 << 2U) & (0x1UL << 2U));

}







static inline void csi_dcache_clean_invalid (void)
{

    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = ((1 << 0U) & (0x1UL << 0U)) | ((1 << 2U) & (0x1UL << 2U));

}
# 1142 "../../../../components/arch/ck802/core_802.h"
static inline void csi_dcache_invalid_range (uint32_t *addr, int32_t dsize)
{

    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFUL << 4U);
    int32_t linesize = 16;

    op_addr |= ((1 << 1U) & (0x1UL << 1U));

    while (op_size >= 128) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;

        op_size -= 128;
    }

    while (op_size > 0) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        op_size -= linesize;
    }

}
# 1187 "../../../../components/arch/ck802/core_802.h"
static inline void csi_dcache_clean_range (uint32_t *addr, int32_t dsize)
{

    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFUL << 4U);
    int32_t linesize = 16;

    op_addr |= ((1 << 3U) & (0x1UL << 3U));

    while (op_size >= 128) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;

        op_size -= 128;
    }

    while (op_size > 0) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        op_size -= linesize;
    }

}
# 1232 "../../../../components/arch/ck802/core_802.h"
static inline void csi_dcache_clean_invalid_range (uint32_t *addr, int32_t dsize)
{

    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFUL << 4U);
    int32_t linesize = 16;

    op_addr |= ((1 << 3U) & (0x1UL << 3U)) | ((1 << 1U) & (0x1UL << 1U));

    while (op_size >= 128) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;

        op_size -= 128;
    }

    while (op_size > 0) {
        ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CIR = op_addr;
        op_addr += linesize;
        op_size -= linesize;
    }

}





static inline void csi_cache_set_range (uint32_t index, uint32_t baseAddr, uint32_t size, uint32_t enable)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CRCR[index] = ((baseAddr & (0x3FFFFFUL << 10U)) |
                           (((size << 1U) & (0x1FUL << 1U))) |
                           (((enable << 0U) & (0x1UL << 0U))));
}





static inline void csi_cache_enable_profile (void)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFCR |= (uint32_t)(0x1UL << 0U);
}





static inline void csi_cache_disable_profile (void)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFCR &= ~(uint32_t)(0x1UL << 0U);
}





static inline void csi_cache_reset_profile (void)
{
    ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFCR |= (uint32_t)(0x1UL << 1U);
}







static inline uint32_t csi_cache_get_access_time (void)
{
    return ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFATR;
}







static inline uint32_t csi_cache_get_miss_time (void)
{
    return ((CACHE_Type *) ((0xE000E000UL) + 0x1000UL) )->CPFMTR;
}
# 1342 "../../../../components/arch/ck802/core_802.h"
typedef enum {
    REGION_SIZE_128B = 0x6,
    REGION_SIZE_256B = 0x7,
    REGION_SIZE_512B = 0x8,
    REGION_SIZE_1KB = 0x9,
    REGION_SIZE_2KB = 0xA,
    REGION_SIZE_4KB = 0xB,
    REGION_SIZE_8KB = 0xC,
    REGION_SIZE_16KB = 0xD,
    REGION_SIZE_32KB = 0xE,
    REGION_SIZE_64KB = 0xF,
    REGION_SIZE_128KB = 0x10,
    REGION_SIZE_256KB = 0x11,
    REGION_SIZE_512KB = 0x12,
    REGION_SIZE_1MB = 0x13,
    REGION_SIZE_2MB = 0x14,
    REGION_SIZE_4MB = 0x15,
    REGION_SIZE_8MB = 0x16,
    REGION_SIZE_16MB = 0x17,
    REGION_SIZE_32MB = 0x18,
    REGION_SIZE_64MB = 0x19,
    REGION_SIZE_128MB = 0x1A,
    REGION_SIZE_256MB = 0x1B,
    REGION_SIZE_512MB = 0x1C,
    REGION_SIZE_1GB = 0x1D,
    REGION_SIZE_2GB = 0x1E,
    REGION_SIZE_4GB = 0x1F
} region_size_e;

typedef enum {
    AP_BOTH_INACCESSIBLE = 0,
    AP_SUPER_RW_USER_INACCESSIBLE,
    AP_SUPER_RW_USER_RDONLY,
    AP_BOTH_RW
} access_permission_e;

typedef struct {
    uint32_t nx: 1;
    access_permission_e ap: 2;
    uint32_t s: 1;
} mpu_region_attr_t;





static inline void csi_mpu_enable(void)
{
    __set_CCR(__get_CCR() | (0x3UL << 0U));
}





static inline void csi_mpu_disable(void)
{
    __set_CCR(__get_CCR() & (~(0x3UL << 0U)));
}
# 1411 "../../../../components/arch/ck802/core_802.h"
static inline void csi_mpu_config_region(uint32_t idx, uint32_t base_addr, region_size_e size,
                                           mpu_region_attr_t attr, uint32_t enable)
{
    CAPR_Type capr;
    PACR_Type pacr;
    PRSR_Type prsr;

    if (idx > 7) {
        return;
    }

    capr.w = __get_CAPR();
    pacr.w = __get_PACR();
    prsr.w = __get_PRSR();

    pacr.b.base_addr = (base_addr >> 7U) & (0x3FFFFFF);

    prsr.b.RID = idx;
    __set_PRSR(prsr.w);

    if (size != REGION_SIZE_128B) {
        pacr.w &= ~(((1u << (size -6)) - 1) << 7);
    }

    pacr.b.size = size;

    capr.w &= ~((0x1 << idx) | (0x3 << (idx * 2 + 8)) | (0x1 << (idx + 24)));
    capr.w = (capr.w | (attr.nx << idx) | (attr.ap << (idx * 2 + 8)) | (attr.s << (idx + 24)));
    __set_CAPR(capr.w);

    pacr.b.E = enable;
    __set_PACR(pacr.w);
}






static inline void csi_mpu_enable_region(uint32_t idx)
{
    if (idx > 7) {
        return;
    }

    __set_PRSR((__get_PRSR() & (~(0x7UL << 0U))) | idx);
    __set_PACR(__get_PACR() | (0x1UL << 0U));
}






static inline void csi_mpu_disable_region(uint32_t idx)
{
    if (idx > 7) {
        return;
    }

    __set_PRSR((__get_PRSR() & (~(0x7UL << 0U))) | idx);
    __set_PACR(__get_PACR() & (~(0x1UL << 0U)));
}
# 1484 "../../../../components/arch/ck802/core_802.h"
static inline uint32_t csi_irq_save(void)
{
    uint32_t result;
    result = __get_PSR();
    __disable_irq();
    return(result);
}






static inline void csi_irq_restore(uint32_t irq_state)
{
    __set_PSR(irq_state);
}







static inline void csi_system_reset(void)
{
    CHR_Type chr;

    chr.w = __get_CHR();



    chr.b.SRST_VAL = 0xABCD;


    __DSB();

    __set_CHR(chr.w);

    __DSB();

    for(;;)
    {
        __NOP();
    }
}
__attribute__((always_inline)) static inline void __set_MSP(uint32_t topOfMainStack)
{
    __asm volatile("mov sp, %0" : : "r"(topOfMainStack): "sp");
}




#define NVIC_EnableIRQ(IRQn) csi_vic_enable_irq(IRQn)
#define NVIC_DisableIRQ(IRQn) csi_vic_disable_irq(IRQn)
#define NVIC_GetPendingIRQ(IRQn) csi_vic_get_pending_irq(IRQn)
#define NVIC_SetPendingIRQ(IRQn) csi_vic_set_pending_irq(IRQn)
#define NVIC_ClearPendingIRQ(IRQn) csi_vic_clear_pending_irq(IRQn)
#define NVIC_GetWakeupIRQ(IRQn) csi_vic_get_wakeup_irq(IRQn)
#define NVIC_SetWakeupIRQ(IRQn) csi_vic_set_wakeup_irq(IRQn)
#define NVIC_ClearWakeupIRQ(IRQn) csi_vic_clear_wakeup_irq(IRQn)
#define NVIC_GetActive(IRQn) csi_vic_get_active(IRQn)
#define NVIC_SetThreshold(VectThreshold,PrioThreshold) csi_vic_set_threshold(VectThreshold, PrioThreshold)
#define NVIC_SetPriority(IRQn,priority) csi_vic_set_prio(IRQn, priority)
#define NVIC_GetPriority(IRQn) csi_vic_get_prio(IRQn)
#define NVIC_SystemReset() csi_system_reset()

#define SysTick_Config(ticks) csi_coret_config(ticks, CORET_IRQn)
#define CORET_Config(ticks) csi_coret_config(ticks, CORET_IRQn)

#define HAD_SendChar(ch) csi_had_sned_char(ch)
#define HAD_ReceiveChar() csi_had_receive_char()
#define HAD_CheckChar() csi_had_check_char()


#define NVIC_GetPendingIRQs() (VIC->ISPR[0U])
#define NVIC_ClearPendingIRQs(icpr) (VIC->ICPR[0U] = (unsigned int)icpr)
#define NVIC_SetPendingIRQs(ispr) (VIC->ISPR[0U] = (unsigned int)ispr)

#define NVIC_GetEnableIRQs() (VIC->ISER[0U])
#define NVIC_DisableIRQs(irqs) (VIC->ICER[0U] = (unsigned int)irqs)
#define NVIC_EnableIRQs(iser) (VIC->ISER[0U] = (unsigned int)iser)
# 110 "../../../../components/inc/bus_dev.h" 2

# 1 "../../../../components/inc/mcu_phy_jack.h" 1
# 33 "../../../../components/inc/mcu_phy_jack.h"
#define __MCU_BUMBEE_M0__ 







typedef enum{
 MOD_NONE = 0, MOD_CK802_CPU = 0,

 MOD_AES =4,
 MOD_IOMUX =7,
 MOD_UART0 =8,
 MOD_I2C0 =9,

 MOD_SPI0 =11,
 MOD_SPI1 =12,
 MOD_GPIO =13,
 MOD_QDEC =15,
 MOD_ADCC =17,
 MOD_PWM =18,
 MOD_SPIF =19,
    MOD_VOC =20,
 MOD_TIMER5 =21,
 MOD_TIMER6 =22,
 MOD_UART1 =25,

 MOD_CP_CPU = 0+32,
 MOD_BB = MOD_CP_CPU+3,
 MOD_TIMER = MOD_CP_CPU+4,
 MOD_WDT = MOD_CP_CPU+5,
 MOD_COM = MOD_CP_CPU+6,
 MOD_KSCAN = MOD_CP_CPU+7,
 MOD_BBREG = MOD_CP_CPU+9,
 BBLL_RST = MOD_CP_CPU+10,
 BBTX_RST = MOD_CP_CPU+11,
 BBRX_RST = MOD_CP_CPU+12,
 BBMIX_RST = MOD_CP_CPU+13,
 MOD_TIMER1 = MOD_CP_CPU+21,
 MOD_TIMER2 = MOD_CP_CPU+22,
 MOD_TIMER3 = MOD_CP_CPU+23,
 MOD_TIMER4 = MOD_CP_CPU+24,

 MOD_PCLK_CACHE = 0+64,
 MOD_HCLK_CACHE = MOD_PCLK_CACHE+1,


 MOD_USR0 =0+96,
 MOD_USR1 =MOD_USR0+1,
 MOD_USR2 =MOD_USR0+2,
 MOD_USR3 =MOD_USR0+3,
 MOD_USR4 =MOD_USR0+4,
 MOD_USR5 =MOD_USR0+5,
 MOD_USR6 =MOD_USR0+6,
 MOD_USR7 =MOD_USR0+7,
 MOD_USR8 =MOD_USR0+8,
}MODULE_e;





#define _CLK_NONE (BIT(0))
#define _CLK_CK802_CPU (BIT(0))

#define _CLK_AES (BIT(4))
#define _CLK_IOMUX (BIT(7))
#define _CLK_UART0 (BIT(8))
#define _CLK_I2C0 (BIT(9))

#define _CLK_SPI0 (BIT(11))
#define _CLK_SPI1 (BIT(12))
#define _CLK_GPIO (BIT(13))
#define _CLK_QDEC (BIT(15))
#define _CLK_ADCC (BIT(17))
#define _CLK_PWM (BIT(18))
#define _CLK_SPIF (BIT(19))



#define _CLK_UART1 (BIT(25))



#define _CLK_M0_CPU (BIT(0))
#define _CLK_BB (BIT(3))
#define _CLK_TIMER (BIT(4))
#define _CLK_WDT (BIT(5))
#define _CLK_COM (BIT(6))
#define _CLK_KSCAN (BIT(7))
#define _CLK_BBREG (BIT(9))
#define _CLK_TIMER1 (BIT(21))
#define _CLK_TIMER2 (BIT(22))
#define _CLK_TIMER3 (BIT(23))
#define _CLK_TIMER4 (BIT(24))
# 163 "../../../../components/inc/mcu_phy_jack.h"
typedef struct{
 volatile uint32_t CH0_AP_MBOX;
 volatile uint32_t CH0_CP_MBOX;
 volatile uint32_t CH1_AP_MBOX;
 volatile uint32_t CH1_CP_MBOX;
 volatile uint32_t AP_STATUS;
 volatile uint32_t CP_STATUS;
 volatile uint32_t AP_INTEN;
 volatile uint32_t CP_INTEN;
 volatile uint32_t remap;
 volatile uint32_t RXEV_EN;
 volatile uint32_t STCALIB;
 volatile uint32_t PERI_MASTER_SELECT;
 volatile uint32_t new_add_reg0;
 volatile uint32_t new_add_reg1;
 volatile uint32_t new_add_reg2;
 volatile uint32_t new_add_reg3;
 volatile uint32_t cache_ctrl0;
 volatile uint32_t cache_ctrl1;
}AP_COM_TypeDef;

typedef struct{
 volatile uint32_t CTRL0;
 volatile uint32_t CTRL1;
    uint32_t reserverd[13];
 volatile uint32_t REMAP_TABLE;
 volatile uint32_t REMAP_CTRL[32];
}AP_CACHE_TypeDef;

typedef struct
{
    volatile uint8_t CR;
         uint8_t RESERVED0[3];
    volatile uint32_t TORR;
    volatile uint32_t CCVR;
    volatile uint32_t CRR;
         uint8_t STAT;
         uint8_t reserverd1[3];
    volatile uint8_t EOI;
         uint8_t reserverd2[3];
} AP_WDT_TypeDef;



typedef struct
{
 volatile uint32_t SW_RESET0;
 volatile uint32_t SW_RESET1;
 volatile uint32_t SW_CLK;
 volatile uint32_t SW_RESET2;
 volatile uint32_t SW_RESET3;
 volatile uint32_t SW_CLK1;
 volatile uint32_t APB_CLK;
 volatile uint32_t APB_CLK_UPDATE;
 volatile uint32_t CACHE_CLOCK_GATE;
 volatile uint32_t CACHE_RST;
 volatile uint32_t FLH_BUS_SEL;
} AP_PCR_TypeDef;

typedef struct
{
    volatile uint32_t LoadCount;
 volatile uint32_t CurrentCount;
 volatile uint32_t ControlReg;
 volatile uint32_t EOI;
 volatile uint32_t status;

} AP_TIM_TypeDef;

typedef struct
{
    volatile uint32_t IntStatus;
 volatile uint32_t EOI;
 volatile uint32_t unMaskIntStatus;
 volatile uint32_t version;
} AP_TIM_SYS_TypeDef;
# 247 "../../../../components/inc/mcu_phy_jack.h"
typedef struct
{
 union
 {
  volatile const uint8_t RBR;
  volatile uint8_t THR;
  volatile uint8_t DLL;
  uint32_t RESERVED0;
 };
 union
 {
  volatile uint8_t DLM;
  volatile uint32_t IER;
 };
 union
 {
  volatile const uint32_t IIR;
  volatile uint8_t FCR;
 };
 volatile uint8_t LCR;
 uint8_t RESERVED1[3];
 volatile uint32_t MCR;

 volatile const uint8_t LSR;
 uint8_t RESERVED2[3];
 volatile uint32_t MSR;

 volatile uint8_t SCR;
 uint8_t RESERVED3[3];

 volatile uint32_t LPDLL;

 volatile uint32_t LPDLH;

 volatile uint32_t recerved[2];

 union
    {
  volatile uint32_t SRBR[16];
  volatile uint32_t STHR[16];
 };
 volatile uint32_t FAR;

 volatile uint32_t TFR;

 volatile uint32_t RFW;

 volatile uint32_t USR;

 volatile uint32_t TFL;

 volatile uint32_t RFL;

 volatile uint32_t SRR;

 volatile uint32_t SRTS;

 volatile uint32_t SBCR;

 volatile uint32_t SDMAM;

 volatile uint32_t SFE;

 volatile uint32_t SRT;

 volatile uint32_t STET;

 volatile uint32_t HTX;

 volatile uint32_t DMASA;

 volatile uint32_t reserved[18];

 volatile uint32_t CPR;

 volatile uint32_t UCV;

 volatile uint32_t CTR;

}AP_UART_TypeDef;



typedef struct
{
    volatile uint32_t IC_CON;
    volatile uint32_t IC_TAR;
    volatile uint32_t IC_SAR;
    volatile uint32_t IC_HS_MADDR;
    volatile uint32_t IC_DATA_CMD;
    volatile uint32_t IC_SS_SCL_HCNT;
    volatile uint32_t IC_SS_SCL_LCNT;
    volatile uint32_t IC_FS_SCL_HCNT;
    volatile uint32_t IC_FS_SCL_LCNT;
    volatile uint32_t IC_HS_SCL_HCNT;
    volatile uint32_t IC_HS_SCL_LCNT;
    volatile uint32_t IC_INTR_STAT;
    volatile uint32_t IC_INTR_MASK;
    volatile uint32_t IC_RAW_INTR_STAT;
    volatile uint32_t IC_RX_TL;
    volatile uint32_t IC_TX_TL;
    volatile uint32_t IC_CLR_INTR;
    volatile uint32_t IC_CLR_UNDER;
    volatile uint32_t IC_CLR_RX_OVER;
    volatile uint32_t IC_CLR_TX_OVER;
    volatile uint32_t IC_CLR_RD_REG;
    volatile uint32_t IC_CLR_TX_ABRT;
    volatile uint32_t IC_CLR_RX_DONE;
    volatile uint32_t IC_CLR_ACTIVITY;
    volatile uint32_t IC_CLR_STOP_DET;
    volatile uint32_t IC_CLR_START_DET;
    volatile uint32_t IC_CLR_GEN_CALL;
    volatile uint32_t IC_ENABLE;
    volatile uint32_t IC_STATUS;
    volatile uint32_t IC_TXFLR;
    volatile uint32_t IC_RXFLR;
    volatile uint32_t IC_SDA_HOLD;
    volatile uint32_t IC_TX_ABRT_SOURCE;
    volatile uint32_t IC_SLV_DATA_NACK_ONLY;
    volatile uint32_t IC_DMA_CR;
    volatile uint32_t IC_DMA_TDLR;
    volatile uint32_t IC_DMA_RDLR;
    volatile uint32_t IC_SDA_SETUP;
    volatile uint32_t IC_ACK_GENERAL_CALL;
    volatile uint32_t IC_ENABLE_STATUS;
    volatile uint32_t IC_FS_SPKLEN;
    volatile uint32_t IC_HS_SPKLEN;

} AP_I2C_TypeDef;


typedef struct
{
    volatile uint32_t swporta_dr;
    volatile uint32_t swporta_ddr;
    volatile uint32_t swporta_ctl;
      uint32_t reserved8[9];
    volatile uint32_t inten;
    volatile uint32_t intmask;
    volatile uint32_t inttype_level;
    volatile uint32_t int_polarity;
    volatile const uint32_t int_status;
    volatile uint32_t raw_instatus;
    volatile uint32_t debounce;
    volatile uint32_t porta_eoi;
    volatile const uint32_t ext_porta;
      uint32_t reserved9[3];
    volatile uint32_t ls_sync;
    volatile const uint32_t id_code;
      uint32_t reserved10[1];
    volatile const uint32_t ver_id_code;
    volatile const uint32_t config_reg2;
    volatile const uint32_t config_reg1;
} AP_GPIO_TypeDef;



typedef struct
{
    volatile uint16_t CR0;
    uint16_t reserved1;
    volatile uint16_t CR1;
    uint16_t reserved2;
    volatile uint8_t SSIEN;
    uint8_t reserved3[3];
    volatile uint8_t MWCR;
    uint8_t reserved4[3];
    volatile uint8_t SER;
    uint8_t reserved5[3];
    volatile uint32_t BAUDR;
    volatile uint32_t TXFTLR;
    volatile uint32_t RXFTLR;
    volatile uint32_t TXFLR;
    volatile uint32_t RXFLR;

    volatile uint8_t SR;
    uint8_t reserved7[3];
    volatile uint32_t IMR;
    volatile uint32_t ISR;
    volatile uint32_t RISR;
    volatile uint32_t TXOICR;
    volatile uint32_t RXOICR;
    volatile uint32_t RXUICR;
    volatile uint32_t MSTICR;
    volatile uint32_t ICR;
    volatile uint32_t DMACR;
    volatile uint32_t DMATDLR;
    volatile uint32_t DMARDLR;
    volatile uint32_t IDR;
    volatile uint32_t SSI_COM_VER;
    volatile uint32_t DataReg;

} AP_SSI_TypeDef;


typedef struct{
 volatile uint32_t Analog_IO_en;
 volatile uint32_t SPI_debug_en;
 volatile uint32_t debug_mux_en;
 volatile uint32_t full_mux0_en;
 volatile uint32_t full_mux1_en;
 volatile uint32_t gpio_pad_en;
 volatile uint32_t gpio_sel[9];
 volatile uint32_t pad_pe0;
 volatile uint32_t pad_pe1;
 volatile uint32_t pad_ps0;
 volatile uint32_t pad_ps1;
 volatile uint32_t keyscan_in_en;
 volatile uint32_t keyscan_out_en;
}IOMUX_TypeDef;


typedef struct{
 volatile uint32_t PWROFF;
 volatile uint32_t PWRSLP;
 volatile uint32_t IOCTL[3];
 volatile uint32_t PMCTL0;
 volatile uint32_t PMCTL1;
 volatile uint32_t PMCTL2_0;
 volatile uint32_t PMCTL2_1;
 volatile uint32_t RTCCTL;
 volatile uint32_t RTCCNT;
 volatile uint32_t RTCCC0;
 volatile uint32_t RTCCC1;
 volatile uint32_t RTCCC2;
 volatile uint32_t RTCFLAG;
 volatile uint32_t reserved[25];
 volatile uint32_t REG_S9;
 volatile uint32_t REG_S10;
 volatile uint32_t REG_S11;
 volatile uint32_t IDLE_REG;
 volatile uint32_t GPIO_WAKEUP_SRC[2];
    volatile uint32_t PCLK_CLK_GATE;
    volatile uint32_t XTAL_16M_CTRL;
    volatile uint32_t SLEEP_R[4];

}AP_AON_TypeDef;


typedef struct{
 volatile uint32_t RTCCTL;
 volatile uint32_t RTCCNT;
 volatile uint32_t RTCCC0;
 volatile uint32_t RTCCC1;
 volatile uint32_t RTCCC2;
 volatile uint32_t RTCFLAG;
}AP_RTC_TypeDef;

typedef struct{
 volatile uint32_t io_wu_mask_31_0;
 volatile uint32_t io_wu_mask_34_32;
}AP_Wakeup_TypeDef;

typedef struct{
 volatile uint32_t CLKSEL;
 volatile uint32_t CLKHF_CTL0;
 volatile uint32_t CLKHF_CTL1;
 volatile uint32_t ANA_CTL;
 volatile uint32_t mem_0_1_dvs;
 volatile uint32_t mem_2_3_4_dvs;
 volatile uint32_t efuse_cfg;
 volatile uint32_t chip_state;
 volatile uint32_t cal_rw;
 volatile uint32_t cal_ro0;
 volatile uint32_t cal_ro1;
 volatile uint32_t cal_ro2;
 volatile uint32_t ADC_CTL0;
 volatile uint32_t ADC_CTL1;
 volatile uint32_t ADC_CTL2;
 volatile uint32_t ADC_CTL3;
 volatile uint32_t ADC_CTL4;
 volatile uint32_t reserved0[65];
}AP_PCRM_TypeDef;

typedef struct{
 volatile uint32_t enable;
 volatile uint32_t reserved0[2];
 volatile uint32_t control[4];
 volatile uint32_t compare_reset;
 volatile uint32_t int_pointer[2];
 volatile uint32_t reserved1[3];
 volatile uint32_t intr_mask;
 volatile uint32_t intr_clear;
 volatile uint32_t intr_status;
 volatile uint32_t compare_cfg[8];
}AP_ADCC_TypeDef;

typedef struct{
  volatile uint32_t config;
  volatile uint32_t read_instr;
  volatile uint32_t write_instr;
  volatile uint32_t delay;
  volatile uint32_t rddata_capture;
  volatile uint32_t dev_size;
  volatile uint32_t sram_part;
  volatile uint32_t indirect_ahb_addr_trig;
  volatile uint32_t dma_peripheral;
  volatile uint32_t remap;
  volatile uint32_t mode_bit;
  volatile uint32_t sram_fill_level;
  volatile uint32_t tx_threshold;
  volatile uint32_t rx_threshold;
  volatile uint32_t wr_completion_ctrl;
  volatile uint32_t poll_expire;
  volatile uint32_t int_status;
  volatile uint32_t int_mask;
  volatile const uint32_t n1[2];
  volatile uint32_t low_wr_protection;
  volatile uint32_t up_wr_protection;
  volatile uint32_t wr_protection;
  volatile const uint32_t n2;
  volatile uint32_t indirect_rd;
  volatile uint32_t indirect_rd_watermark;
  volatile uint32_t indirect_rd_start_addr;
  volatile uint32_t indirect_rd_num;
  volatile uint32_t indirect_wr;
  volatile uint32_t indirect_wr_watermark;
  volatile uint32_t indirect_wr_start_addr;
  volatile uint32_t indirect_wr_cnt;
  volatile uint32_t indirect_ahb_trig_addr_range;
  volatile const uint32_t n3[3];
  volatile uint32_t fcmd;
  volatile uint32_t fcmd_addr;
  volatile const uint32_t n4[2];
  volatile uint32_t fcmd_rddata[2];
  volatile uint32_t fcmd_wrdata[2];
  volatile uint32_t poll_fstatus;

}AP_SPIF_TypeDef;

typedef struct{
 volatile uint32_t ctrl0;
 volatile uint32_t ctrl1;
 volatile uint32_t mk_in_en;
 volatile uint32_t mkc[6];
}AP_KSCAN_TypeDef;

typedef struct{
    volatile uint32_t PWMEN;

    volatile uint32_t PWM0CTL0;
    volatile uint32_t PWM0CTL1;
         uint32_t RESERVED0;

    volatile uint32_t PWM1CTL0;
    volatile uint32_t PWM1CTL1;
         uint32_t RESERVED1;

    volatile uint32_t PWM2CTL0;
    volatile uint32_t PWM2CTL1;
         uint32_t RESERVED2;

    volatile uint32_t PWM3CTL0;
    volatile uint32_t PWM3CTL1;
         uint32_t RESERVED3;

    volatile uint32_t PWM4CTL0;
    volatile uint32_t PWM4CTL1;
         uint32_t RESERVED4;

    volatile uint32_t PWM5CTL0;
    volatile uint32_t PWM5CTL1;
}AP_PWM_TypeDef;

typedef struct{
 volatile uint32_t otp_mode_setting;
 volatile uint32_t power_timing_control;
 volatile uint32_t setting1;
 volatile uint32_t setting2;
 volatile uint32_t test_ctrl;
 volatile uint32_t state;
 volatile uint32_t prog_num;
 volatile uint32_t prog_addr;
 volatile uint32_t prog_data;
 volatile uint32_t int_mask;
 volatile uint32_t int_clr;
 volatile uint32_t int_source;
 volatile uint32_t reserved[4];
 volatile uint32_t paio;
 volatile uint32_t ptm;
 volatile uint32_t pwe;
 volatile uint32_t prog;
 volatile uint32_t pclk_clockgate_en;
 volatile uint32_t pce;
 volatile uint32_t ptr;
 volatile uint32_t pdstb;
 volatile uint32_t pldo;
 volatile uint32_t pldo2;
 volatile uint32_t pa;
}OTP_TypeDef;
# 648 "../../../../components/inc/mcu_phy_jack.h"
#define AP_APB0_BASE (0x40000000UL)
#define SPIF_BASE_ADDR (0x11000000)

#define AP_PCR_BASE (AP_APB0_BASE + 0x0000)

#define AP_TIM1_BASE (AP_APB0_BASE + 0x1000)
#define AP_TIM2_BASE (AP_APB0_BASE + 0x1014)
#define AP_TIM3_BASE (AP_APB0_BASE + 0x1028)
#define AP_TIM4_BASE (AP_APB0_BASE + 0x103c)


#define AP_TIM_SYS_BASE (AP_APB0_BASE + 0x10a0)

#define AP_WDT_BASE (AP_APB0_BASE + 0x2000)
#define AP_COM_BASE (AP_APB0_BASE + 0x3000)
#define AP_IOMUX_BASE (AP_APB0_BASE + 0x3800)
#define AP_UART0_BASE (AP_APB0_BASE + 0x4000)
#define AP_I2C0_BASE (AP_APB0_BASE + 0x5000)
#define AP_I2C1_BASE (AP_APB0_BASE + 0x5800)
#define AP_SPI0_BASE (AP_APB0_BASE + 0x6000)
#define AP_SPI1_BASE (AP_APB0_BASE + 0x7000)
#define AP_GPIOA_BASE (AP_APB0_BASE + 0x8000)
#define AP_UART1_BASE (AP_APB0_BASE + 0x9000)
#define AP_DMIC_BASE (AP_APB0_BASE + 0xA000)
#define AP_QDEC_BASE (AP_APB0_BASE + 0xB000)
#define AP_CACHE_BASE (AP_APB0_BASE + 0xC000)
#define AP_SPIF_BASE (AP_APB0_BASE + 0xC800)
#define AP_KSCAN_BASE (AP_APB0_BASE + 0xD0C0)
#define AP_PWM_BASE (AP_APB0_BASE + 0xE000)
#define AP_AON_BASE (AP_APB0_BASE + 0xF000)
#define AP_RTC_BASE (AP_APB0_BASE + 0xF024)
#define AP_PCRM_BASE (AP_APB0_BASE + 0xF03c)
#define AP_WAKEUP_BASE (AP_APB0_BASE + 0xF0a0)
#define ADCC_BASE_ADDR 0x40050000





#define AP_WDT_ENABLE_STATE ((AP_WDT->CR & 0x01))
#define AP_WDT_FEED do{AP_WDT->CRR = 0x76;}while(0)




#define SRAM0_BASE_ADDRESS 0x1FFF0000
# 703 "../../../../components/inc/mcu_phy_jack.h"
#define OTP_CONTROL_BASE_ADDRESS 0x1FFFC000


#define AP_PCR ((AP_PCR_TypeDef *) AP_PCR_BASE)

#define AP_TIM1 ((AP_TIM_TypeDef *) AP_TIM1_BASE)
#define AP_TIM2 ((AP_TIM_TypeDef *) AP_TIM2_BASE)
#define AP_TIM3 ((AP_TIM_TypeDef *) AP_TIM3_BASE)
#define AP_TIM4 ((AP_TIM_TypeDef *) AP_TIM4_BASE)
#define AP_TIMS ((AP_TIM_SYS_TypeDef *) AP_TIM_SYS_BASE)

#define AP_WDT ((AP_WDT_TypeDef *) AP_WDT_BASE)
#define AP_COM ((AP_COM_TypeDef *) AP_COM_BASE)
#define AP_IOMUX ((IOMUX_TypeDef *) AP_IOMUX_BASE)
#define AP_UART0 ((AP_UART_TypeDef *) AP_UART0_BASE)
#define AP_I2C0 ((AP_I2C_TypeDef *) AP_I2C0_BASE)

#define AP_SPI0 ((AP_SSI_TypeDef *) AP_SPI0_BASE)
#define AP_SPI1 ((AP_SSI_TypeDef *) AP_SPI1_BASE)
#define AP_GPIO ((AP_GPIO_TypeDef *) AP_GPIOA_BASE)
#define AP_UART1 ((AP_UART_TypeDef *) AP_UART1_BASE)

#define AP_QEDC ((AP_QDEC_TypeDef *) AP_QDEC_BASE)


#define AP_KSCAN ((AP_KSCAN_TypeDef *) AP_KSCAN_BASE)
#define AP_PWM ((AP_PWM_TypeDef *) AP_PWM_BASE)

#define AP_AON ((AP_AON_TypeDef *) AP_AON_BASE)
#define AP_RTC ((AP_RTC_TypeDef *) AP_RTC_BASE)
#define AP_PCRM ((AP_PCRM_TypeDef *) AP_PCRM_BASE)
#define AP_WAKEUP ((AP_Wakeup_TypeDef*) AP_WAKEUP_BASE)
#define AP_ADCC ((AP_ADCC_TypeDef *) ADCC_BASE_ADDR)
#define AP_OTP ((OTP_TypeDef *) OTP_CONTROL_BASE_ADDRESS)
# 771 "../../../../components/inc/mcu_phy_jack.h"
#define AP_STATUS1_REG (unsigned int *) 0x40003010
#define AP_STATUS2_REG (unsigned int *) 0x40003014
#define AP_EVENT_REC_REG (unsigned int *) 0x40003024
#define AP_STCALIB (unsigned int *) 0x40003028
#define AP_PERI_MASTER_SELECT *(volatile unsigned int *)0x4000302C
# 786 "../../../../components/inc/mcu_phy_jack.h"
#define IRQ_PRIO_REALTIME 0
#define IRQ_PRIO_HIGH 1
#define IRQ_PRIO_HAL 2
#define IRQ_PRIO_THREAD 3
#define IRQ_PRIO_APP 3
# 112 "../../../../components/inc/bus_dev.h" 2
# 41 "../../../../components/driver/include/otp.h" 2


#define OTP_TEST_ROW_ENABLE AP_COM->new_add_reg1 |= BIT(0)


#define OTP_TEST_ROW_DISABLE AP_COM->new_add_reg1 &= ~BIT(0)



#define OTP_HARDWARE_CONTROL AP_OTP->otp_mode_setting &= ~BIT(8)
#define OTP_SOFTWARE_CONTROL AP_OTP->otp_mode_setting |= BIT(8)

#define OTP_OUT_TEST_MODE AP_OTP->otp_mode_setting &= ~(15ul<<4)
#define OTP_IN_TEST_MODE_1 do{ OTP_OUT_TEST_MODE; AP_OTP->otp_mode_setting |= (1ul<<4); }while(0)




#define OTP_IN_TEST_MODE_2 do{ OTP_OUT_TEST_MODE; AP_OTP->otp_mode_setting |= (4ul<<4); }while(0)




#define OTP_IN_TEST_MODE_3 do{ OTP_OUT_TEST_MODE; AP_OTP->otp_mode_setting |= (9ul<<4); }while(0)




#define OTP_IN_TEST_MODE_4 do{ OTP_OUT_TEST_MODE; AP_OTP->otp_mode_setting |= (12ul<<4); }while(0)




#define OTP_PROG_MODE_EN AP_OTP->otp_mode_setting |= BIT(3)
#define OTP_PROG_MODE_DIS AP_OTP->otp_mode_setting &= ~BIT(3)

#define OTP_DEEPSLEEP_MODE_EN AP_OTP->otp_mode_setting |= BIT(2)
#define OTP_DEEPSLEEP_MODE_DIS AP_OTP->otp_mode_setting &= ~BIT(2)

#define OTP_READ_EN AP_OTP->otp_mode_setting |= BIT(1)
#define OTP_READ_DIS AP_OTP->otp_mode_setting &= ~BIT(1)

#define OTP_POWERON AP_OTP->otp_mode_setting |= BIT(0)
#define OTP_POWERDOWM AP_OTP->otp_mode_setting &= ~BIT(0)


#define OTP_PTM_SET(n) subWriteReg(&(AP_OTP->ptm),3,0,n)


#define OTP_PCLK_EN AP_OTP->pclk_clockgate_en |= BIT(0)
#define OTP_PCLK_DIS AP_OTP->pclk_clockgate_en &= ~BIT(0)


#define OTP_PCE_SET AP_OTP->pce |= BIT(0)
#define OTP_PCE_CLR AP_OTP->pce &= ~BIT(0)


#define OTP_W_S_IDLE (0)

#define OTP_W_S_STANDBY (2)
#define OTP_W_S_READ (3)
#define OTP_W_S_DEEPLEEP_IN (4)


#define OTP_W_S_PROG_ACCESS (7)
#define OTP_W_S_TEST_MODE0 (8)
#define OTP_W_S_TEST_MODE1 (9)
#define OTP_W_S_TEST_MODE2 (10)
#define OTP_W_S_TEST_MODE3 (11)



typedef enum
{
 OTP_USER_READ_MODE = 0,
 OTP_INIT_MARGIN_READ_ROOM_TEMP = 1,
 OTP_PGM_MARGIN_READ_ROOM_TEMP = 2,
 OTP_INIT_MARGIN_READ_HIGH_TEMP = 3,
 OTP_PGM_MARGIN_READ_HIGH_TEMP = 4,
 OTP_NO_READ_CHECK = 5,

}OTP_READ_Mode_e;


#define OTP_BASE_ADDR (0x1fff8000)

#define OTP_USER_SPACE (0x20)


#define OTP_BOOT_AREA_ADDR (OTP_USER_SPACE)

#define OTP_SECURE_AREA_ADDR (0x90)



#define OTP_BOOT_SEC_ADDR ((uint8_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x10))
#define OTP_BOOT_BIN_NUM (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR))
#define OTP_BOOT_MIC (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR + 4))
#define OTP_BOOT_RUN_ADDR (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR + 8))

#define OTP_BOOT_PART_FADDR(n) (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x10+(n)*0x10))
#define OTP_BOOT_PART_SIZE(n) ((*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x14+(n)*0x10))&0xffffff)
#define OTP_BOOT_PART_SEC(n) ((*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x14+(n)*0x10))&0x80000000)
#define OTP_BOOT_PART_AUTH(n) ((*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x14+(n)*0x10))&0x40000000)
#define OTP_BOOT_PART_RADDR(n) (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x18+(n)*0x10))
#define OTP_BOOT_PART_SEC_MIC(n) (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x1c+(n)*0x10))
#define OTP_BOOT_PART_CRC(n) (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_BOOT_AREA_ADDR+0x1c+(n)*0x10))


#define OTP_SECURE_AUTH_WORD (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_SECURE_AREA_ADDR))
#define OTP_SECURE_USE_SELECT (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_SECURE_AREA_ADDR + 0x4))
#define OTP_SECURE_KEY_L (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_SECURE_AREA_ADDR + 0x8))
#define OTP_SECURE_KEY_H (*(volatile uint32_t*)(OTP_BASE_ADDR + OTP_SECURE_AREA_ADDR + 0xc))

#define pOTP_SECURE_MIC ((volatile uint8_t*)(OTP_BASE_ADDR + OTP_SECURE_AREA_ADDR + 0x10))
#define pOTP_SECURE_IV ((volatile uint8_t*)(OTP_BASE_ADDR + OTP_SECURE_AREA_ADDR + 0x20))



#define OTP_TVDDH(val) ((((uint32_t) val) & 0xf)<<28)
#define OTP_TPENH(val) ((((uint32_t) val) & 0xf)<<24)
#define OTP_TPLH(val) ((((uint32_t) val) & 0xf)<<20)
#define OTP_TASH(val) ((((uint32_t) val) & 0xf)<<16)
#define OTP_TSAS(val) ((((uint32_t) val) & 0xf)<<12)
#define OTP_TPLS(val) ((((uint32_t) val) & 0xf)<<8)
#define OTP_TPENS(val) ((((uint32_t) val) & 0xf)<<4)
#define OTP_TVDS(val) ((((uint32_t) val) & 0xf)<<0)

#define OTP_TPWI(val) ((((uint32_t) val) & 0x7)<<21)
#define OTP_TPW(val) ((((uint32_t) val) & 0x1f)<<16)
#define OTP_TPPS(val) ((((uint32_t) val) & 0x1f)<<11)
#define OTP_TCPS(val) ((((uint32_t) val) & 0x7f)<<4)
#define OTP_TMS(val) ((((uint32_t) val) & 0xf)<<0)

#define OTP_TMH(val) ((((uint32_t) val) & 0xf)<<16)
#define OTP_TPPR(val) ((((uint32_t) val) & 0x7f)<<8)
#define OTP_TPPH(val) ((((uint32_t) val) & 0x1f)<<0)

#define OTP_TCS(val) ((((uint32_t) val) & 0xf)<<0)
void otp_init(void);


void otp_control_software_mode(
# 183 "../../../../components/driver/include/otp.h" 3 4
                              _Bool 
# 183 "../../../../components/driver/include/otp.h"
                                   flag);
int otp_read_data_byte(uint32_t read_addr, uint8_t* data_buf, uint32_t data_len,OTP_READ_Mode_e mode);

int otp_read_data(uint32_t read_addr, uint32_t* data_buf, uint32_t data_len,OTP_READ_Mode_e mode);
int otp_prog_data_polling(uint32_t prog_addr, uint32_t* data_buf, uint32_t data_len,OTP_READ_Mode_e mode);
# 197 "../../../../components/driver/include/otp.h"
int otp_default_value_check(uint32_t default_value,OTP_READ_Mode_e mode);



uint16_t otp_ate_test_read(uint32_t default_val,uint8_t main_read_mode);
uint16_t otp_ate_test_row_prog(uint16_t prog_num,uint32_t prog_data);
uint16_t otp_ate_test_row_read(uint16_t read_num,uint32_t read_data,uint8_t read_mode);
# 35 "../../../../components/driver/source/flash.c" 2

# 1 "../../../../components/driver/include/pwrmgr.h" 1
# 33 "../../../../components/driver/include/pwrmgr.h"
#define __PWRMGR_ROM_H__ 
# 44 "../../../../components/driver/include/pwrmgr.h"
#define PWR_MODE_NO_SLEEP 1
#define PWR_MODE_SLEEP 2
#define PWR_MODE_PWROFF_NO_SLEEP 4


#define WAKEUP_PIN_MAX 3

#define HAL_PWRMGR_TASK_MAX_NUM 10


#define RET_SRAM0 BIT(0)


#define DEF_CLKG_CONFIG_0 (_CLK_CK802_CPU|_CLK_AES|_CLK_IOMUX|_CLK_UART0|_CLK_GPIO|_CLK_SPIF)

#define DEF_CLKG_CONFIG_1 ( _CLK_BB |_CLK_TIMER |_CLK_BBREG |_CLK_TIMER1|_CLK_TIMER2|_CLK_TIMER3|_CLK_TIMER4|_CLK_COM)


typedef struct
{
    gpio_pin_e pin;
    gpio_polarity_e type;
    uint16_t on_time;
} pwroff_cfg_t;


extern uint32_t _symrom_g_system_reset_cause;
extern uint32_t _symrom_s_gpio_wakeup_src[2];

typedef void (*pwrmgr_Hdl_t)(void);

int hal_pwrmgr_init(void);

# 76 "../../../../components/driver/include/pwrmgr.h" 3 4
_Bool 
# 76 "../../../../components/driver/include/pwrmgr.h"
    _symrom_pwrmgr_config(uint8_t pwrmode);
int _symrom_pwrmgr_init(void);

# 78 "../../../../components/driver/include/pwrmgr.h" 3 4
_Bool 
# 78 "../../../../components/driver/include/pwrmgr.h"
    pwrmgr_is_lock(MODULE_e mod);
int _symrom_pwrmgr_lock(MODULE_e mod);
int _symrom_pwrmgr_unlock(MODULE_e mod);
int _symrom_pwrmgr_register(MODULE_e mod, pwrmgr_Hdl_t sleepHandle, pwrmgr_Hdl_t wakeupHandle);
int pwrmgr_unregister(MODULE_e mod);
int pwrmgr_wakeup_process(void) __attribute__((weak));
int pwrmgr_sleep_process(void) __attribute__((weak));
int pwrmgr_RAM_retention(uint32_t sram);
int _symrom_pwrmgr_clk_gate_config(MODULE_e module);
int pwrmgr_RAM_retention_clr(void);
int _symrom_pwrmgr_RAM_retention_set(void);
int _symrom_pwrmgr_LowCurrentLdo_enable(void);
int pwrmgr_LowCurrentLdo_disable(void);

void pwrmgr_poweroff(pwroff_cfg_t* pcfg, uint8_t wakeup_pin_num);
void pwrmgr_enter_standby(pwroff_cfg_t* pcfg,uint8_t wakeup_pin_num) ;
# 37 "../../../../components/driver/source/flash.c" 2
# 1 "../../../../components/ble/controller/rf_phy_driver.h" 1
# 45 "../../../../components/ble/controller/rf_phy_driver.h"
#define __RF_PHY_DRIVER_H_ 
# 55 "../../../../components/ble/controller/rf_phy_driver.h"
# 1 "../../../../components/driver/include/clock.h" 1

#define __CLOCK_ROM_H__ 
# 12 "../../../../components/driver/include/clock.h"
#define TIME_BASE (0x003fffff)
#define TIME_DELTA(x,y) ( (x>=y) ? x-y : TIME_BASE-y+x )

enum LOWCLK_SEL{
    RC_32K,
    XTAL_32K
};

typedef enum
{
    CLK_32K_XTAL = 0,
    CLK_32K_RCOSC = 1,

} CLK32K_e;

typedef enum{
    NO_AP_NO_CP = 0,HCLK = 0,
    PCLK = 1,
} pclk_Type_t;


typedef enum _SYSCLK_SEL {
    SYS_CLK_RC_32M = 0,
    SYS_CLK_DBL_32M = 1,
    SYS_CLK_XTAL_16M = 2,
    SYS_CLK_DLL_48M = 3,
    SYS_CLK_DLL_64M = 4,
    SYS_CLK_DLL_96M = 5,
    SYS_CLK_8M = 6,
    SYS_CLK_4M = 7,
    SYS_CLK_NUM = 8,
    SYS_CLK_NONE = 0xff,
}sysclk_t;

extern volatile uint32_t g_pclk,g_hclk;

void rtc_start(void);
void rtc_stop(void);
void rtc_clear(void);

# 51 "../../../../components/driver/include/clock.h" 3 4
_Bool 
# 51 "../../../../components/driver/include/clock.h"
    rtc_config_prescale(uint32_t pre);
uint32_t _symrom_rtc_get_counter(void);

void _symrom_WaitRTCCount(uint32_t rtcDelyCnt);
void _symrom_WaitUs(uint32_t wtTime);
void _symrom_WaitMs(uint32_t msecond);

int clk_spif_ref_clk(sysclk_t spif_ref_clk);
int _symrom_clk_init(sysclk_t h_system_clk_sel);
void clk_set_pclk_div(uint8_t div);
uint32_t _symrom_clk_get_pclk(void);

void _symrom_clk_gate_enable(MODULE_e module);
void _symrom_clk_gate_disable(MODULE_e module);
int clk_gate_get(MODULE_e module);
void _symrom_clk_reset(MODULE_e module);


uint32_t _symrom_get_systick(void);
uint32_t _symrom_get_ms_intv(uint32_t tick);

void hal_system_soft_reset(void);

void hal_rtc_clock_config(CLK32K_e clk32Mode);


void _symrom_clk_gate_disable(MODULE_e module);
void _symrom_clk_gate_enable(MODULE_e module);
void _symrom_clk_reset(MODULE_e module);
# 56 "../../../../components/ble/controller/rf_phy_driver.h" 2
# 1 "../../../../components/ble/controller/ll_hw_drv.h" 1
# 34 "../../../../components/ble/controller/ll_hw_drv.h"
#define _LL_HW_DRV_H_ 


# 1 "../../../../components/ble/controller/ll_def.h" 1
# 35 "../../../../components/ble/controller/ll_def.h"
#define LL_DEF_H_ 


# 1 "../../../../components/osal/include/comdef.h" 1
# 13 "../../../../components/osal/include/comdef.h"
#define COMDEF_H 
# 34 "../../../../components/osal/include/comdef.h"
#define VOID (void)

#define NULL_OK 
#define INP 
#define OUTP 
#define UNUSED 
#define ONLY 
#define READONLY 
#define SHARED 
#define KEEP 
#define RELAX 
# 62 "../../../../components/osal/include/comdef.h"
#define CONST const



#define GENERIC 



#define SUCCESS 0x00
#define FAILURE 0x01
#define INVALIDPARAMETER 0x02
#define INVALID_TASK 0x03
#define MSG_BUFFER_NOT_AVAIL 0x04
#define INVALID_MSG_POINTER 0x05
#define INVALID_EVENT_ID 0x06
#define INVALID_INTERRUPT_ID 0x07
#define NO_TIMER_AVAIL 0x08
#define NV_ITEM_UNINIT 0x09
#define NV_OPER_FAILED 0x0A
#define INVALID_MEM_SIZE 0x0B
#define NV_BAD_ITEM_LEN 0x0C






typedef uint8 Status_t;


typedef int32 int24;
typedef uint32 uint24;





#define SYS_EVENT_MSG 0x8000





#define KEY_CHANGE 0xC0
# 39 "../../../../components/ble/controller/ll_def.h" 2
# 1 "../../../../components/ble/include/bcomdef.h" 1
# 47 "../../../../components/ble/include/bcomdef.h"
#define BCOMDEF_H 
# 61 "../../../../components/ble/include/bcomdef.h"
# 1 "../../../../components/driver/include/log.h" 1
# 45 "../../../../components/driver/include/log.h"
#define __LOG_H__ 





# 1 "../../../../components/driver/include/uart.h" 1

#define __UART_ROM_H__ 
# 12 "../../../../components/driver/include/uart.h"
#define UART_TX_FIFO_SIZE 16
#define UART_RX_FIFO_SIZE 16

#define FCR_RX_TRIGGER_00 0x00
#define FCR_RX_TRIGGER_01 0x40
#define FCR_RX_TRIGGER_10 0x80
#define FCR_RX_TRIGGER_11 0xc0
#define FCR_TX_TRIGGER_00 0x00
#define FCR_TX_TRIGGER_01 0x10
#define FCR_TX_TRIGGER_10 0x20
#define FCR_TX_TRIGGER_11 0x30
#define FCR_TX_FIFO_RESET 0x04
#define FCR_RX_FIFO_RESET 0x02
#define FCR_FIFO_ENABLE 0x01

#define UART_FIFO_RX_TRIGGER FCR_RX_TRIGGER_01
#define UART_FIFO_TX_TRIGGER FCR_TX_TRIGGER_00

#define IER_PTIME 0x80
#define IER_EDSSI 0x08
#define IER_ELSI 0x04
#define IER_ETBEI 0x02
#define IER_ERBFI 0x01


#define LSR_RFE 0x80
#define LSR_TEMT 0x40
#define LSR_THRE 0x20
#define LSR_BI 0x10
#define LSR_FE 0x08
#define LSR_PE 0x04
#define LSR_OE 0x02
#define LSR_DR 0x01


#define USR_RFF 0x10
#define USR_RFNE 0x08
#define USR_TFE 0x04
#define USR_TFNF 0x02
#define USR_BUSY 0x01

#define SWU_TX() swu_tx_mode(0)
#define SWU_RX() swu_rx_mode(0)

#define SWU_TX_B(baud) swu_tx_mode(baud)
#define SWU_RX_B(baud) swu_rx_mode(baud)

#define SWU_DUMMY_PIN P27
#define SWU_TX_PIN P9
#define SWU_RX_PIN P10

enum UARTIRQID{
 NONE_IRQ = 0,
 NO_IRQ_PENDING_IRQ = 1,
 THR_EMPTY = 2,
 RDA_IRQ = 4,
 RLS_IRQ = 6,
 BUSY_IRQ = 7,
 TIMEOUT_IRQ = 12,
};

typedef enum{
  UART_EVT_TYPE_RX_DATA = 1,
  UART_EVT_TYPE_RX_DATA_TO,
  UART_EVT_TYPE_TX_COMPLETED,
} uart_Evt_Type_t;






void SWU_UART0_IRQHandler(void);
int _symrom_swu_uart_init(int baud, gpio_pin_e tx_pin, gpio_pin_e rx_pin, comm_cb_t cb);
int swu_uart_deinit(void);

int swu_uart_tx(const char *data);
int swu_uart_send_buff(unsigned char *data,int len);
int swu_uart_set_baudrate(uint32_t baud);
void _symrom_swu_tx_mode(int baud);
void swu_rx_mode(int baud);
int swu_uart_rxtrigger(uint32_t rxfifo_num);
int swu_uart_txtrigger(uint32_t txfifo_num);




typedef enum
{
    UART0=0,
    UART1=1,
} UART_INDEX_e;

enum
{
    TX_STATE_UNINIT = 0,
    TX_STATE_IDLE,
    TX_STATE_TX,
    TX_STATE_ERR
};

typedef struct _uart_Evt_t
{
    uint8_t type;
    uint8_t* data;
    uint8_t len;
} uart_Evt_t;


typedef void (*uart_int_t)(void);


typedef void (*uart_Hdl_t)(uart_Evt_t* pev);

typedef struct _uart_Cfg_t
{
    gpio_pin_e tx_pin;
    gpio_pin_e rx_pin;
    gpio_pin_e rts_pin;
    gpio_pin_e cts_pin;
    uint32_t baudrate;
    
# 133 "../../../../components/driver/include/uart.h" 3 4
   _Bool 
# 133 "../../../../components/driver/include/uart.h"
               use_fifo;
    
# 134 "../../../../components/driver/include/uart.h" 3 4
   _Bool 
# 134 "../../../../components/driver/include/uart.h"
               hw_fwctrl;
    
# 135 "../../../../components/driver/include/uart.h" 3 4
   _Bool 
# 135 "../../../../components/driver/include/uart.h"
               use_tx_buf;
    
# 136 "../../../../components/driver/include/uart.h" 3 4
   _Bool 
# 136 "../../../../components/driver/include/uart.h"
               parity;
 uint8_t fcr;
    uart_Hdl_t evt_handler;
} uart_Cfg_t;

typedef struct _uart_spi_t
{
    UART_INDEX_e uart_index;
} uart_t;

typedef struct _uart_Tx_Buf_t
{
    uint8_t tx_state;
    uint16_t tx_data_offset;
    uint16_t tx_data_size;
    uint16_t tx_buf_size;
    uint8_t* tx_buf;
} uart_Tx_Buf_t;

int _symrom_hal_uart_init(uart_Cfg_t cfg,UART_INDEX_e uart_index);
int hal_uart_deinit(UART_INDEX_e uart_index);
int hal_uart_set_tx_buf(UART_INDEX_e uart_index,uint8_t* buf, uint16_t size);
int hal_uart_get_tx_ready(UART_INDEX_e uart_index);
int _symrom_hal_uart_send_buff(UART_INDEX_e uart_index,uint8_t* buff,uint16_t len);
int _symrom_hal_uart_send_byte(UART_INDEX_e uart_index,unsigned char data);
void __attribute__((weak)) _symrom_hal_UART0_IRQHandler(void);
void __attribute__((weak)) hal_UART1_IRQHandler(void);
# 52 "../../../../components/driver/include/log.h" 2
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdio.h" 1 3 4
# 19 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdio.h" 3 4
#define _STDIO_H_ 




#define __need_size_t 
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stddef.h" 1 3 4
# 238 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stddef.h" 3 4
#undef __need_size_t
# 412 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stddef.h" 3 4
#undef __need_NULL
# 26 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdio.h" 2 3 4
# 1 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdarg.h" 1 3 4
# 31 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdarg.h" 3 4
#define _STDARG_H 
#define _ANSI_STDARG_H_ 

#undef __need___va_list




#define __GNUC_VA_LIST 

# 40 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdarg.h" 3 4
typedef __builtin_va_list __gnuc_va_list;






#define va_start(v,l) __builtin_va_start(v,l)
#define va_end(v) __builtin_va_end(v)
#define va_arg(v,l) __builtin_va_arg(v,l)


#define va_copy(d,s) __builtin_va_copy(d,s)

#define __va_copy(d,s) __builtin_va_copy(d,s)
# 99 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include\\stdarg.h" 3 4
typedef __gnuc_va_list va_list;





#define _VA_LIST_ 


#define _VA_LIST 


#define _VA_LIST_DEFINED 


#define _VA_LIST_T_H 


#define __va_list__ 
# 27 "c:\\c-sky\\cdk\\csky\\mingw\\csky-abiv2-elf-toolchain\\lib\\gcc\\csky-elfabiv2\\6.3.0\\include-fixed\\stdio.h" 2 3 4




#define __MINILIBC__ 1
#define EOF (-1)





typedef signed long fpos_t;


struct __stdio_file;
typedef struct __stdio_file FILE;

#define BUFSIZ 1024

#define FOPEN_MAX 20

#define FILENAME_MAX 1024

#define L_tmpnam FILENAME_MAX

#define SEEK_SET 0
#define SEEK_CUR 1
#define SEEK_END 2

#define TMP_MAX 26

#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2





extern FILE *stdin, *stdout, *stderr;





extern int remove(char *filename);
extern int rename(const char *oldname, const char *newname);
extern FILE *tmpfile(void);
extern char *tmpnam(char *sptr);
extern FILE *fopen(const char *filename, const char *type);
extern FILE *freopen(const char *filename, const char *type, FILE *fp);
extern int fflush(FILE *stream);
extern int fclose(FILE *stream);
extern void setbuf(FILE *stream, char *buf);
extern int setvbuf(FILE *stream, char *buf, int type, size_t size);
extern int printf(const char *format, ...);
extern int fprintf(FILE *stream, const char *format, ...);
extern int sprintf(char *string, const char *format, ...);
extern int fnprintf(FILE *str,size_t size, const char *format,...);
extern int scanf(const char *format, ...);
extern int fscanf(FILE *stream, const char *format, ...);
extern int sscanf(const char *str, const char *format, ...);
extern int vfscanf(FILE * stream, const char * format, __gnuc_va_list arg_ptr);
extern int vscanf( const char * format, __gnuc_va_list ap);
extern int vsscanf(const char * str, const char * format, __gnuc_va_list arg_ptr);
extern int vprintf(const char *, __gnuc_va_list);
extern int vsprintf( char * str, const char * format, __gnuc_va_list arg_ptr);
extern int vsnprintf(char * str, size_t length, const char * format, __gnuc_va_list arg_ptr);
extern int vfprintf(FILE *stream, const char *format, __gnuc_va_list ap);
extern int snprintf(char *str, size_t size, const char *format, ...);
extern int fgetc(FILE *stream);
extern char *fgets(char *string,int n, FILE *stream);
extern char *gets(char *s);
extern int fputc(int ch, FILE *stream);
extern int fputs(const char *string, FILE *stream);
extern int getc(FILE *stream);
extern int putc(int c, FILE *stream);
extern int putchar(int ch);
extern int puts(const char *string);
extern int ungetc(int c, FILE *stream);
extern size_t fread(void *ptr, size_t size, size_t nmemb, FILE *stream);
extern size_t fwrite(const void *ptr, size_t size, size_t nitems, FILE *stream);
extern int fseek(FILE *stream, long offset, int fromwhere);
extern long ftell(FILE *stream);
extern void rewind(FILE *stream);
extern int fgetpos(FILE *stream, fpos_t *fileops);
extern int fsetpos(FILE *stream, const fpos_t *pos);
extern void clearerr(FILE *stream);
extern int feof(FILE *stream);
extern int ferror(FILE *stream);
extern void perror(const char *string);

extern int __dtostr(double d,char *buf,unsigned int maxlen,unsigned int prec,unsigned int prec2);
extern int __lltostr(char *s, int size, unsigned long long i, int base, char UpCase);
extern int __ltostr(char *s, unsigned int size, unsigned long i, unsigned int base, int UpCase);


extern int getchar (void);
extern FILE *fdopen (int __fd, __const char *__modes);
extern int fileno (FILE *__stream);
# 53 "../../../../components/driver/include/log.h" 2

# 53 "../../../../components/driver/include/log.h"
void dbg_printf(const char* format, ...);
void dbg_printf_init(void);
void my_dump_byte(uint8_t* pData, int dlen);





typedef void(*std_putc)(char* data, uint16_t size);
void _symrom_log_vsprintf(std_putc putc, const char* fmt, va_list args);
void _symrom_log_printf(const char* format, ...);
#define LOG_ERROR(...) dbg_printf(__VA_ARGS__)


#define AT_LOG(...) 
#define LOG_DEBUG(...) 
#define LOG(...) dbg_printf(__VA_ARGS__)
#define LOG_INIT() dbg_printf_init()
#define LOG_DUMP_BYTE(a,b) my_dump_byte(a,b)
# 62 "../../../../components/ble/include/bcomdef.h" 2
# 70 "../../../../components/ble/include/bcomdef.h"
#define CTRL_CONFIG ( ADV_NCONN_CFG | ADV_CONN_CFG | SCAN_CFG | INIT_CFG )
# 117 "../../../../components/ble/include/bcomdef.h"
#define MAX_NUM_LL_CONN 1

#define MAX_NUM_LL_CONN_ROM_LIMT 1
# 131 "../../../../components/ble/include/bcomdef.h"
#define B_ADDR_LEN 6


#define KEYLEN 16


#define B_CHANNEL_MAP_LEN 5


#define B_EVENT_MASK_LEN 8


#define B_LOCAL_NAME_LEN 248


#define B_MAX_ADV_LEN 31

#define B_MAX_EXT_ADV_LEN 229
#define B_MAX_PERIOD_ADV_LEN 247


#define B_MAX_IQ_LEN 0x52


#define B_RANDOM_NUM_SIZE 8


#define B_FEATURE_SUPPORT_LENGTH 8





#define bleInvalidTaskID INVALID_TASK
#define bleNotReady 0x10
#define bleAlreadyInRequestedMode 0x11
#define bleIncorrectMode 0x12
#define bleMemAllocError 0x13
#define bleNotConnected 0x14
#define bleNoResources 0x15
#define blePending 0x16
#define bleTimeout 0x17
#define bleInvalidRange 0x18
#define bleLinkEncrypted 0x19
#define bleProcedureComplete 0x1A


#define bleGAPUserCanceled 0x30
#define bleGAPConnNotAcceptable 0x31
#define bleGAPBondRejected 0x32


#define bleInvalidPDU 0x40
#define bleInsufficientAuthen 0x41
#define bleInsufficientEncrypt 0x42
#define bleInsufficientKeySize 0x43



#define INVALID_TASK_ID 0xFF






#define BLE_NVID_IRK 0x02
#define BLE_NVID_CSRK 0x03
#define BLE_NVID_SIGNCOUNTER 0x04


#define BLE_NVID_GAP_BOND_START 0x20
#define BLE_NVID_GAP_BOND_END 0x5f


#define BLE_NVID_GATT_CFG_START 0x70
#define BLE_NVID_GATT_CFG_END 0x79





#define GAP_EVENT_SIGN_COUNTER_CHANGED 0x4000
# 223 "../../../../components/ble/include/bcomdef.h"
#define GAP_MSG_EVENT 0xD0


#define SM_NEW_RAND_KEY_EVENT 0xC1


#define GATT_MSG_EVENT 0xB0
#define GATT_SERV_MSG_EVENT 0xB1


#define L2CAP_DATA_EVENT 0xA0
#define L2CAP_SIGNAL_EVENT 0xA2


#define HCI_DATA_EVENT 0x90
#define HCI_GAP_EVENT_EVENT 0x91
#define HCI_SMP_EVENT_EVENT 0x92
#define HCI_EXT_CMD_EVENT 0x93







typedef Status_t bStatus_t;
# 265 "../../../../components/ble/include/bcomdef.h"
#define TI_BASE_UUID_128(uuid) 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xB0, 0x00, 0x40, 0x51, 0x04, LO_UINT16( uuid ), HI_UINT16( uuid ), 0x00, 0xF0
# 40 "../../../../components/ble/controller/ll_def.h" 2
# 1 "../../../../components/ble/controller/ll_buf.h" 1
# 34 "../../../../components/ble/controller/ll_buf.h"
#define _LL_BUF_H_ 


#define MAX_ADV_BUF 1
#define TYP_CONN_BUF_LEN 4
#define MAX_LL_BUF_LEN 16
# 50 "../../../../components/ble/controller/ll_buf.h"
#define BLE_PACKET_BUF_LEN 42
# 60 "../../../../components/ble/controller/ll_buf.h"
#define RX_BUF_LEN BLE_PACKET_BUF_LEN
#define TX_BUF_LEN BLE_PACKET_BUF_LEN
#define TX_CTRL_BUF_LEN 34

#define LL_PDU_LENGTH_SUPPORTED_MAX_TX_OCTECTS 251
#define LL_PDU_LENGTH_SUPPORTED_MAX_RX_OCTECTS 251
#define LL_PDU_LENGTH_SUPPORTED_MAX_TX_TIME 2120
#define LL_PDU_LENGTH_SUPPORTED_MAX_RX_TIME 2120

#define LL_PDU_LENGTH_INITIAL_MAX_TX_OCTECTS 27
#define LL_PDU_LENGTH_INITIAL_MAX_RX_OCTECTS 27
#define LL_PDU_LENGTH_INITIAL_MAX_TX_TIME 328
#define LL_PDU_LENGTH_INITIAL_MAX_RX_TIME 328


struct ll_pkt_desc
{
    uint32_t valid;
    uint16_t header;
    uint8_t data[2];
};


struct buf_rx_desc
{
    uint32_t valid;

    uint16_t rxheader;
    uint8_t data[42 ];
};

struct buf_tx_desc
{
    uint32_t valid;


    uint16_t txheader;

    uint8_t data[42];
};

typedef struct
{
 uint16_t header;

 uint8_t data[34];
} __attribute__((aligned(4))) ctrl_packet_buf;

typedef struct
{







    struct ll_pkt_desc *tx_conn_desc[16];
    struct ll_pkt_desc *rx_conn_desc[16];

    struct ll_pkt_desc *tx_not_ack_pkt;
    struct ll_pkt_desc *tx_ntrm_pkts[16];


    uint8_t ntrm_cnt;

    uint8_t tx_write;
    uint8_t tx_read;
    uint8_t tx_loop;

    uint8_t rx_write;
    uint8_t rx_read;
    uint8_t rx_loop;
} llLinkBuf_t;
# 41 "../../../../components/ble/controller/ll_def.h" 2






#define LL_INVALID_CONNECTION_ID 0xFF


#define LL_PKT_PREAMBLE_LEN 1
#define LL_PKT_SYNCH_LEN 4
#define LL_PKT_LLID_LEN 1
#define LL_PKT_HDR_LEN 2
#define LL_PKT_MIC_LEN 4
#define LL_PKT_CRC_LEN 3

#define LL_DATA_PDU_HDR_LLID_RESERVED 0
#define LL_DATA_PDU_HDR_LLID_DATA_PKT_NEXT 1
#define LL_DATA_PDU_HDR_LLID_DATA_PKT_FIRST 2
#define LL_DATA_PDU_HDR_LLID_CONTROL_PKT 3



#define PDU_TYPE_SHIFT 0
#define PDU_TYPE_MASK 0xf
#define CHSEL_SHIFT 5
#define CHSEL_MASK 0x20
#define TX_ADD_SHIFT 6
#define TX_ADD_MASK 0x40
#define RX_ADD_SHIFT 7
#define RX_ADD_MASK 0x80
#define LENGTH_SHIFT 8
#define LENGTH_MASK 0xFf00


#define SET_BITS(p,f,l,m) p=(f<<l) | (p & (~m))
#define GET_BITS(p,l,m) (p&m)>>l


#define LL_RX_FLOW_CONTROL_DISABLED 0
#define LL_RX_FLOW_CONTROL_ENABLED 1


#define ADV_IND 0
#define ADV_DIRECT_IND 1
#define ADV_NONCONN_IND 2
#define ADV_SCAN_REQ 3
#define ADV_AUX_SCAN_REQ 3
#define ADV_SCAN_RSP 4
#define ADV_CONN_REQ 5
#define ADV_AUX_CONN_REQ 5
#define ADV_SCAN_IND 6
#define ADV_EXT_TYPE 7
#define ADV_AUX_CONN_RSP 8


#define LL_STATE_IDLE 0x00
#define LL_STATE_ADV_UNDIRECTED 0x01
#define LL_STATE_ADV_DIRECTED 0x02
#define LL_STATE_ADV_SCAN 0x03
#define LL_STATE_ADV_NONCONN 0x04
#define LL_STATE_SCAN 0x05
#define LL_STATE_INIT 0x06
#define LL_STATE_CONN_SLAVE 0x07
#define LL_STATE_CONN_MASTER 0x08
#define LL_STATE_DIRECT_TEST_MODE_TX 0x09
#define LL_STATE_DIRECT_TEST_MODE_RX 0x0A
#define LL_STATE_MODEM_TEST_TX 0x0B
#define LL_STATE_MODEM_TEST_RX 0x0C
#define LL_STATE_MODEM_TEST_TX_FREQ_HOPPING 0x0D





#define LL_MAX_NUM_DATA_BUFFERS 12
#define LL_MAX_NUM_CMD_BUFFERS 1






#define LL_ADV_CONN_INTERVAL_MIN 32
#define LL_ADV_CONN_INTERVAL_MAX 16384
#define LL_ADV_NONCONN_INTERVAL_MIN 160
#define LL_ADV_NONCONN_INTERVAL_MAX 16384


#define LL_ADV_V51_NONCONN_INTERVAL_MIN 32
#define LL_ADV_DELAY_MIN 0
#define LL_ADV_DELAY_MAX 10
#define LL_SCAN_INTERVAL_MIN 4
#define LL_SCAN_INTERVAL_MAX 16384
#define LL_SCAN_WINDOW_MIN 4
#define LL_SCAN_WINDOW_MAX 16384
#define LL_CONN_INTERVAL_MIN 6
#define LL_CONN_INTERVAL_MAX 3200
#define LL_CONN_TIMEOUT_MIN 10
#define LL_CONN_TIMEOUT_MAX 3200
#define LL_SLAVE_LATENCY_MIN 0
#define LL_SLAVE_LATENCY_MAX 499
#define LL_HOP_LENGTH_MIN 5
#define LL_HOP_LENGTH_MAX 16
#define LL_INSTANT_NUMBER_MIN 6

#define LL_ADV_INTERVAL_DEFAULT 160
#define LL_SCAN_INTERVAL_DEFAULT 640

#define LL_ADV_CHAN_37 1
#define LL_ADV_CHAN_38 2
#define LL_ADV_CHAN_39 4
#define LL_ADV_CHAN_ALL (LL_ADV_CHAN_37 | LL_ADV_CHAN_38 | LL_ADV_CHAN_39)

#define LL_MAX_NUM_DATA_CHAN 37


#define ADV_SYNCH_WORD 0x8E89BED6
#define ADV_CRC_INIT_VALUE 0x00555555


#define LL_DEVICE_ADDR_LEN 6
#define LL_MAX_ADV_DATA_LEN 31
#define LL_MAX_ADV_PAYLOAD_LEN (LL_DEVICE_ADDR_LEN + LL_MAX_ADV_DATA_LEN)
#define LL_MAX_SCAN_DATA_LEN 31
#define LL_MAX_SCAN_PAYLOAD_LEN (LL_DEVICE_ADDR_LEN + LL_MAX_SCAN_DATA_LEN)
#define LL_MAX_LINK_DATA_LEN 27


#define LL_SEC_STATE_IDLE 0x00
#define LL_SEC_STATE_SCAN 0x01
#define LL_SEC_STATE_ADV 0x02
#define LL_SEC_STATE_SCAN_PENDING 0x03
#define LL_SEC_STATE_ADV_PENDING 0x04
#define LL_SEC_STATE_IDLE_PENDING 0x05
#define LL_SEC_STATE_INIT 0x06
#define LL_SEC_STATE_INIT_PENDING 0x07

#define LL_INVALID_TIME 0xFFFFFFFF




#define LL_CONNECTION_UPDATE_REQ 0
#define LL_CHANNEL_MAP_REQ 1
#define LL_TERMINATE_IND 2
#define LL_ENC_REQ 3
#define LL_ENC_RSP 4
#define LL_START_ENC_REQ 5
#define LL_START_ENC_RSP 6
#define LL_UNKNOWN_RSP 7
#define LL_FEATURE_REQ 8
#define LL_FEATURE_RSP 9
#define LL_PAUSE_ENC_REQ 10
#define LL_PAUSE_ENC_RSP 11
#define LL_VERSION_IND 12
#define LL_REJECT_IND 13
#define LL_SLAVE_FEATURE_REQ 14
#define LL_CONNECTION_PARAM_REQ 15
#define LL_CONNECTION_PARAM_RSP 16
#define LL_REJECT_IND_EXT 17
#define LL_PING_REQ 18
#define LL_PING_RSP 19
#define LL_LENGTH_REQ 20
#define LL_LENGTH_RSP 21
#define LL_PHY_REQ 22
#define LL_PHY_RSP 23
#define LL_PHY_UPDATE_IND 24


#define LL_CONNECT_REQ_PAYLOAD_LEN 18
#define LL_CONN_UPDATE_REQ_PAYLOAD_LEN 12
#define LL_CHAN_MAP_REQ_PAYLOAD_LEN 8
#define LL_TERM_IND_PAYLOAD_LEN 2
#define LL_ENC_REQ_PAYLOAD_LEN 23
#define LL_ENC_RSP_PAYLOAD_LEN 13
#define LL_START_ENC_REQ_PAYLOAD_LEN 1
#define LL_START_ENC_RSP_PAYLOAD_LEN 1
#define LL_PAUSE_ENC_REQ_PAYLOAD_LEN 1
#define LL_PAUSE_ENC_RSP_PAYLOAD_LEN 1
#define LL_REJECT_IND_PAYLOAD_LEN 2
#define LL_REJECT_EXT_IND_PAYLOAD_LEN 3
#define LL_FEATURE_REQ_PAYLOAD_LEN 9
#define LL_FEATURE_RSP_PAYLOAD_LEN 9
#define LL_VERSION_IND_PAYLOAD_LEN 6
#define LL_UNKNOWN_RSP_PAYLOAD_LEN 2
#define LL_LENGTH_REQ_PAYLOAD_LEN 9
#define LL_LENGTH_RSP_PAYLOAD_LEN 9
#define LL_PHY_REQ_PAYLOAD_LEN 3
#define LL_PHY_RSP_PAYLOAD_LEN 3
#define LL_PHY_UPDATE_IND_PAYLOAD_LEN 5

#define LL_MAX_NUM_CTRL_PROC_PKTS 4
#define LL_CTRL_UNDEFINED_PKT 0xFF


#define LL_EVT_POST_PROCESS_NR 0x0001
#define LL_EVT_DIRECTED_ADV_FAILED 0x0002
#define LL_EVT_SLAVE_CONN_CREATED 0x0004

#define LL_EVT_MASTER_CONN_CANCELLED 0x0010
#define LL_EVT_TASK_TIMER_FENCE_EXPIRED 0x0020
#define LL_EVT_SLAVE_CONN_CREATED_BAD_PARAM 0x0040
#define LL_EVT_START_32KHZ_XOSC_DELAY 0x0080
#define LL_EVT_32KHZ_XOSC_DELAY 0x0100



#define LL_EVT_SECONDARY_SCAN 0x1000
#define LL_EVT_SECONDARY_ADV 0x2000



#define LL_ADV_NONCONN_STATE 0x00
#define LL_ADV_DISCOV_STATE 0x01
#define LL_ADV_UNDIRECT_STATE 0x02
#define LL_ADV_HDC_DIRECT_STATE 0x03
#define LL_SCAN_PASSIVE_STATE 0x04
#define LL_SCAN_ACTIVE_STATE 0x05
#define LL_INIT_STATE 0x06
#define LL_SLAVE_STATE 0x07

#define LL_ADV_NONCONN_SCAN_PASSIVE_STATE 0x10
#define LL_ADV_DISCOV_SCAN_PASSIVE_STATE 0x11
#define LL_ADV_UNDIRECT_SCAN_PASSIVE_STATE 0x12
#define LL_ADV_HDC_DIRECT_SCAN_PASSIVE_STATE 0x13
#define LL_ADV_NONCONN_SCAN_ACTIVE_STATE 0x14
#define LL_ADV_DISCOV_SCAN_ACTIVE_STATE 0x15
#define LL_ADV_UNDIRECT_SCAN_ACTIVE_STATE 0x16
#define LL_ADV_HDC_DIRECT_SCAN_ACTIVE_STATE 0x17

#define LL_ADV_NONCONN_INIT_STATE 0x20
#define LL_ADV_DISCOV_INIT_STATE 0x21
#define LL_ADV_NONCONN_MASTER_STATE 0x22
#define LL_ADV_DISCOV_MASTER_STATE 0x23
#define LL_ADV_NONCONN_SLAVE_STATE 0x24
#define LL_ADV_DISCOV_SLAVE_STATE 0x25
#define LL_SCAN_PASSIVE_INIT_STATE 0x26
#define LL_SCAN_ACTIVE_INIT_STATE 0x27

#define LL_SCAN_PASSIVE_MASTER_STATE 0x30
#define LL_SCAN_ACTIVE_MASTER_STATE 0x31
#define LL_SCAN_PASSIVE_SLAVE_STATE 0x32
#define LL_SCAN_ACTIVE_SLAVE_STATE 0x33
#define LL_INIT_MASTER_STATE 0x34

#define LL_ADV_LDC_DIRECT_STATE 0x35
#define LL_ADV_LDC_DIRECT_SCAN_PASSIVE_STATE 0x36
#define LL_ADV_LDC_DIRECT_SCAN_ACTIVE_STATE 0x37

#define HCI_RX_PKT_HDR_SIZE 5
#define LL_NUM_BYTES_FOR_CHAN_MAP 5

#define LL_CTRL_PROC_STATUS_SUCCESS 0
#define LL_CTRL_PROC_STATUS_TERMINATE 1


#define LL_PROC_LINK_KEEP 0
#define LL_PROC_LINK_TERMINATE 1

#define LL_TX_DATA_CONTEXT_POST_PROCESSING 2

#define LL_TX_DATA_CONTEXT_SEND_DATA 0

#define LL_LINK_SETUP_TIMEOUT 5


#define LL_SETUP_NEXT_LINK_STATUS_SUCCESS 0
#define LL_SETUP_NEXT_LINK_STATUS_TERMINATE 1



#define LL_CTRL_CONNECTION_UPDATE_REQ 0
#define LL_CTRL_CHANNEL_MAP_REQ 1
#define LL_CTRL_TERMINATE_IND 2
#define LL_CTRL_ENC_REQ 3
#define LL_CTRL_ENC_RSP 4
#define LL_CTRL_START_ENC_REQ 5
#define LL_CTRL_START_ENC_RSP 6
#define LL_CTRL_UNKNOWN_RSP 7
#define LL_CTRL_FEATURE_REQ 8
#define LL_CTRL_FEATURE_RSP 9
#define LL_CTRL_PAUSE_ENC_REQ 10
#define LL_CTRL_PAUSE_ENC_RSP 11
#define LL_CTRL_VERSION_IND 12
#define LL_CTRL_REJECT_IND 13


#define LL_CTRL_SLAVE_FEATURE_REQ 14
#define LL_CTRL_CONNECTION_PARAM_REQ 15
#define LL_CTRL_CONNECTION_PARAM_RSP 16
#define LL_CTRL_REJECT_EXT_IND 17
#define LL_CTRL_PING_REQ 18
#define LL_CTRL_PING_RSP 19
#define LL_CTRL_LENGTH_REQ 20
#define LL_CTRL_LENGTH_RSP 21

#define LL_CTRL_PHY_REQ 22
#define LL_CTRL_PHY_RSP 23
#define LL_CTRL_PHY_UPDATE_IND 24
#define LL_CTRL_MIN_USED_CHANNELS_IND 25


#define LL_CTRL_TERMINATE_RX_WAIT_FOR_TX_ACK 0xFE


#define LL_MAX_CTRL_PROC_TIMEOUT 64000


#define LL_ENC_RAND_LEN 8
#define LL_ENC_EDIV_LEN 2
#define LL_ENC_LTK_LEN 16
#define LL_ENC_IRK_LEN 16

#define LL_ENC_IV_M_LEN 4
#define LL_ENC_IV_S_LEN 4
#define LL_ENC_IV_LINK_LEN 4
#define LL_ENC_IV_LEN (LL_ENC_IV_M_LEN + LL_ENC_IV_S_LEN)
#define LL_ENC_SKD_M_LEN 8
#define LL_ENC_SKD_S_LEN 8
#define LL_ENC_SKD_LINK_LEN 8
#define LL_ENC_SKD_LEN (LL_ENC_SKD_M_LEN + LL_ENC_SKD_S_LEN)
#define LL_ENC_SK_LEN 16
#define LL_ENC_NONCE_LEN 13
#define LL_END_NONCE_IV_OFFSET 5
#define LL_ENC_MIC_LEN LL_PKT_MIC_LEN

#define LL_ENC_IV_M_OFFSET LL_ENC_IV_S_LEN
#define LL_ENC_IV_S_OFFSET 0
#define LL_ENC_SKD_M_OFFSET LL_ENC_SKD_S_LEN
#define LL_ENC_SKD_S_OFFSET 0

#define LL_ENC_BLOCK_LEN 16
#define LL_ENC_CCM_BLOCK_LEN LL_ENC_BLOCK_LEN
#define LL_ENC_BLOCK_B0_FLAGS 0x49
#define LL_ENC_BLOCK_A0_FLAGS 0x01


#define LEN_24BIT 3
#define PRAND_SIZE LEN_24BIT


#define RANDOM_ADDR_HDR 0xC0
#define STATIC_ADDR_HDR 0xC0
#define PRIVATE_RESOLVE_ADDR_HDR 0x40



#define LL_MAX_ADVERTISER_SET_LENGTH 0x672
#define LL_INVALID_ADV_SET_HANDLE 0xFF




#define LL_SCAN_ADV_CHAN_37 37
#define LL_SCAN_ADV_CHAN_38 38
#define LL_SCAN_ADV_CHAN_39 39


struct bd_addr{
 uint8_t addr[6];
};


typedef struct
{
  uint8_t peerAddrType;
  uint8_t peerAddr[ 6 ];
} peerInfo_t;

#define NETWORK_PRIVACY_MODE 0
#define DEVICE_PRIVACY_MODE 1


typedef struct
{
    uint8_t active;

    uint16_t advInterval;

    uint16_t advMode;

    uint8_t ownAddrType;
    uint8_t ownAddr[6];

    uint8_t advChanMap;

    uint8_t advEvtType;

    uint8_t wlPolicy;
    uint16_t scaValue;

    uint8_t advDataLen;


    uint8_t scanRspLen;


    uint8 advNextChan;


 uint8 connId;

}advInfo_t;


typedef struct
{
    uint8 chn_map : 5;
    uint8 sca : 3;
} chanMap4_t;




typedef struct
{

  uint8 ownAddrType;
  uint8 ownAddr[ 6 ];
  uint8 initPending;
  uint8 scanMode;
  uint8 scanType;
  uint16 scanInterval;
  uint16 scanWindow;
  uint8 wlPolicy;
  uint8 filterReports;
  uint16 scanBackoffUL;
  uint8 nextScanChan;
  uint8 numSuccess;
  uint8 numFailure;
  uint16 currentBackoff;
} scanInfo_t;


typedef struct
{
  uint8 ownAddrType;
  uint8 ownAddr[ 6 ];

  uint8 initPending;
  uint8 scanMode;
  uint16 scanInterval;
  uint16 scanWindow;
  uint8 nextScanChan;
  uint8 wlPolicy;
  uint8 connId;
  uint8 scaValue;
} initInfo_t;

typedef struct
{
  uint8_t winSize;
  uint16_t winOffset;
  uint16_t connInterval;
  uint16_t slaveLatency;
  uint16_t connTimeout;
} connParam_t;

typedef struct
{
  uint8_t verNum;
  uint16_t comId;
  uint16_t subverNum;
} verInfo_t;

typedef struct
{
  uint8_t connId;
  uint8_t termIndRcvd;
  uint8_t reason;
} termInfo_t;


typedef struct txData_t
{
  struct txData_t *pNext;
} txData_t;


typedef struct
{
  txData_t *head;
  txData_t *tail;
} llDataQ_t;



typedef struct
{
  uint8_t peerInfoValid;
  uint8_t hostRequest;
  uint8_t verInfoSent;
} verExchange_t;


typedef struct
{
  uint8_t featureRspRcved;
  uint8_t featureSet[ 8 ];
} featureSet_t;


typedef struct
{
  uint8_t chanMap[ 5 ];
} chanMap_t;


typedef struct
{
  uint8_t ctrlPktActive;
  uint8_t ctrlPkts[ 4 ];
  uint8_t ctrlPktCount;
  uint16_t ctrlTimeoutVal;
  uint16_t ctrlTimeout;
} ctrlPktInfo_t;

typedef struct
{
    uint16_t MaxTxOctets;
 uint16_t MaxTxTime;
    uint16_t MaxRxOctets;
    uint16_t MaxRxTime;
}ll_pdu_length_ctrl_t;

typedef struct
{
     ll_pdu_length_ctrl_t local;
     ll_pdu_length_ctrl_t remote;
     ll_pdu_length_ctrl_t suggested;
     uint8_t isProcessingReq;
     uint8_t isWatingRsp;
     uint8_t isChanged;
     uint8_t dummy[1];
}llPduLenManagment_t;

typedef struct
{
    uint8_t allPhy;
    uint8_t txPhy;
    uint8_t rxPhy;
    uint8_t dummy[1];
}ll_phy_ctrl_t;

typedef struct
{
    uint8_t m2sPhy;
    uint8_t s2mPhy;
    uint16_t instant;
}ll_phy_update_ind_t;

typedef struct
{
    ll_phy_ctrl_t def;
    ll_phy_ctrl_t local;
    ll_phy_ctrl_t req;
    ll_phy_ctrl_t rsp;
    uint16_t phyOptions;
    uint8_t isChanged;
    uint8_t isProcessingReq;
    uint8_t isWatingRsp;
    uint8_t status;
    uint8_t dummy[2];

}llPhyModeManagment_t;



typedef struct
{
  uint32 coarse;
  uint16 fine;
} sysTime_t;


typedef struct
{



  uint8 IV[ (4 + 4) ];
  uint8 SKD [ (8 + 8) ];
  uint8 RAND[ 8 ];
  uint8 EDIV[ 2 ];
  uint8 nonce[ 13 ];
  uint8 SK[ 16 ];
  uint8 LTK[ 16 ];
  uint8 SKValid;
  uint8 LTKValid;
  uint32 txPktCount;
  uint32 rxPktCount;
  uint8 encRestart;
  uint8 encRejectErrCode;


  uint8 startEncRspRcved;
  uint8 pauseEncRspRcved;
  uint8 encReqRcved;


  uint8 startEncReqRcved;
  uint8 rejectIndRcved;

} encInfo_t;


typedef struct
{
  uint16 numPkts;
  uint16 numCrcErr;
  uint16 numEvents;
  uint16 numMissedEvts;
} perInfo_t;

typedef struct
{

    int ll_send_undirect_adv_cnt;
    int ll_send_nonconn_adv_cnt;
    int ll_send_scan_adv_cnt;
    int ll_send_hdc_dir_adv_cnt;
    int ll_send_ldc_dir_adv_cnt;


 int ll_send_conn_adv_cnt;
 int ll_conn_adv_pending_cnt;


 int ll_conn_scan_pending_cnt;


    int ll_recv_scan_req_cnt;
    int ll_send_scan_rsp_cnt;
    int ll_recv_conn_req_cnt;
 int ll_send_conn_rsp_cnt;


    int ll_filter_scan_req_cnt;
    int ll_filter_conn_req_cnt;


 int ll_recv_adv_pkt_cnt;
 int ll_send_scan_req_cnt;
 int ll_recv_scan_rsp_cnt;



    int ll_conn_succ_cnt;

    int ll_link_lost_cnt;
    int ll_link_estab_fail_cnt;


    int ll_rx_peer_cnt;



    int ll_evt_shc_err;


    int ll_trigger_err;
    int ll_rfifo_rst_err;
    int ll_rfifo_rst_cnt;
    int ll_rfifo_read_err;


    int ll_tbd_cnt1;
    int ll_tbd_cnt2;
    int ll_tbd_cnt3;
    int ll_tbd_cnt4;
    int ll_tbd_cnt5;
    int ll_tbd_cnt6;
    int ll_tbd_cnt7;
    int ll_tbd_cnt8;

} llGlobalStatistics_t;


typedef struct
{

    uint32_t ll_recv_ctrl_pkt_cnt;
    uint32_t ll_recv_data_pkt_cnt;
    uint32_t ll_recv_invalid_pkt_cnt;

    uint32_t ll_recv_abnormal_cnt;

    uint32_t ll_send_data_pkt_cnt;

    uint32_t ll_conn_event_cnt;
    uint32_t ll_recv_crcerr_event_cnt;
    uint32_t ll_conn_event_timeout_cnt;


    uint32_t ll_to_hci_pkt_cnt;
    uint32_t ll_hci_to_ll_pkt_cnt;

    uint32_t ll_hci_buffer_alloc_err_cnt;

 uint32_t ll_miss_master_evt_cnt;
 uint32_t ll_miss_slave_evt_cnt;



    uint32_t ll_tbd_cnt1;
    uint32_t ll_tbd_cnt2;
    uint32_t ll_tbd_cnt3;
    uint32_t ll_tbd_cnt4;

} llLinkStatistics_t;

typedef struct
{
    uint8_t chanMap[5];
    uint16_t chanMapUpdateEvent;
    uint8_t chanMapUpdated;
} preChanMapUpdate_t;



typedef struct
{
    uint8_t rx_timeout;
    uint8_t rx_crcok;
    uint8_t allocConn;
    uint8_t active;
    uint8_t connId;
    uint8_t role;
    uint8_t firstPacket;

    uint16_t currentEvent;
    uint16_t nextEvent;
    uint16_t lastCurrentEvent;
    uint16_t expirationEvent;
    uint16_t expirationValue;


    uint16_t scaFactor;
    uint32_t timerDrift;
    uint32_t accuTimerDrift;

    uint32_t lastTimeToNextEvt;
    uint8_t slaveLatencyAllowed;
    uint16_t slaveLatency;
    uint8_t lastSlaveLatency;
    uint16_t slaveLatencyValue;

    uint32_t accessAddr;
    uint32_t initCRC;

    uint8_t sleepClkAccuracy;
    connParam_t curParam;



    uint8_t nextChan;
    uint8_t currentChan;
    uint8_t lastCurrentChan;

    uint8_t numUsedChans;

    uint8_t chanMapTable[37];

    uint8_t chanMap[5];

 chanMap_t chanMapUpdate;
 preChanMapUpdate_t preChanMapUpdate;
 uint8_t hop;


    uint8_t txDataEnabled;
    llDataQ_t txDataQ;

    uint8_t rxDataEnabled;
    uint8_t lastRssi;

    uint16_t foff;
    uint8_t carrSens;


    ctrlPktInfo_t ctrlPktInfo;

    uint8_t pendingParamUpdate;
    uint16_t paramUpdateEvent;
    connParam_t paramUpdate;

    uint8_t pendingChanUpdate;
    uint16 chanMapUpdateEvent;

    uint8 encEnabled;
    encInfo_t encInfo;

    featureSet_t featureSetInfo;

    verExchange_t verExchange;
    verInfo_t verInfo;

    termInfo_t termInfo;

    uint8 unknownCtrlType;

    perInfo_t perInfo;

    uint8_t isCollision;
    uint8_t rejectOpCode;

 ll_phy_update_ind_t phyUpdateInfo;

    uint8_t pendingPhyModeUpdate;
    uint16_t phyModeUpdateEvent;

 uint8_t sn_nesn;


    uint8_t llMode;


 uint8_t ctrlDataIsProcess ;
    uint8_t ctrlDataIsPending ;


    int anchor_point_base_time;
 int anchor_point_fine_time;

 int next_event_base_time;
 int next_event_fine_time;

    ctrl_packet_buf ctrlData;
 llLinkBuf_t ll_buf;


 llPduLenManagment_t llPduLen;
 llPhyModeManagment_t llPhyModeCtrl;


 uint8_t llRfPhyPktFmt;


 llLinkStatistics_t pmCounter;


 uint32 llTbd1;
 uint32 llTbd2;
 uint32 llTbd3;
 uint32 llTbd4;
} llConnState_t;


typedef struct
{
    uint8 isTimer1RecoverRequired;
 uint32 timer1Remainder;







    uint8 isTimer4RecoverRequired;
 uint32 timer4Remainder;
} llSleepContext;

typedef uint8 llStatus_t;


typedef struct
{
  uint16 numPkts[ 37 ];
  uint16 numCrcErr[ 37 ];
} perByChan_t;

typedef struct
{
  uint16 rxNumPkts[ 37 ];
  uint16 rxNumCrcErr[ 37 ];
  uint16 txNumRetry[ 37 ];
  uint16 TxNumAck[ 37 ];
  uint16 rxToCnt[ 37 ];
  uint16 connEvtCnt[ 37 ];


} perStatsByChan_t;

typedef struct
{
  uint16 rxNumPkts;
  uint16 rxNumCrcErr;
  uint16 txNumRetry;
  uint16 TxNumAck;
  uint16 rxToCnt;
  uint16 connEvtCnt;


} perStats_t;


typedef enum{
    LE_1M_PHY= 0x01,
    LE_2M_PHY= 0x02,
    LE_CODED_PHY=0x04,

}PhyModeCtrl_e;

typedef uint8_t ( *LL_PLUS_AdvDataFilterCB_t )(void);

typedef uint8_t ( *LL_PLUS_ScanRequestFilterCB_t )(void);



typedef struct
{
  uint8 numTxDone;
  uint8 numTxAck;
  uint8 numTxCtrlAck;
  uint8 numTxCtrl;
  uint8 numTxRetrans;
  uint8 numTx;
  uint8 numRxOk;
  uint8 numRxCtrl;
  uint8 numRxNotOk;
  uint8 numRxIgnored;
  uint8 numRxEmpty;
  uint8 numRxFifoFull;
} rfCounters_t;



extern uint8_t LL_TaskID;
extern uint8_t llState;
extern peerInfo_t peerInfo;
extern advInfo_t adv_param;
extern scanInfo_t _symrom_scanInfo;

extern chanMap_t chanMapUpdate;
extern featureSet_t deviceFeatureSet;


extern uint8 g_maxConnNum;
extern uint8 g_maxPktPerEventTx;
extern uint8 g_maxPktPerEventRx;
extern llConnState_t *_symrom_conn_param;

extern uint8 numComplPkts;
extern uint8 numComplPktsLimit;

extern verInfo_t verInfo;

extern rfCounters_t _symrom_rfCounters;

extern llGlobalStatistics_t _symrom_g_pmCounters;

extern llPduLenManagment_t g_llPduLen;
# 38 "../../../../components/ble/controller/ll_hw_drv.h" 2

# 1 "../../../../components/ble/controller/rf_phy_driver.h" 1
# 40 "../../../../components/ble/controller/ll_hw_drv.h" 2


#define BB_HW_BASE 0x40030000
#define LL_HW_BASE 0x40031000
#define LL_HW_TFIFO (LL_HW_BASE+0x400)
#define LL_HW_RFIFO (LL_HW_BASE+0xC00)

#define LL_HW_WRT_EMPTY_PKT *(volatile uint32_t *)(LL_HW_TFIFO) = 0x00000001


#define LL_HW_STX 0x0000
#define LL_HW_SRX 0x0001

#define LL_HW_TRX 0x0010
#define LL_HW_RTX 0x0012

#define LL_HW_TRLP 0x0020
#define LL_HW_TRLP_EMPT 0x0022

#define LL_HW_RTLP 0x0030
#define LL_HW_RTLP_1ST 0x0031
#define LL_HW_RTLP_EMPT 0x0032

#define HCLK16M 



#define LL_HW_HCLK_PER_US 16
#define LL_HW_HCLK_PER_US_BITS 4





#define LL_HW_FIFO_MARGIN 70



#define LIRQ_MD 0x0001
#define LIRQ_CERR 0x0002
#define LIRQ_RTO 0x0004
#define LIRQ_RFULL 0x0008
#define LIRQ_RHALF 0x0010
#define LIRQ_BIT5 0x0020
#define LIRQ_BIT6 0x0040
#define LIRQ_BIT7 0x0080
#define LIRQ_TD 0x0100
#define LIRQ_RD 0x0200
#define LIRQ_COK 0x0400
#define LIRQ_CERR2 0x0800
#define LIRQ_LTO 0x1000
#define LIRQ_NACK 0x2000
#define LIRQ_BIT14 0x4000
#define LIRQ_BIT15 0x8000

#define LL_HW_IRQ_MASK 0x3FFF


#define LL_HW_IGN_EMP 0x0001
#define LL_HW_IGN_CRC 0x0002
#define LL_HW_IGN_SSN 0x0004
#define LL_HW_IGN_ALL 0x0007
#define LL_HW_IGN_NONE 0x0000


#define LL_HW_MD_RX_SET0 0x4000
#define LL_HW_MD_RX_SET1 0x4440


#define LL_HW_FIFO_TX_2K_RX_2K 0x0200
#define LL_HW_FIFO_TX_3K_RX_1K 0x0300
#define LL_HW_FIFO_TX_1K_RX_3K 0x0100


#define LL_HW_CRC_BLE_FMT 0x02
#define LL_HW_CRC_ZB_FMT 0x03
#define LL_HW_CRC_16_FMT 0x04
#define LL_HW_CRC_NULL 0x00



#define LL_HW_ANT_WIN_1us 4
#define LL_HW_ANT_SW_CTE_OFF 0x00
#define LL_HW_ANT_SW_CTE_AUTO 0x01
#define LL_HW_ANT_SW_TX_MANU 0x02
#define LL_HW_ANT_SW_RX_MANU 0x04


#define CTE_SUPP_AUTO 0xC0
#define CTE_SUPP_LEN_SET 0x00
#define CTE_SUPP_NULL 0x00

#define CONNLESS_CTE_TYPE_AOA 0x00
#define CONNLESS_CTE_TYPE_AOD_1us 0x01
#define CONNLESS_CTE_TYPE_AOD_2us 0x02
#define CONN_CTE_TYPE_AOA 0x01
#define CONN_CTE_TYPE_AOD_1us 0x02
#define CONN_CTE_TYPE_AOD_2us 0x04



#define CTE_REQ_TYPE_AOA 0x00
#define CTE_REQ_TYPE_AOD_1US 0x01
#define CTE_REQ_TYPE_AOD_2US 0x02

#define BLE_HEAD_WITH_CTE(x) (((x & 0x20)==0x00) ? 0:1)



void _symrom_ll_hw_set_stx(void);
void _symrom_ll_hw_set_srx(void);
void _symrom_ll_hw_set_trx(void);
void ll_hw_set_rtx(void);
void ll_hw_set_trlp(uint8_t snNesn,uint8_t txPktNum,uint8_t rxPktNum,uint8_t mdRx);
void ll_hw_set_rtlp(uint8_t snNesn,uint8_t txPktNum,uint8_t rxPktNum,uint8_t mdRx,uint32_t rdCntIni);
void ll_hw_set_rtlp_1st(uint8_t snNesn,uint8_t txPktNum,uint8_t rxPktNum,uint8_t mdRx);
void ll_hw_config(uint8_t ll_mode,uint8_t snNesn,uint8_t txPktNum,uint8_t rxPktNum,uint8_t mdRx,uint32_t rdCntIni);



void ll_hw_go(void);
void _symrom_ll_hw_trigger(void);
void _symrom_ll_hw_clr_irq(void);
void _symrom_ll_hw_set_irq(uint32_t mask);
void ll_hw_set_empty_head(uint16_t txHeader);
void ll_hw_set_rx_timeout_1st(uint32_t rxTimeOut);
void _symrom_ll_hw_set_rx_timeout(uint32_t rxTimeOut);
void _symrom_ll_hw_set_tx_rx_release(uint16_t txTime,uint16_t rxTime);
void _symrom_ll_hw_set_rx_tx_interval(uint32_t intvTime);
void _symrom_ll_hw_set_tx_rx_interval(uint32_t intvTime);
void _symrom_ll_hw_set_trx_settle(uint8_t tmBb,uint8_t tmAfe,uint8_t tmPll);
void ll_hw_set_loop_timeout(uint32_t loopTimeOut);
void ll_hw_set_loop_nack_num(uint8_t nAckNum);
void _symrom_ll_hw_set_timing(uint8_t pktFmt);

void ll_hw_set_tfifo_space(uint16 space);

void ll_hw_set_ant_switch_mode(uint8_t mode);
void ll_hw_set_ant_switch_timing(uint8_t antWin,uint8_t antDly);
void ll_hw_set_ant_pattern(uint32_t ant1, uint32_t ant0);

void ll_hw_set_cte_rxSupp(uint8_t rxSupp);
void ll_hw_set_cte_txSupp(uint8_t txSupp);
uint8_t ll_hw_get_iq_RawSample(uint16_t* p_iSample, uint16_t* p_qSample);


void _symrom_ll_hw_rst_rfifo(void);
void _symrom_ll_hw_rst_tfifo(void);

void _symrom_ll_hw_ign_rfifo(uint8_t ignCtrl);

void _symrom_ll_hw_get_tfifo_info(int* rdPtr,int* wrPtr,int* wrDepth);
void ll_hw_get_rfifo_info(int* rdPtr,int* wrPtr,int* rdDepth);
void ll_hw_get_rxPkt_stats(uint8_t *crcErrNum,uint8_t *rxTotalNum,uint8_t *rxPktNum);

uint8_t _symrom_ll_hw_read_rfifo(uint8_t* rxPkt, uint16_t* pktLen, uint32_t* pktFoot0, uint32_t* pktFoot1);
uint8_t ll_hw_read_rfifo_zb(uint8_t* rxPkt, uint16_t* pktLen, uint32_t* pktFoot0, uint32_t* pktFoot1);
uint8_t _symrom_ll_hw_read_rfifo_pplus(uint8_t* rxPkt, uint16_t* pktLen, uint32_t* pktFoot0, uint32_t* pktFoot1);

uint8_t _symrom_ll_hw_write_tfifo(uint8_t* rxPkt, uint16_t pktLen);

void _symrom_ll_hw_set_crc_fmt(uint8_t txCrc,uint8_t rxCrc);
void _symrom_ll_hw_set_pplus_pktfmt(uint8_t plen);

uint8_t ll_hw_get_snNesn(void);
uint8_t ll_hw_get_txAck(void);
uint8_t ll_hw_get_nAck(void);
uint8_t ll_hw_get_rxPkt_num(void);
uint32_t ll_hw_get_anchor(void);
uint32_t _symrom_ll_hw_get_irq_status(void);
uint8_t ll_hw_get_fsm_status(void);
uint8_t ll_hw_get_last_ack(void);
uint32_t ll_hw_get_loop_cycle(void);

uint8_t ll_hw_get_rxPkt_Total_num(void);
uint8_t ll_hw_get_rxPkt_CrcErr_num(void);
uint8_t ll_hw_get_rxPkt_CrcOk_num(void);

uint8_t ll_hw_get_iq_RawSample(uint16_t* p_iSample, uint16_t* p_qSample);

uint8_t ll_hw_update_rtlp_mode(uint8_t llMode);

uint8_t ll_hw_update(uint8_t llMode,uint8_t *txAck,uint8_t *rxRec,uint8_t *snNesn);


void byte_to_bit(uint8_t byteIn,uint8_t* bitOut);
void _symrom_bit_to_byte(uint8_t* bitIn,uint8_t * byteOut);
void zigbee_crc16_gen(uint8_t *dataIn,int length,uint8_t *seed,uint8_t *crcCode);



void set_tx_rx_mode(uint8_t mode);

void set_channel(uint32_t channel);

void set_access_address( uint32_t access);
void set_crc_seed(uint32_t seed);
void set_whiten_seed(uint32_t channel);

void _symrom_set_max_length(uint32_t length);

void calculate_whiten_seed(void);
# 57 "../../../../components/ble/controller/rf_phy_driver.h" 2
# 1 "../../../../components/ble/controller/ll_common.h" 1
# 34 "../../../../components/ble/controller/ll_common.h"
#define _LL_H_ 


# 1 "../../../../components/inc/mcu.h" 1
# 38 "../../../../components/ble/controller/ll_common.h" 2
# 1 "../../../../components/ble/controller/ll.h" 1
# 50 "../../../../components/ble/controller/ll.h"
#define LL_H 
# 61 "../../../../components/ble/controller/ll.h"
# 1 "../../../../components/driver/include/timer.h" 1
# 33 "../../../../components/driver/include/timer.h"
#define __TIMER_ROM_H__ 
# 45 "../../../../components/driver/include/timer.h"
void clear_timer(AP_TIM_TypeDef *TIMx);

void TIM1_IRQHandler(void);
void TIM2_IRQHandler(void);
void TIM3_IRQHandler(void);

void _symrom_set_timer(AP_TIM_TypeDef *TIMx, int time);

void mask_timer_int(AP_TIM_TypeDef *TIMx, uint8_t en);

uint32_t get_timer_count(AP_TIM_TypeDef *TIMx);

int clear_timer_int(AP_TIM_TypeDef *TIMx);

int get_timer_int(AP_TIM_TypeDef *TIMx);

uint32_t _symrom_read_current_fine_time(void);

uint32 read_LL_remainder_time(void);


uint32 getMcuPrecisionCount(void);

uint8 isTimer1Running(void);

#define BASE_TIME_UNITS 0x3fffff
# 79 "../../../../components/driver/include/timer.h"
typedef enum
{
    AP_TIMER_ID_4 = 4,
} User_Timer_e;

enum
{
    HAL_EVT_TIMER_4 = AP_TIMER_ID_4,
    HAL_EVT_WAKEUP = 0x10,
    HAL_EVT_SLEEP
};

typedef void(*ap_tm_hdl_t)(uint8_t evt);
int _symrom_hal_timer_init(ap_tm_hdl_t callback);
int _symrom_hal_timer_deinit(void);
int _symrom_hal_timer_set(User_Timer_e timeId, uint32_t us);
int _symrom_hal_timer_mask_int(User_Timer_e timeId, 
# 95 "../../../../components/driver/include/timer.h" 3 4
                                           _Bool 
# 95 "../../../../components/driver/include/timer.h"
                                                en);
int _symrom_hal_timer_stop(User_Timer_e timeId);

void __attribute__((used)) _symrom_hal_TIMER4_IRQHandler(void);
# 62 "../../../../components/ble/controller/ll.h" 2






#define LL_INVALID_CONN_TIME_PARAM(ciMin,ciMax,sl,lsto) (((ciMin) < LL_CONN_INTERVAL_MIN) || ((ciMin) > LL_CONN_INTERVAL_MAX) || ((ciMax) < LL_CONN_INTERVAL_MIN) || ((ciMax) > LL_CONN_INTERVAL_MAX) || ((ciMax) < (ciMin)) || ((sl) > LL_SLAVE_LATENCY_MAX) || ((lsto) < LL_CONN_TIMEOUT_MIN) || ((lsto) > LL_CONN_TIMEOUT_MAX))
# 82 "../../../../components/ble/controller/ll.h"
#define LL_INVALID_CONN_TIME_PARAM_COMBO(ci,sl,lsto) ((uint32)((lsto)*8) <= ((uint32)(1+(sl)) * (uint32)((ci)*2)))


#define LL_TIME_DELTA(T1,T2) ((T2 >= T1) ? (T2 - T1) : (BASE_TIME_UNITS - T1 + T2))
# 98 "../../../../components/ble/controller/ll.h"
#define LL_STATUS_SUCCESS 0x00
#define LL_STATUS_ERROR_UNKNOWN_CONN_HANDLE 0x02
#define LL_STATUS_ERROR_INACTIVE_CONNECTION 0x02
#define LL_STATUS_ERROR_AUTH_FAILURE 0x05
#define LL_STATUS_ERROR_PIN_OR_KEY_MISSING 0x06
#define LL_STATUS_ERROR_OUT_OF_CONN_RESOURCES 0x07
#define LL_STATUS_ERROR_OUT_OF_TX_MEM 0x07
#define LL_STATUS_ERROR_OUT_OF_RX_MEM 0x07
#define LL_STATUS_ERROR_OUT_OF_HEAP 0x07
#define LL_STATUS_ERROR_WL_TABLE_FULL 0x07
#define LL_STATUS_ERROR_RL_TABLE_FULL 0x07
#define LL_STATUS_ERROR_PAL_TABLE_FULL 0x07
#define LL_STATUS_ERROR_TX_DATA_QUEUE_FULL 0x07
#define LL_STATUS_ERROR_TX_DATA_QUEUE_EMPTY 0x07
#define LL_STATUS_ERROR_CONNECTION_TIMEOUT 0x08
#define LL_STATUS_ERROR_CONNECTION_LIMIT_EXCEEDED 0x09
#define LL_STATUS_ERROR_COMMAND_DISALLOWED 0x0C
#define LL_STATUS_ERROR_DUE_TO_LIMITED_RESOURCES 0x0D
#define LL_STATUS_ERROR_DUE_TO_DELAYED_RESOURCES 0x0D
#define LL_STATUS_ERROR_FEATURE_NOT_SUPPORTED 0x11
#define LL_STATUS_ERROR_UNEXPECTED_PARAMETER 0x12
#define LL_STATUS_ERROR_ILLEGAL_PARAM_COMBINATION 0x12
#define LL_STATUS_ERROR_BAD_PARAMETER 0x12
#define LL_STATUS_ERROR_UNKNOWN_ADV_EVT_TYPE 0x12
#define LL_STATUS_ERROR_PEER_TERM 0x13
#define LL_STATUS_ERROR_PEER_DEVICE_TERM_LOW_RESOURCES 0x14
#define LL_STATUS_ERROR_PEER_DEVICE_TERM_POWER_OFF 0x15
#define LL_STATUS_ERROR_HOST_TERM 0x16
#define LL_STATUS_ERROR_UNSUPPORTED_REMOTE_FEATURE 0x1A


#define LL_STATUS_ERROR_INVALID_LMP_LL_PARAMETER 0x1E

#define LL_STATUS_ERROR_WL_ENTRY_NOT_FOUND 0x1F
#define LL_STATUS_ERROR_WL_TABLE_EMPTY 0x1F
#define LL_STATUS_ERROR_RL_ENTRY_NOT_FOUND 0x1F
#define LL_STATUS_ERROR_RL_TABLE_EMPTY 0x1F
#define LL_STATUS_ERROR_RNG_FAILURE 0x1F
#define LL_STATUS_ERROR_DISCONNECT_IMMEDIATE 0x1F
#define LL_STATUS_ERROR_DATA_PACKET_QUEUED 0x1F


#define LL_STATUS_ERROR_UNSUPPORT_LMP_LL_PARAMETER 0x20

#define LL_STATUS_ERROR_UNEXPECTED_STATE_ROLE 0x21
#define LL_STATUS_ERROR_LL_TIMEOUT 0x22
#define LL_STATUS_ERROR_LL_TIMEOUT_HOST 0x22
#define LL_STATUS_ERROR_LL_TIMEOUT_PEER 0x22
#define LL_STATUS_ERROR_LL_PROCEDURE_COLLISION 0x23


#define LL_STATUS_ERROR_INSTANT_PASSED 0x28
#define LL_STATUS_ERROR_INSTANT_PASSED_HOST 0x28
#define LL_STATUS_ERROR_INSTANT_PASSED_PEER 0x28
#define LL_STATUS_ERROR_KEY_PAIRING_NOT_SUPPORTED 0x29
#define LL_STATUS_ERROR_DIFF_TRANSACTION_COLLISION 0x2A


#define LL_STATUS_ERROR_NO_ADV_CHAN_FOUND 0x30
#define LL_STATUS_ERROR_PARAM_OUT_OF_RANGE 0x30
#define LL_STATUS_ERROR_UPDATE_CTRL_PROC_PENDING 0x3A
#define LL_STATUS_ERROR_CTRL_PROC_ALREADY_ACTIVE 0x3A
#define LL_STATUS_ERROR_VER_INFO_REQ_ALREADY_PENDING 0x3A
#define LL_STATUS_ERROR_UNACCEPTABLE_CONN_INTERVAL 0x3B
#define LL_STATUS_ERROR_DIRECTED_ADV_TIMEOUT 0x3C
#define LL_STATUS_ERROR_CONN_TERM_DUE_TO_MIC_FAILURE 0x3D
#define LL_STATUS_ERROR_CONN_FAILED_TO_BE_ESTABLISHED 0x3E
#define LL_STATUS_ERROR_SYNC_FAILED_TO_BE_ESTABLISHED 0x3E
#define LL_STATUS_ERROR_CONN_TIMING_FAILURE 0x3F
#define LL_STATUS_ERROR_COARSE_CLK_ADJ_REJECT 0x40
#define LL_STATUS_ERROR_TYPE0_SUBMAP_NOT_DEF 0x41
#define LL_STATUS_ERROR_UNKNOWN_ADV_ID 0x42
#define LL_STATUS_ERROR_LIMIT_REACHED 0x43
#define LL_STATUS_ERROR_OP_CANCEL_BY_HOST 0x44
#define LL_STATUS_ERROR_PACKET_TOO_LONG 0x45


#define LL_STATUS_DISABLE_LATENCY_INACTIVE_CONN 0x81
#define LL_STATUS_DISABLE_LATENCY_DISABLED 0x82
#define LL_STATUS_DISABLE_LATENCY_PENDING 0x83
#define LL_STATUS_DISABLE_LATENCY_MISS_EVT 0x84

#define LL_STATUS_DISABLE_LATENCY_FAIL 0x8F
#define LL_STATUS_WARNING_WAITING_LLIRQ 0xFE

#define LL_STATUS_WARNING_TX_DISABLED 0xFF
#define LL_STATUS_WARNING_FLAG_UNCHANGED 0xFF


#define LL_ENC_KEY_REQ_ACCEPTED LL_STATUS_SUCCESS
#define LL_ENC_KEY_REQ_REJECTED LL_STATUS_ERROR_PIN_OR_KEY_MISSING
#define LL_ENC_KEY_REQ_UNSUPPORTED_FEATURE LL_STATUS_ERROR_UNSUPPORTED_REMOTE_FEATURE


#define LL_SUPERVISION_TIMEOUT_TERM LL_STATUS_ERROR_CONNECTION_TIMEOUT
#define LL_PEER_REQUESTED_TERM LL_STATUS_ERROR_PEER_TERM
#define LL_PEER_REQUESTED_LOW_RESOURCES_TERM LL_STATUS_ERROR_PEER_DEVICE_TERM_LOW_RESOURCES
#define LL_PEER_REQUESTED_POWER_OFF_TERM LL_STATUS_ERROR_PEER_DEVICE_TERM_POWER_OFF
#define LL_HOST_REQUESTED_TERM LL_STATUS_ERROR_HOST_TERM
#define LL_CTRL_PKT_TIMEOUT_TERM LL_STATUS_ERROR_LL_TIMEOUT
#define LL_CTRL_PKT_TIMEOUT_HOST_TERM LL_STATUS_ERROR_LL_TIMEOUT_HOST
#define LL_CTRL_PKT_TIMEOUT_PEER_TERM LL_STATUS_ERROR_LL_TIMEOUT_PEER
#define LL_CTRL_PKT_INSTANT_PASSED_TERM LL_STATUS_ERROR_INSTANT_PASSED
#define LL_CTRL_PKT_INSTANT_PASSED_HOST_TERM LL_STATUS_ERROR_INSTANT_PASSED_HOST
#define LL_CTRL_PKT_INSTANT_PASSED_PEER_TERM LL_STATUS_ERROR_INSTANT_PASSED_PEER
#define LL_UNACCEPTABLE_CONN_INTERVAL_TERM LL_STATUS_ERROR_UNACCEPTABLE_CONN_INTERVAL
#define LL_MIC_FAILURE_TERM LL_STATUS_ERROR_CONN_TERM_DUE_TO_MIC_FAILURE
#define LL_CONN_ESTABLISHMENT_FAILED_TERM LL_STATUS_ERROR_CONN_FAILED_TO_BE_ESTABLISHED


#define LL_DISCONNECT_AUTH_FAILURE LL_STATUS_ERROR_AUTH_FAILURE
#define LL_DISCONNECT_REMOTE_USER_TERM LL_STATUS_ERROR_PEER_TERM
#define LL_DISCONNECT_REMOTE_DEV_LOW_RESOURCES LL_STATUS_ERROR_PEER_DEVICE_TERM_LOW_RESOURCES
#define LL_DISCONNECT_REMOTE_DEV_POWER_OFF LL_STATUS_ERROR_PEER_DEVICE_TERM_POWER_OFF
#define LL_DISCONNECT_UNSUPPORTED_REMOTE_FEATURE LL_STATUS_ERROR_UNSUPPORTED_REMOTE_FEATURE
#define LL_DISCONNECT_KEY_PAIRING_NOT_SUPPORTED LL_STATUS_ERROR_KEY_PAIRING_NOT_SUPPORTED
#define LL_DISCONNECT_UNACCEPTABLE_CONN_INTERVAL LL_STATUS_ERROR_UNACCEPTABLE_CONN_INTERVAL



#define LL_ADV_CONNECTABLE_UNDIRECTED_EVT 0
#define LL_ADV_CONNECTABLE_HDC_DIRECTED_EVT 1
#define LL_ADV_SCANNABLE_UNDIRECTED_EVT 2
#define LL_ADV_NONCONNECTABLE_UNDIRECTED_EVT 3
#define LL_ADV_CONNECTABLE_LDC_DIRECTED_EVT 4


#define LL_DEV_ADDR_TYPE_PUBLIC 0
#define LL_DEV_ADDR_TYPE_RANDOM 1
#define LL_DEV_ADDR_TYPE_RPA_PUBLIC 2
#define LL_DEV_ADDR_TYPE_RPA_RANDOM 3




#define LL_ADV_WL_POLICY_ANY_REQ 0
#define LL_ADV_WL_POLICY_WL_SCAN_REQ 1
#define LL_ADV_WL_POLICY_WL_CONNECT_REQ 2
#define LL_ADV_WL_POLICY_WL_ALL_REQ 3


#define LL_SCAN_WL_POLICY_ANY_ADV_PKTS 0
#define LL_SCAN_WL_POLICY_USE_WHITE_LIST 1
#define LL_SCAN_WL_POLICY_BLE42_1 2
#define LL_SCAN_WL_POLICY_BLE42_2 3



#define LL_INIT_WL_POLICY_USE_PEER_ADDR 0
#define LL_INIT_WL_POLICY_USE_WHITE_LIST 1


#define LL_SET_BLACKLIST_DISABLE 0
#define LL_SET_BLACKLIST_ENABLE 1


#define LL_ADV_MODE_OFF 0
#define LL_ADV_MODE_ON 1
#define LL_ADV_MODE_RESERVED 2


#define LL_SCAN_STOP 0
#define LL_SCAN_START 1


#define LL_FILTER_REPORTS_DISABLE 0
#define LL_FILTER_REPORTS_ENABLE 1


#define LL_SCAN_PASSIVE 0
#define LL_SCAN_ACTIVE 1


#define LL_READ_CURRENT_TX_POWER_LEVEL 0
#define LL_READ_MAX_TX_POWER_LEVEL 1


#define LL_DATA_FIRST_PKT_HOST_TO_CTRL 0
#define LL_DATA_CONTINUATION_PKT 1
#define LL_DATA_FIRST_PKT_CTRL_TO_HOST 2


#define LL_LINK_CONNECT_COMPLETE_MASTER 0
#define LL_LINK_CONNECT_COMPLETE_SLAVE 1


#define LL_ENCRYPTION_OFF 0
#define LL_ENCRYPTION_ON 1


#define LL_MAX_FEATURE_SET_SIZE 8

#define LL_FEATURE_RFU 0
#define LL_FEATURE_ENCRYPTION 1
#define LL_FEATURE_EXT_REJECT_IND 4
#define LL_FEATURE_DATA_LENGTH_EXTENSION 0x20

#define LL_FEATURE_2M_PHY 0x01
#define LL_FEATURE_CODED_PHY 0x08

#define LL_FEATURE_CSA2 0x40



#define LL_FEATURE_CODE_PHY_IDX 1
#define LL_FEATURE_CODE_PHY 0x08

#define LL_FEATURE_EXT_ADV_IDX 1
#define LL_FEATURE_EXT_ADV 0x10

#define LL_FEATURE_PRD_ADV_IDX 1
#define LL_FEATURE_PRD_ADV 0x20

#define LL_FEATURE_CSA2_IDX 1
#define LL_FEATURE_CSA2 0x40


#define LL_CTE_FEATURE_IDX 2
#define LL_CONN_CTE_REQ 0x02
#define LL_CONN_CTE_RSP 0x04
#define LL_CONNLESS_CTE_TRANSMITER 0x08
#define LL_CONNLESS_CTE_RECEIVER 0x10
#define LL_AOD_SUPPORT 0x20
#define LL_AOA_SUPPORT 0x40



#define LL_DISABLE_RX_FLOW_CONTROL 0
#define LL_ENABLE_RX_FLOW_CONTROL 1


#define LL_DIRECT_TEST_NUM_RF_CHANS 40
#define LL_DIRECT_TEST_MAX_PAYLOAD_LEN 37

#define LL_DIRECT_TEST_PAYLOAD_PRBS9 0
#define LL_DIRECT_TEST_PAYLOAD_0x0F 1
#define LL_DIRECT_TEST_PAYLOAD_0x55 2
#define LL_DIRECT_TEST_PAYLOAD_PRBS15 3
#define LL_DIRECT_TEST_PAYLOAD_0xFF 4
#define LL_DIRECT_TEST_PAYLOAD_0x00 5
#define LL_DIRECT_TEST_PAYLOAD_0xF0 6
#define LL_DIRECT_TEST_PAYLOAD_0xAA 7
#define LL_DIRECT_TEST_PAYLOAD_UNDEFINED 0xFF

#define LL_DIRECT_TEST_MODE_TX 0
#define LL_DIRECT_TEST_MODE_RX 1

#define LL_RF_RSSI_UNDEFINED PHY_RSSI_VALUE_INVALID


#define LL_EXT_RX_GAIN_STD 0
#define LL_EXT_RX_GAIN_HIGH 1

#define LL_EXT_TX_POWER_MINUS_23_DBM 0
#define LL_EXT_TX_POWER_MINUS_6_DBM 1
#define LL_EXT_TX_POWER_0_DBM 2
#define LL_EXT_TX_POWER_4_DBM 3



#define LL_EXT_DISABLE_ONE_PKT_PER_EVT 0
#define LL_EXT_ENABLE_ONE_PKT_PER_EVT 1

#define LL_EXT_DISABLE_CLK_DIVIDE_ON_HALT 0
#define LL_EXT_ENABLE_CLK_DIVIDE_ON_HALT 1

#define LL_EXT_NV_NOT_IN_USE 0
#define LL_EXT_NV_IN_USE 1

#define LL_EXT_DISABLE_FAST_TX_RESP_TIME 0
#define LL_EXT_ENABLE_FAST_TX_RESP_TIME 1

#define LL_EXT_DISABLE_SL_OVERRIDE 0
#define LL_EXT_ENABLE_SL_OVERRIDE 1

#define LL_EXT_TX_MODULATED_CARRIER 0
#define LL_EXT_TX_UNMODULATED_CARRIER 1

#define LL_EXT_SET_FREQ_TUNE_DOWN 0
#define LL_EXT_SET_FREQ_TUNE_UP 1


#define LL_EXT_PER_RESET 0
#define LL_EXT_PER_READ 1

#define LL_EXT_HALT_DURING_RF_DISABLE 0
#define LL_EXT_HALT_DURING_RF_ENABLE 1

#define LL_EXT_SET_USER_REVISION 0
#define LL_EXT_READ_BUILD_REVISION 1

#define LL_EXT_RESET_SYSTEM_DELAY 100
#define LL_EXT_RESET_SYSTEM_HARD 0
#define LL_EXT_RESET_SYSTEM_SOFT 1

#define LL_EXT_DISABLE_OVERLAPPED_PROCESSING 0
#define LL_EXT_ENABLE_OVERLAPPED_PROCESSING 1

#define LL_EXT_DISABLE_NUM_COMPL_PKTS_ON_EVENT 0
#define LL_EXT_ENABLE_NUM_COMPL_PKTS_ON_EVENT 1







#define LL_ADV_RPT_ADV_IND LL_ADV_CONNECTABLE_UNDIRECTED_EVT
#define LL_ADV_RPT_ADV_DIRECT_IND LL_ADV_CONNECTABLE_HDC_DIRECTED_EVT
#define LL_ADV_RPT_ADV_SCANNABLE_IND LL_ADV_SCANNABLE_UNDIRECTED_EVT
#define LL_ADV_RPT_ADV_NONCONN_IND LL_ADV_NONCONNECTABLE_UNDIRECTED_EVT
#define LL_ADV_RPT_SCAN_RSP (LL_ADV_NONCONNECTABLE_UNDIRECTED_EVT + 1)
#define LL_ADV_RPT_INVALID 0xFF

#define LL_RSSI_NOT_AVAILABLE 127


#define LL_SCA_500_PPM 0
#define LL_SCA_250_PPM 1
#define LL_SCA_150_PPM 2
#define LL_SCA_100_PPM 3
#define LL_SCA_75_PPM 4
#define LL_SCA_50_PPM 5
#define LL_SCA_30_PPM 6
#define LL_SCA_20_PPM 7




#define LL_SCA_MASTER_DEFAULT 0
#define LL_SCA_SLAVE_DEFAULT 500


#define LL_ADV_CHAN_37 1
#define LL_ADV_CHAN_38 2
#define LL_ADV_CHAN_39 4
#define LL_ADV_CHAN_ALL (LL_ADV_CHAN_37 | LL_ADV_CHAN_38 | LL_ADV_CHAN_39)
#define LL_ADV_CHAN_MAP_DEFAULT LL_ADV_CHAN_ALL

#define LL_ADV_CHAN_FIRST 37
#define LL_ADV_CHAN_LAST 39


#define LL_MAX_UPDATE_COUNT_RANGE 32767


#define LE_EXT_HDR_ADVA_PRESENT_BITMASK 0x01
#define LE_EXT_HDR_TARGETA_PRESENT_BITMASK 0x02
#define LE_EXT_HDR_CTE_INFO_PRESENT_BITMASK 0x04
#define LE_EXT_HDR_ADI_PRESENT_BITMASK 0x08
#define LE_EXT_HDR_AUX_PTR_PRESENT_BITMASK 0x10
#define LE_EXT_HDR_SYNC_INFO_PRESENT_BITMASK 0x20
#define LE_EXT_HDR_TX_PWR_PRESENT_BITMASK 0x40
#define LE_EXT_HDR_RFU_PRESENT_BITMASK 0x80




#define LE_ADV_PROP_CONN_BITMASK 0x00000001
#define LE_ADV_PROP_SCAN_BITMASK 0x00000002
#define LE_ADV_PROP_DIRECT_BITMASK 0x00000004
#define LE_ADV_PROP_HI_DC_CONN_BITMASK 0x00000008
#define LE_ADV_PROP_LEGACY_BITMASK 0x00000010
#define LE_ADV_PROP_ANON_BITMASK 0x00000020
#define LE_ADV_PROP_TX_POWER_BITMASK 0x00000040
# 471 "../../../../components/ble/controller/ll.h"
#define BLE_EXT_ADV_OP_INTERM_FRAG 0x00
#define BLE_EXT_ADV_OP_FIRST_FRAG 0x01
#define BLE_EXT_ADV_OP_LAST_FRAG 0x02
#define BLE_EXT_ADV_OP_COMPLETE_DATA 0x03
#define BLE_EXT_ADV_OP_UNCHANGED_DATA 0x04

#define BLE_EXT_ADV_FRAG_ENABLED 0x00
#define BLE_EXT_ADV_FRAG_DISABLED 0x01

#define LL_EXT_ADV_MODE_NOCONN_NOSC 0
#define LL_EXT_ADV_MODE_AUX_CONN_RSP 0
#define LL_EXT_ADV_MODE_CONN 1
#define LL_EXT_ADV_MODE_SC 2
#define LL_EXT_ADV_MODE_RFU 3



#define LL_AUX_PTR_CHN_IDX_SHIFT 0
#define LL_AUX_PTR_CA_SHIFT 6
#define LL_AUX_PTR_OFFSET_UNIT_SHIFT 7
#define LL_AUX_PTR_AUX_OFFSET_SHIFT 8
#define LL_AUX_PTR_AUX_PHY_SHIFT 21

#define LL_AUX_PTR_CHN_IDX_MASK 0x3F
#define LL_AUX_PTR_CA_MASK 0x1
#define LL_AUX_PTR_OFFSET_UNIT_MASK 0x1
#define LL_AUX_PTR_AUX_OFFSET_MASK 0x1FFF
#define LL_AUX_PTR_AUX_PHY_MASK 0x7



#define LL_PERIODIC_ADV_CREATE_SYNC_USING_ADV_LIST_BITMASK 0x00000001
#define LL_PERIODIC_ADV_CREATE_SYNC_INIT_RPT_DISABLE_BITMASK 0x00000002




#define BLE_PKT40_LEN 42
#define BLE_PKT51_LEN 262

#define BLE_PKT_VERSION_4_0 0
#define BLE_PKT_VERSION_5_1 1



#define LL_EXT_ADV_PROP_ADV_IND 0x13
#define LL_EXT_ADV_PROP_ADV_LDC_ADV 0x15
#define LL_EXT_ADV_PROP_ADV_HDC_ADV 0x1d
#define LL_EXT_ADV_PROP_ADV_SCAN_IND 0x12
#define LL_EXT_ADV_PROP_ADV_NOCONN_IND 0x10

#define LL_CHN_SEL_ALGORITHM_1 0
#define LL_CHN_SEL_ALGORITHM_2 1




#define LL_MODE_INVALID 0xFF
#define LL_MODE_LEGACY 0x00
#define LL_MODE_EXTENDED 0x01
# 566 "../../../../components/ble/controller/ll.h"
extern void _symrom_LL_Init( uint8 taskId );
# 585 "../../../../components/ble/controller/ll.h"
extern uint16 _symrom_LL_ProcessEvent( uint8 task_id, uint16 events );
# 610 "../../../../components/ble/controller/ll.h"
extern void *LL_TX_bm_alloc( uint16 size );
# 631 "../../../../components/ble/controller/ll.h"
extern void *LL_RX_bm_alloc( uint16 size );
# 650 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_Reset( void );
# 671 "../../../../components/ble/controller/ll.h"
extern llStatus_t _symrom_LL_ReadBDADDR( uint8 *bdAddr );
# 695 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_Encrypt( uint8 *key,
                              uint8 *plaintextData,
                              uint8 *encryptedData );
# 723 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_Rand( uint8 *randData,
                           uint8 dataLen );
# 743 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ReadSupportedStates( uint8 *states );
# 765 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ReadLocalSupportedFeatures( uint8 *featureSet );
# 788 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ReadLocalVersionInfo( uint8 *verNum,
                                           uint16 *comId,
                                           uint16 *subverNum );
# 810 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_CtrlToHostFlowControl( uint8 mode );
# 836 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ReadRemoteVersionInfo( uint16 connId );
# 859 "../../../../components/ble/controller/ll.h"
llStatus_t LL_ReadTxPowerLevel( uint8 connId,
                                uint8 type,
                                int8 *txPower );
# 880 "../../../../components/ble/controller/ll.h"
llStatus_t LL_SetTxPowerLevel( int8 txPower );
# 901 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ReadChanMap( uint8 connId,
                                  uint8 *chanMap );
# 928 "../../../../components/ble/controller/ll.h"
extern llStatus_t _symrom_LL_ReadRssi( uint16 connId,
                               int8 *lastRssi );
extern llStatus_t _symrom_LL_ReadFoff( uint16 connId,
                               uint16 *foff );
extern llStatus_t _symrom_LL_ReadCarrSens( uint16 connId,
                                uint8 *carrSense );
# 953 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_Disconnect( uint16 connId,
                                 uint8 reason );
# 1010 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_TxData( uint16 connId,
                             uint8 *pBuf,
                             uint8 pktLen,
                             uint8 fragFlag );
# 1044 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_SetAdvParam( uint16 advIntervalMin,
                                  uint16 advIntervalMax,
                                  uint8 advEvtType,
                                  uint8 ownAddrType,
                                  uint8 directAddrType,
                                  uint8 *directAddr,
                                  uint8 advChanMap,
                                  uint8 advWlPolicy );
# 1076 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_SetAdvData( uint8 advDataLen,
                                 uint8 *advData );
# 1100 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_SetScanRspData( uint8 scanRspLen,
                                     uint8 *scanRspData );
# 1122 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_SetAdvControl( uint8 advMode );
# 1142 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ReadAdvChanTxPower( int8 *txPower );
# 1166 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_SetScanParam( uint8 scanType,
                                   uint16 scanInterval,
                                   uint16 scanWindow,
                                   uint8 ownAddrType,
                                   uint8 advWlPolicy );
# 1195 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_SetScanControl( uint8 scanMode,
                                     uint8 filterReports );
# 1220 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_EncLtkReply( uint16 connId,
                                  uint8 *key );
# 1247 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_EncLtkNegReply( uint16 connId );
# 1266 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ConnActive( uint16 connId );
# 1293 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ConnUpdate( uint16 connId,
                                 uint16 connIntervalMin,
                                 uint16 connIntervalMax,
                                 uint16 connLatency,
                                 uint16 connTimeout,
                                 uint16 minLength,
                                 uint16 maxLength );
# 1324 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ChanMapUpdate( uint8 *chanMap );
# 1342 "../../../../components/ble/controller/ll.h"
extern llStatus_t LL_ReadRemoteUsedFeatures( uint16 connId );
# 1377 "../../../../components/ble/controller/ll.h"
extern void LL_ConnectionCompleteCback( uint8 reasonCode,
                                        uint16 connId,
                                        uint8 role,
                                        uint8 peerAddrType,
                                        uint8 *peerAddr,
                                        uint16 connInterval,
                                        uint16 slaveLatency,
                                        uint16 connTimeout,
                                        uint8 clockAccuracy );
# 1405 "../../../../components/ble/controller/ll.h"
extern void LL_DisconnectCback( uint16 connId,
                                uint8 reason );
# 1431 "../../../../components/ble/controller/ll.h"
extern void LL_ConnParamUpdateCback( uint16 connId,
                                     uint16 connInterval,
                                     uint16 connLatency,
                                     uint16 connTimeout );
# 1458 "../../../../components/ble/controller/ll.h"
extern void LL_ReadRemoteVersionInfoCback( uint8 status,
                                           uint16 connId,
                                           uint8 verNum,
                                           uint16 comId,
                                           uint16 subverNum );
# 1487 "../../../../components/ble/controller/ll.h"
extern void LL_EncChangeCback( uint16 connId,
                               uint8 reason,
                               uint8 encEnab );
# 1510 "../../../../components/ble/controller/ll.h"
extern void LL_EncKeyRefreshCback( uint16 connId,
                                   uint8 reason );
# 1535 "../../../../components/ble/controller/ll.h"
extern void LL_AdvReportCback( uint8 eventType,
                               uint8 advAddrType,
                               uint8 *advAddr,
                               uint8 dataLen,
                               uint8 *data,
                               int8 rssi );
# 1560 "../../../../components/ble/controller/ll.h"
extern void LL_ReadRemoteUsedFeaturesCompleteCback( uint8 status,
                                                    uint16 connId,
                                                    uint8 *featureSet );
# 1585 "../../../../components/ble/controller/ll.h"
extern void LL_EncLtkReqCback( uint16 connId,
                               uint8 *randNum,
                               uint8 *encDiv );
# 1608 "../../../../components/ble/controller/ll.h"
extern void LL_DirectTestEndDoneCback( uint16 numPackets,
                                       uint8 mode );







extern void LL_DataLengthChangeCback(uint16 connHandle,
                                        uint16 MaxTxOctets,
                                        uint16 MaxTxTime,
                                        uint16 MaxRxOctets,
                                        uint16 MaxRxTime);
# 1641 "../../../../components/ble/controller/ll.h"
extern void LL_TxDataCompleteCback( uint16 connId,
                                    uint8 *pBuf );
# 1671 "../../../../components/ble/controller/ll.h"
extern void LL_RxDataCompleteCback( uint16 connId,
                                    uint8 *ppBuf,
                                    uint8 len,
                                    uint8 fragFlag,
                                    int8 rssi );
# 1697 "../../../../components/ble/controller/ll.h"
extern void LL_RandCback( uint8 *randData );
# 1733 "../../../../components/ble/controller/ll.h"
extern void LL_PLUS_PerStats_Init(perStatsByChan_t* p_per);
# 1749 "../../../../components/ble/controller/ll.h"
extern void LL_PLUS_PerStatsReset(void);
# 1767 "../../../../components/ble/controller/ll.h"
extern void LL_PLUS_PerStasReadByChn(uint8 chnId,perStats_t * perStats);

extern LL_PLUS_AdvDataFilterCB_t LL_PLUS_AdvDataFilterCBack;
extern void LL_PLUS_SetAdvDataFilterCB(LL_PLUS_AdvDataFilterCB_t AdvDataFilterCBack);
extern uint8_t* LL_PLUS_GetAdvDataExtendData(void);
extern void LL_PLUS_SetScanRequestData(uint8 dLen,uint8* pData);


extern LL_PLUS_ScanRequestFilterCB_t LL_PLUS_ScanRequestFilterCBack;
extern void LL_PLUS_SetScanRequestFilterCB(LL_PLUS_ScanRequestFilterCB_t ScanRequestFilterCBack);
extern uint8 LL_PLUS_GetScanRequestExtendData(uint8* pData);
extern void LL_PLUS_GetScanerAddr(uint8* pData);
extern void LL_PLUS_SetScanRsqData(uint8 dLen,uint8* pData);

extern void LL_PLUS_SetScanRsqDataByIndex(uint8 dIdx,uint8 data);




extern llStatus_t LL_SetDataLengh( uint16 connId,uint16 TxOctets,uint16 TxTime );

extern llStatus_t LL_WriteSuggestedDefaultDataLength(uint16 TxOctets,uint16 TxTime);
extern void LL_DataLengthChangeCback( uint16 connHandle,
                                                    uint16 MaxTxOctets,
                                                    uint16 MaxTxTime,
                                                    uint16 MaxRxOctets,
                                                    uint16 MaxRxTime);





extern llStatus_t LL_SetDefaultPhyMode( uint16 connId,uint8 allPhy,uint8 txPhy, uint8 rxPhy);
extern llStatus_t LL_SetPhyMode( uint16 connId,uint8 allPhy,uint8 txPhy, uint8 rxPhy,uint16 phyOptions);


extern llStatus_t LL_PhyUpdate( uint16 connId );
extern void LL_PhyUpdateCompleteCback( uint16 connHandle,
                                                    uint8 status,
                                                    uint8 txPhy,
                                                    uint8 rxPhy);
# 1826 "../../../../components/ble/controller/ll.h"
llStatus_t _symrom_LL_InitConnectContext(llConnState_t *pConnContext,
                                    uint8 *pConnBuffer,
                                 uint8 maxConnNum,
                                 uint8 maxPktPerEventTx,
                                 uint8 maxPktPerEventRx,
                                 uint8 blePktVersion);
llStatus_t LL_SetRandomAddress( uint8 *devAddr );
# 39 "../../../../components/ble/controller/ll_common.h" 2


#define LL_DATA_PDU(pktHdr) ((pktHdr) != LL_DATA_PDU_HDR_LLID_CONTROL_PKT)
#define LL_CTRL_PDU(pktHdr) ((pktHdr) == LL_DATA_PDU_HDR_LLID_CONTROL_PKT)
#define LL_INVALID_LLID(pktHdr) ((pktHdr) == LL_DATA_PDU_HDR_LLID_RESERVED)


void LL_IRQHandler(void);

void move_to_slave_function(void);

void LL_slave_conn_event(void);

void LL_set_default_conn_params(llConnState_t *connPtr);





void LL_evt_schedule(void);

llStatus_t llSetupAdv( void );

void llConvertLstoToEvent( llConnState_t *connPtr,
                           connParam_t *connParams );

void llSlaveEvt_TaskEndOk( void );



extern llConnState_t *llAllocConnId( void );
extern void llReleaseConnId( llConnState_t *connPtr );
extern void llReleaseAllConnId( void );
extern uint16 llGetMinCI( uint16 connInterval );
extern uint8 llGetNextConn( void );
extern void llConnCleanup( llConnState_t *connPtr );
extern void llConnTerminate( llConnState_t *connPtr, uint8 reason );
extern uint8 llPendingUpdateParam( void );
extern void llInitFeatureSet( void );
extern uint32 llGenerateValidAccessAddr( void );
extern uint32 llGenerateCRC( void );
extern uint8 llEventInRange( uint16 curEvent, uint16 nextEvent, uint16 updateEvent );
extern uint16 llEventDelta( uint16 eventA, uint16 eventB );
extern void llConvertLstoToEvent( llConnState_t *connPtr, connParam_t *connParams );
extern void llConvertCtrlProcTimeoutToEvent( llConnState_t *connPtr );


extern llStatus_t llSetupAdv( void );
extern void llSetupDirectedAdvEvt( void );
extern void llSetupUndirectedAdvEvt( void );
extern void llSetupNonConnectableAdvEvt( void );
extern void llSetupScannableAdvEvt( void );
extern void llSetupScan( uint8 chan );
extern void llSetupScanInit( void );
extern void llSetupInit( uint8 connId );
extern void llSetupConn( void );

extern uint8 llSetupSecNonConnectableAdvEvt( void );

extern uint8 llSetupSecConnectableAdvEvt( void );
extern uint8 llSetupSecScannableAdvEvt( void );


extern void _symrom_llSetupSecScan( uint8 chan );
extern uint32 llCalcMaxScanTime(void);
extern uint8 _symrom_llSecAdvAllow(void);

extern uint8 _symrom_llSetupSecAdvEvt( void );

extern void llSetupSecInit( uint8 chan );
extern uint8_t ll_get_next_active_conn(uint8_t current_conn_id);
extern uint32 ll_get_next_timer(uint8 current_conn_id);

extern void ll_scheduler(uint32 time);

extern void ll_addTask(uint8 connId, uint32 time);
extern void ll_deleteTask(uint8 connId);


extern uint8 llEnqueueDataQ( llDataQ_t *pDataQ, txData_t *pTxData );
extern uint8 llEnqueueHeadDataQ( llDataQ_t *pDataQ, txData_t *pTxData );
extern txData_t *llDequeueDataQ( llDataQ_t *pDataQ );
extern uint8 llDataQEmpty( llDataQ_t *pDataQ );
extern uint8 llWriteTxData ( llConnState_t *connPtr, uint8 pktHdr, uint8 pktLen, uint8 *pBuf );
extern uint8 *llMemCopySrc( uint8 *pDst, uint8 *pSrc, uint8 len );
extern uint8 *llMemCopyDst( uint8 *pDst, uint8 *pSrc, uint8 len );
extern void llProcessMasterControlPacket( llConnState_t *connPtr, uint8 *pBuf );
extern void llProcessSlaveControlPacket( llConnState_t *connPtr, uint8 *pBuf );
extern void llProcessTxData( llConnState_t *connPtr, uint8 context );
extern uint8 llProcessRxData( void );



extern uint8 llSetupUpdateChanReq( llConnState_t *connPtr );

extern uint8 llSetupEncRsp( llConnState_t *connPtr );
extern uint8 llSetupStartEncReq( llConnState_t *connPtr );
extern uint8 llSetupStartEncRsp( llConnState_t *connPtr );

extern uint8 llSetupPauseEncRsp( llConnState_t *connPtr );
extern uint8 llSetupRejectInd( llConnState_t *connPtr ,uint8 errCode);

extern uint8 llSetupFeatureSetRsp( llConnState_t *connPtr );
extern uint8 llSetupVersionIndReq( llConnState_t *connPtr );
extern uint8 llSetupTermInd( llConnState_t *connPtr );
extern uint8 llSetupUnknownRsp( llConnState_t *connPtr );

extern uint8 llSetupDataLenghtReq( llConnState_t *connPtr );
extern uint8 llSetupDataLenghtRsp( llConnState_t *connPtr );
extern uint8 llSetupPhyReq( llConnState_t *connPtr );
extern uint8 llSetupPhyRsp( llConnState_t *connPtr );

extern uint8 llSetupRejectExtInd( llConnState_t *connPtr ,uint8 errCode);


extern void llEnqueueCtrlPkt( llConnState_t *connPtr, uint8 ctrlType );
extern void llDequeueCtrlPkt( llConnState_t *connPtr );
extern void llReplaceCtrlPkt( llConnState_t *connPtr, uint8 ctrlType );



extern void llProcessChanMap( llConnState_t *connPtr, uint8 *chanMap );
extern uint8 llGetNextDataChan( llConnState_t *connPtr, uint16 numEvents );
extern void llSetNextDataChan( llConnState_t *connPtr );
extern uint8 llAtLeastTwoChans( uint8 *chanMap );


uint8_t llTimeCompare(int base_time, int fine_time);
uint32_t calculateTimeDelta(int base_time, int fine_time);

void llSetNextDataChan( llConnState_t *connPtr );



void llResetConnId( uint8 connId );
void llResetRfCounters(void);
extern void llInitFeatureSet( void );


extern uint16 llCalcScaFactor( uint8 masterSCA );


extern void llCalcTimerDrift( uint32 connInterval,
                                 uint16 slaveLatency,
                                 uint8 sleepClkAccuracy,
                                 uint32 *timerDrift );



uint8 llGetNextAdvChn(uint8 cur_chn);


void update_tx_write_ptr(llConnState_t *connPtr);

void _symrom_update_tx_read_ptr(llConnState_t *connPtr);

uint8_t _symrom_getTxBufferSize(llConnState_t *connPtr);
uint8_t getTxBufferFree(llConnState_t *connPtr);

uint8_t _symrom_get_tx_read_ptr(llConnState_t *connPtr);

uint8_t get_tx_write_ptr(llConnState_t *connPtr);


void update_rx_write_ptr(llConnState_t *connPtr);

void update_rx_read_ptr(llConnState_t *connPtr);

uint8_t _symrom_getRxBufferSize(llConnState_t *connPtr);
uint8_t _symrom_getRxBufferFree(llConnState_t *connPtr);

uint8_t get_rx_read_ptr(llConnState_t *connPtr);

uint8_t get_rx_write_ptr(llConnState_t *connPtr);


void reset_conn_buf(uint8 index);

void ll_schedule_next_event(int time);

uint16 ll_generateTxBuffer(int txFifo_vacancy, uint16 *pSave_ptr);

void ll_read_rxfifo(void);
void ll_hw_read_tfifo_rtlp(void);
int ll_hw_read_tfifo_packet(uint8 *pkt);


uint8 llSetupNextSlaveEvent( void );
uint8 llProcessSlaveControlProcedures( llConnState_t *connPtr );
uint8 llCheckForLstoDuringSL( llConnState_t *connPtr );


void ll_hw_process_RTO(uint32 ack_num);


void llAdjSlaveLatencyValue( llConnState_t *connPtr );


void llPduLengthManagmentReset(void);
void llTrxNumAdaptiveConfig(void);
void llPduLengthUpdate(uint16 connHandle);



void llPhyModeCtrlReset(void);
void llPhyModeCtrlUpdateNotify(llConnState_t *connPtr, uint8 status);

void llSetNextPhyMode( llConnState_t *connPtr );
extern void _symrom_llInitFeatureSetDLE(uint8 enable);
extern void _symrom_llInitFeatureSet2MPHY(uint8 enable);
extern void llInitFeatureSetCodedPHY(uint8 enable);


extern uint8 ll_isAddrInWhiteList(uint8 addrType, uint8 *addr);


uint8 ll_readLocalIRK(uint8 **localIrk, uint8 *peerAddr, uint8 peerAddrType);
uint8 ll_readPeerIRK(uint8 **peerIrk, uint8 *peerAddr, uint8 peerAddrType);
uint8_t ll_getRPAListEntry(uint8 *peerAddr);

uint8_t ll_isIrkAllZero(uint8 *irk);

uint8_t ll_CalcRandomAddr( uint8 *pIRK, uint8 *pNewAddr );
uint8_t ll_ResolveRandomAddrs(uint8 *pIRK, uint8 *pAddr);

uint16 ll_generateExtAdvDid(uint16 old);


uint8 LL_extAdvTimerExpProcess(void);

uint8 LL_prdAdvTimerExpProcess(void);

uint8 LL_prdScanTimerExpProcess(void);

uint8 ll_isFirstAdvChn(uint8 chnMap, uint8 chan);

uint8 ll_getFirstAdvChn(uint8 chnMap);

void ll_ext_adv_schedule_next_event(int time);

void ll_prd_adv_schedule_next_event(int time);

void ll_ext_scan_schedule_next_event(int time);

void ll_ext_init_schedule_next_event(int time);

void ll_prd_scan_schedule_next_event(int time);


uint8 ll_allocAuxAdvTimeSlot(uint8 index);

void ll_updateAuxAdvTimeSlot(uint8 index);

void ll_updateExtAdvRemainderTime(uint32 time);


uint8 ll_allocAuxAdvTimeSlot_prd(uint8 index);

void LL_extScanTimerExpProcess(void);

void LL_extInitTimerExpProcess(void);

void ll_parseExtHeader(uint8 *payload, uint16 length);

uint8 llGetNextAuxAdvChn(uint8 current);
# 324 "../../../../components/ble/controller/ll_common.h"
uint8 llGetNextDataChanCSA2(uint16_t counter ,uint16_t chan_id,uint8 *chan_map,uint8 *cMap_tab,uint8 chanCnt);


uint16_t _symrom_ll_hw_get_tfifo_wrptr(void);
# 58 "../../../../components/ble/controller/rf_phy_driver.h" 2
# 1 "../../../../misc/jump_function.h" 1
# 50 "../../../../misc/jump_function.h"
#define _JUMP_FUNC_H_ 





# 1 "../../../../components/ble/controller/ll_def.h" 1
# 57 "../../../../misc/jump_function.h" 2
# 1 "../../../../components/ble/controller/ll_sleep.h" 1
# 35 "../../../../components/ble/controller/ll_sleep.h"
#define LL_SLEEP__H_ 

# 1 "../../../../components/osal/include/OSAL_PwrMgr.h" 1
# 12 "../../../../components/osal/include/OSAL_PwrMgr.h"
#define OSAL_PWRMGR_H 

# 1 "../../../../components/osal/include/comdef.h" 1
# 15 "../../../../components/osal/include/OSAL_PwrMgr.h" 2
# 36 "../../../../components/osal/include/OSAL_PwrMgr.h"
typedef struct
{
  uint16 pwrmgr_task_state;
  uint16 pwrmgr_next_timeout;
  uint16 accumulated_sleep_time;
  uint8 pwrmgr_device;
} pwrmgr_attribute_t;





#define PWRMGR_ALWAYS_ON 0
#define PWRMGR_BATTERY 1




#define PWRMGR_CONSERVE 0
#define PWRMGR_HOLD 1
# 64 "../../../../components/osal/include/OSAL_PwrMgr.h"
extern pwrmgr_attribute_t pwrmgr_attribute;
# 75 "../../../../components/osal/include/OSAL_PwrMgr.h"
  extern void osal_pwrmgr_init( void );
# 88 "../../../../components/osal/include/OSAL_PwrMgr.h"
  extern uint8 osal_pwrmgr_task_state( uint8 task_id, uint8 state );
# 97 "../../../../components/osal/include/OSAL_PwrMgr.h"
  extern void _symrom_osal_pwrmgr_device( uint8 pwrmgr_device );





  extern void osal_pwrmgr_powerconserve( void );
# 38 "../../../../components/ble/controller/ll_sleep.h" 2
# 48 "../../../../components/ble/controller/ll_sleep.h"
#define LL_SLEEP_625US_TO_32KHZ(us) ((((uint32) (us)) * 512) / 25)




#define LL_SLEEP_31_25NS_TO_32KHZ(ns) (((uint32) (ns)) / 976)






#define TIMER_TO_32K_CRYSTAL 122
#define TIMER_TO_32K_RC 122

#define STD_RC32_8_CYCLE_16MHZ_CYCLE 3906
#define STD_CRY32_8_CYCLE_16MHZ_CYCLE 3906
#define ERR_THD_RC32_CYCLE 200


#define CRY32_8_CYCLE_16MHZ_CYCLE_MAX (3906 + 196)
#define CRY32_8_CYCLE_16MHZ_CYCLE_MIN (3906 - 196)

#define STD_RC32_16_CYCLE_16MHZ_CYCLE (7812)
#define STD_CRY32_16_CYCLE_16MHZ_CYCLE (7812)


#define CRY32_16_CYCLE_16MHZ_CYCLE_MAX (7812 + 391)
#define CRY32_16_CYCLE_16MHZ_CYCLE_MIN (7812 - 391)

#define SLEEP_MAGIC 0x032141B6





typedef enum
{
    MCU_SLEEP_MODE,
    SYSTEM_SLEEP_MODE,
    SYSTEM_OFF_MODE
} Sleep_Mode;
# 98 "../../../../components/ble/controller/ll_sleep.h"
uint8 isSleepAllow(void);

void _symrom_enableSleep(void);

void _symrom_disableSleep(void);

void _symrom_setSleepMode(Sleep_Mode mode);

Sleep_Mode getSleepMode(void);

void enterSleepProcess(uint32 time);

void wakeupProcess(void);

void set_sleep_flag(int flag);

unsigned int get_sleep_flag(void);

void config_RTC(uint32 time);

void enter_sleep_off_mode(Sleep_Mode mode);
# 58 "../../../../misc/jump_function.h" 2

# 1 "../../../../components/ble/include/hci.h" 1
# 49 "../../../../components/ble/include/hci.h"
#define HCI_H 
# 59 "../../../../components/ble/include/hci.h"
# 1 "../../../../components/ble/include/bcomdef.h" 1
# 60 "../../../../components/ble/include/hci.h" 2
# 1 "../../../../components/osal/include/OSAL.h" 1
# 16 "../../../../components/osal/include/OSAL.h"
#define OSAL_H 
# 30 "../../../../components/osal/include/OSAL.h"
# 1 "../../../../components/osal/include/OSAL_Memory.h" 1
# 13 "../../../../components/osal/include/OSAL_Memory.h"
#define OSAL_MEMORY_H 
# 43 "../../../../components/osal/include/OSAL_Memory.h"
typedef struct {

  unsigned short len : 15;

  unsigned short inUse : 1;
} osalMemHdrHdr_t;

typedef union {



  halDataAlign_t alignDummy;
  uint32 val;
  osalMemHdrHdr_t hdr;
} osalMemHdr_t;
# 70 "../../../../components/osal/include/OSAL_Memory.h"
  void osal_mem_init( void );




  void osal_mem_kick( void );




  void *_symrom_osal_mem_alloc( uint16 size );




  void _symrom_osal_mem_free( void *ptr );






  void _symrom_osal_mem_set_heap(osalMemHdr_t *hdr, uint32 size);
# 31 "../../../../components/osal/include/OSAL.h" 2
# 1 "../../../../components/osal/include/OSAL_Timers.h" 1
# 13 "../../../../components/osal/include/OSAL_Timers.h"
#define OSAL_TIMERS_H 
# 33 "../../../../components/osal/include/OSAL_Timers.h"
#define OSAL_TIMERS_MAX_TIMEOUT 0x28f5c28e
# 50 "../../../../components/osal/include/OSAL_Timers.h"
  extern void osalTimerInit( void );




  extern uint8 _symrom_osal_start_timerEx( uint8 task_id, uint16 event_id, uint32 timeout_value );




  extern uint8 _symrom_osal_start_reload_timer( uint8 taskID, uint16 event_id, uint32 timeout_value );




  extern uint8 _symrom_osal_stop_timerEx( uint8 task_id, uint16 event_id );




  extern uint32 _symrom_osal_get_timeoutEx( uint8 task_id, uint16 event_id );





  extern void osal_timer_ISR( void );




  extern void osal_adjust_timers( void );




  extern void osalTimerUpdate( uint32 updateTime );




  extern uint8 osal_timer_num_active( void );





  extern void osal_sleep_timers( void );
  extern void osal_unsleep_timers( void );




  extern uint32 osal_GetSystemClock( void );





  extern uint32 osal_next_timeout( void );
# 32 "../../../../components/osal/include/OSAL.h" 2







#define osal_offsetof(type,member) ((uint32) &(((type *) 0)->member))


#define OSAL_MSG_NEXT(msg_ptr) ((osal_msg_hdr_t *) (msg_ptr) - 1)->next

#define OSAL_MSG_Q_INIT(q_ptr) *(q_ptr) = NULL

#define OSAL_MSG_Q_EMPTY(q_ptr) (*(q_ptr) == NULL)

#define OSAL_MSG_Q_HEAD(q_ptr) (*(q_ptr))

#define OSAL_MSG_LEN(msg_ptr) ((osal_msg_hdr_t *) (msg_ptr) - 1)->len

#define OSAL_MSG_ID(msg_ptr) ((osal_msg_hdr_t *) (msg_ptr) - 1)->dest_id






#define INTS_ALL 0xFF




typedef struct
{
  void *next;
  uint16 len;
  uint8 dest_id;
} osal_msg_hdr_t;

typedef struct
{
  uint8 event;
  uint8 status;
} osal_event_hdr_t;

typedef void * osal_msg_q_t;
# 92 "../../../../components/osal/include/OSAL.h"
  extern uint8 * _symrom_osal_msg_allocate(uint16 len );




  extern uint8 _symrom_osal_msg_deallocate( uint8 *msg_ptr );




  extern uint8 _symrom_osal_msg_send( uint8 destination_task, uint8 *msg_ptr );




  extern uint8 osal_msg_push_front( uint8 destination_task, uint8 *msg_ptr );




  extern uint8 *_symrom_osal_msg_receive( uint8 task_id );




  extern osal_event_hdr_t *osal_msg_find(uint8 task_id, uint8 event);




  extern void osal_msg_enqueue( osal_msg_q_t *q_ptr, void *msg_ptr );




  extern uint8 osal_msg_enqueue_max( osal_msg_q_t *q_ptr, void *msg_ptr, uint8 max );




  extern void *osal_msg_dequeue( osal_msg_q_t *q_ptr );




  extern void osal_msg_push( osal_msg_q_t *q_ptr, void *msg_ptr );




  extern void osal_msg_extract( osal_msg_q_t *q_ptr, void *msg_ptr, void *prev_ptr );







  extern uint8 _symrom_osal_set_event( uint8 task_id, uint16 event_flag );





  extern uint8 _symrom_osal_clear_event( uint8 task_id, uint16 event_flag );







  extern uint8 osal_isr_register( uint8 interrupt_id, void (*isr_ptr)( uint8* ) );




  extern uint8 osal_int_enable( uint8 interrupt_id );




  extern uint8 osal_int_disable( uint8 interrupt_id );







  extern uint8 _symrom_osal_init_system( void );







  extern void _symrom_osal_start_system( void );





  extern void osal_run_system( void );




  extern uint8 osal_self( void );







  extern int _symrom_osal_strlen( char *pString );




  extern void *_symrom_osal_memcpy( void*, const void *, unsigned int );




  extern void *osal_memdup( const void *src, unsigned int len );




  extern void *_symrom_osal_revmemcpy( void*, const void *, unsigned int );




  extern uint8 _symrom_osal_memcmp( const void *src1, const void *src2, unsigned int len );




  extern void *_symrom_osal_memset( void *dest, uint8 value, int len );




  extern uint16 osal_build_uint16( uint8 *swapped );




  extern uint32 osal_build_uint32( uint8 *swapped, uint8 len );





    extern uint8 *_ltoa( uint32 l, uint8 * buf, uint8 radix );





  extern uint16 osal_rand( void );




  extern uint8* osal_buffer_uint32( uint8 *buf, uint32 val );




  extern uint8* osal_buffer_uint24( uint8 *buf, uint24 val );




  extern uint8 _symrom_osal_isbufset( uint8 *buf, uint8 val, uint8 len );
# 61 "../../../../components/ble/include/hci.h" 2
# 1 "../../../../components/ble/controller/ll.h" 1
# 62 "../../../../components/ble/include/hci.h" 2
# 77 "../../../../components/ble/include/hci.h"
#define HCI_SUCCESS 0x00
#define HCI_ERROR_CODE_UNKNOWN_HCI_CMD 0x01
#define HCI_ERROR_CODE_UNKNOWN_CONN_ID 0x02
#define HCI_ERROR_CODE_HW_FAILURE 0x03
#define HCI_ERROR_CODE_PAGE_TIMEOUT 0x04
#define HCI_ERROR_CODE_AUTH_FAILURE 0x05
#define HCI_ERROR_CODE_PIN_KEY_MISSING 0x06
#define HCI_ERROR_CODE_MEM_CAP_EXCEEDED 0x07
#define HCI_ERROR_CODE_CONN_TIMEOUT 0x08
#define HCI_ERROR_CODE_CONN_LIMIT_EXCEEDED 0x09
#define HCI_ERROR_CODE_SYNCH_CONN_LIMIT_EXCEEDED 0x0A
#define HCI_ERROR_CODE_ACL_CONN_ALREADY_EXISTS 0x0B
#define HCI_ERROR_CODE_CMD_DISALLOWED 0x0C
#define HCI_ERROR_CODE_CONN_REJ_LIMITED_RESOURCES 0x0D
#define HCI_ERROR_CODE_CONN_REJECTED_SECURITY_REASONS 0x0E
#define HCI_ERROR_CODE_CONN_REJECTED_UNACCEPTABLE_BDADDR 0x0F
#define HCI_ERROR_CODE_CONN_ACCEPT_TIMEOUT_EXCEEDED 0x10
#define HCI_ERROR_CODE_UNSUPPORTED_FEATURE_PARAM_VALUE 0x11
#define HCI_ERROR_CODE_INVALID_HCI_CMD_PARAMS 0x12
#define HCI_ERROR_CODE_REMOTE_USER_TERM_CONN 0x13
#define HCI_ERROR_CODE_REMOTE_DEVICE_TERM_CONN_LOW_RESOURCES 0x14
#define HCI_ERROR_CODE_REMOTE_DEVICE_TERM_CONN_POWER_OFF 0x15
#define HCI_ERROR_CODE_CONN_TERM_BY_LOCAL_HOST 0x16
#define HCI_ERROR_CODE_REPEATED_ATTEMPTS 0x17
#define HCI_ERROR_CODE_PAIRING_NOT_ALLOWED 0x18
#define HCI_ERROR_CODE_UNKNOWN_LMP_PDU 0x19
#define HCI_ERROR_CODE_UNSUPPORTED_REMOTE_FEATURE 0x1A
#define HCI_ERROR_CODE_SCO_OFFSET_REJ 0x1B
#define HCI_ERROR_CODE_SCO_INTERVAL_REJ 0x1C
#define HCI_ERROR_CODE_SCO_AIR_MODE_REJ 0x1D
#define HCI_ERROR_CODE_INVALID_LMP_PARAMS 0x1E
#define HCI_ERROR_CODE_UNSPECIFIED_ERROR 0x1F
#define HCI_ERROR_CODE_UNSUPPORTED_LMP_PARAM_VAL 0x20
#define HCI_ERROR_CODE_ROLE_CHANGE_NOT_ALLOWED 0x21
#define HCI_ERROR_CODE_LMP_LL_RESP_TIMEOUT 0x22
#define HCI_ERROR_CODE_LMP_ERR_TRANSACTION_COLLISION 0x23
#define HCI_ERROR_CODE_LMP_PDU_NOT_ALLOWED 0x24
#define HCI_ERROR_CODE_ENCRYPT_MODE_NOT_ACCEPTABLE 0x25
#define HCI_ERROR_CODE_LINK_KEY_CAN_NOT_BE_CHANGED 0x26
#define HCI_ERROR_CODE_REQ_QOS_NOT_SUPPORTED 0x27
#define HCI_ERROR_CODE_INSTANT_PASSED 0x28
#define HCI_ERROR_CODE_PAIRING_WITH_UNIT_KEY_NOT_SUPPORTED 0x29
#define HCI_ERROR_CODE_DIFFERENT_TRANSACTION_COLLISION 0x2A
#define HCI_ERROR_CODE_RESERVED1 0x2B
#define HCI_ERROR_CODE_QOS_UNACCEPTABLE_PARAM 0x2C
#define HCI_ERROR_CODE_QOS_REJ 0x2D
#define HCI_ERROR_CODE_CHAN_ASSESSMENT_NOT_SUPPORTED 0x2E
#define HCI_ERROR_CODE_INSUFFICIENT_SECURITY 0x2F
#define HCI_ERROR_CODE_PARAM_OUT_OF_MANDATORY_RANGE 0x30
#define HCI_ERROR_CODE_RESERVED2 0x31
#define HCI_ERROR_CODE_ROLE_SWITCH_PENDING 0x32
#define HCI_ERROR_CODE_RESERVED3 0x33
#define HCI_ERROR_CODE_RESERVED_SLOT_VIOLATION 0x34
#define HCI_ERROR_CODE_ROLE_SWITCH_FAILED 0x35
#define HCI_ERROR_CODE_EXTENDED_INQUIRY_RESP_TOO_LARGE 0x36
#define HCI_ERROR_CODE_SIMPLE_PAIRING_NOT_SUPPORTED_BY_HOST 0x37
#define HCI_ERROR_CODE_HOST_BUSY_PAIRING 0x38
#define HCI_ERROR_CODE_CONN_REJ_NO_SUITABLE_CHAN_FOUND 0x39
#define HCI_ERROR_CODE_CONTROLLER_BUSY 0x3A
#define HCI_ERROR_CODE_UNACCEPTABLE_CONN_INTERVAL 0x3B
#define HCI_ERROR_CODE_DIRECTED_ADV_TIMEOUT 0x3C
#define HCI_ERROR_CODE_CONN_TERM_MIC_FAILURE 0x3D
#define HCI_ERROR_CODE_CONN_FAILED_TO_ESTABLISH 0x3E
#define HCI_ERROR_CODE_MAC_CONN_FAILED 0x3F




#define HCI_MAX_NUM_DATA_BUFFERS LL_MAX_NUM_DATA_BUFFERS
#define HCI_MAX_NUM_CMD_BUFFERS LL_MAX_NUM_CMD_BUFFERS






#define FIRST_PKT_HOST_TO_CTRL LL_DATA_FIRST_PKT_HOST_TO_CTRL
#define CONTINUING_PKT LL_DATA_CONTINUATION_PKT
#define FIRST_PKT_CTRL_TO_HOST LL_DATA_FIRST_PKT_CTRL_TO_HOST


#define HCI_RSSI_NOT_AVAILABLE LL_RSSI_NOT_AVAILABLE


#define HCI_DISCONNECT_AUTH_FAILURE HCI_ERROR_CODE_AUTH_FAILURE
#define HCI_DISCONNECT_REMOTE_USER_TERM HCI_ERROR_CODE_REMOTE_USER_TERM_CONN
#define HCI_DISCONNECT_REMOTE_DEV_LOW_RESOURCES HCI_ERROR_CODE_REMOTE_DEVICE_TERM_CONN_LOW_RESOURCES
#define HCI_DISCONNECT_REMOTE_DEV_POWER_OFF HCI_ERROR_CODE_REMOTE_DEVICE_TERM_CONN_POWER_OFF
#define HCI_DISCONNECT_UNSUPPORTED_REMOTE_FEATURE HCI_ERROR_CODE_UNSUPPORTED_REMOTE_FEATURE
#define HCI_DISCONNECT_KEY_PAIRING_NOT_SUPPORTED HCI_ERROR_CODE_PAIRING_WITH_UNIT_KEY_NOT_SUPPORTED
#define HCI_DISCONNECT_UNACCEPTABLE_CONN_INTERVAL HCI_ERROR_CODE_UNACCEPTABLE_CONN_INTERVAL


#define HCI_READ_CURRENT_TX_POWER_LEVEL LL_READ_CURRENT_TX_POWER_LEVEL
#define HCI_READ_MAX_TX_POWER_LEVEL LL_READ_MAX_TX_POWER_LEVEL


#define HCI_CTRL_TO_HOST_FLOW_CTRL_OFF 0
#define HCI_CTRL_TO_HOST_FLOW_CTRL_ACL_ON_SYNCH_OFF 1
#define HCI_CTRL_TO_HOST_FLOW_CTRL_ACL_OFF_SYNCH_ON 2
#define HCI_CTRL_TO_HOST_FLOW_CTRL_ACL_ON_SYNCH_ON 3


#define HCI_PUBLIC_DEVICE_ADDRESS LL_DEV_ADDR_TYPE_PUBLIC
#define HCI_RANDOM_DEVICE_ADDRESS LL_DEV_ADDR_TYPE_RANDOM


#define HCI_CONNECTABLE_UNDIRECTED_ADV LL_ADV_CONNECTABLE_UNDIRECTED_EVT
#define HCI_CONNECTABLE_DIRECTED_HDC_ADV LL_ADV_CONNECTABLE_DIRECTED_HDC_EVT
#define HCI_SCANNABLE_UNDIRECTED LL_ADV_SCANNABLE_UNDIRECTED_EVT
#define HCI_NONCONNECTABLE_UNDIRECTED_ADV LL_ADV_NONCONNECTABLE_UNDIRECTED_EVT
#define HCI_CONNECTABLE_DIRECTED_LDC_ADV LL_ADV_CONNECTABLE_DIRECTED_LDC_EVT


#define HCI_ADV_CHAN_37 LL_ADV_CHAN_37
#define HCI_ADV_CHAN_38 LL_ADV_CHAN_38
#define HCI_ADV_CHAN_39 LL_ADV_CHAN_39
#define HCI_ADV_CHAN_ALL (LL_ADV_CHAN_37 | LL_ADV_CHAN_38 | LL_ADV_CHAN_39)


#define HCI_ADV_WL_POLICY_ANY_REQ LL_ADV_WL_POLICY_ANY_REQ
#define HCI_ADV_WL_POLICY_WL_SCAN_REQ LL_ADV_WL_POLICY_WL_SCAN_REQ
#define HCI_ADV_WL_POLICY_WL_CONNECT_REQ LL_ADV_WL_POLICY_WL_CONNECT_REQ
#define HCI_ADV_WL_POLICY_WL_ALL_REQ LL_ADV_WL_POLICY_WL_ALL_REQ


#define HCI_ENABLE_ADV LL_ADV_MODE_ON
#define HCI_DISABLE_ADV LL_ADV_MODE_OFF


#define HCI_SCAN_PASSIVE LL_SCAN_PASSIVE
#define HCI_SCAN_ACTIVE LL_SCAN_ACTIVE


#define HCI_SCAN_WL_POLICY_ANY_ADV_PKTS LL_SCAN_WL_POLICY_ANY_ADV_PKTS
#define HCI_SCAN_WL_POLICY_USE_WHITE_LIST LL_SCAN_WL_POLICY_USE_WHITE_LIST


#define HCI_FILTER_REPORTS_DISABLE LL_FILTER_REPORTS_DISABLE
#define HCI_FILTER_REPORTS_ENABLE LL_FILTER_REPORTS_ENABLE


#define HCI_SCAN_STOP LL_SCAN_STOP
#define HCI_SCAN_START LL_SCAN_START


#define HCI_INIT_WL_POLICY_USE_PEER_ADDR LL_INIT_WL_POLICY_USE_PEER_ADDR
#define HCI_INIT_WL_POLICY_USE_WHITE_LIST LL_INIT_WL_POLICY_USE_WHITE_LIST


#define HCI_ENCRYPTION_OFF LL_ENCRYPTION_OFF
#define HCI_ENCRYPTION_ON LL_ENCRYPTION_ON


#define HCI_DTM_NUMBER_RF_CHANS LL_DIRECT_TEST_NUM_RF_CHANS
#define HCI_DIRECT_TEST_MAX_PAYLOAD_LEN LL_DIRECT_TEST_MAX_PAYLOAD_LEN

#define HCI_DIRECT_TEST_PAYLOAD_PRBS9 LL_DIRECT_TEST_PAYLOAD_PRBS9
#define HCI_DIRECT_TEST_PAYLOAD_0x0F LL_DIRECT_TEST_PAYLOAD_0x0F
#define HCI_DIRECT_TEST_PAYLOAD_0x55 LL_DIRECT_TEST_PAYLOAD_0x55
#define HCI_DIRECT_TEST_PAYLOAD_PRBS15 LL_DIRECT_TEST_PAYLOAD_PRBS15
#define HCI_DIRECT_TEST_PAYLOAD_0xFF LL_DIRECT_TEST_PAYLOAD_0xFF
#define HCI_DIRECT_TEST_PAYLOAD_0x00 LL_DIRECT_TEST_PAYLOAD_0x00
#define HCI_DIRECT_TEST_PAYLOAD_0xF0 LL_DIRECT_TEST_PAYLOAD_0xF0
#define HCI_DIRECT_TEST_PAYLOAD_0xAA LL_DIRECT_TEST_PAYLOAD_0xAA


#define HCI_EXT_RX_GAIN_STD LL_EXT_RX_GAIN_STD
#define HCI_EXT_RX_GAIN_HIGH LL_EXT_RX_GAIN_HIGH

#define HCI_EXT_TX_POWER_MINUS_23_DBM LL_EXT_TX_POWER_MINUS_23_DBM
#define HCI_EXT_TX_POWER_MINUS_6_DBM LL_EXT_TX_POWER_MINUS_6_DBM
#define HCI_EXT_TX_POWER_0_DBM LL_EXT_TX_POWER_0_DBM
#define HCI_EXT_TX_POWER_4_DBM LL_EXT_TX_POWER_4_DBM

#define HCI_EXT_ENABLE_ONE_PKT_PER_EVT LL_EXT_ENABLE_ONE_PKT_PER_EVT
#define HCI_EXT_DISABLE_ONE_PKT_PER_EVT LL_EXT_DISABLE_ONE_PKT_PER_EVT

#define HCI_EXT_ENABLE_CLK_DIVIDE_ON_HALT LL_EXT_ENABLE_CLK_DIVIDE_ON_HALT
#define HCI_EXT_DISABLE_CLK_DIVIDE_ON_HALT LL_EXT_DISABLE_CLK_DIVIDE_ON_HALT

#define HCI_EXT_NV_IN_USE LL_EXT_NV_IN_USE
#define HCI_EXT_NV_NOT_IN_USE LL_EXT_NV_NOT_IN_USE

#define HCI_EXT_ENABLE_FAST_TX_RESP_TIME LL_EXT_ENABLE_FAST_TX_RESP_TIME
#define HCI_EXT_DISABLE_FAST_TX_RESP_TIME LL_EXT_DISABLE_FAST_TX_RESP_TIME

#define HCI_EXT_ENABLE_SL_OVERRIDE LL_EXT_ENABLE_SL_OVERRIDE
#define HCI_EXT_DISABLE_SL_OVERRIDE LL_EXT_DISABLE_SL_OVERRIDE

#define HCI_EXT_TX_MODULATED_CARRIER LL_EXT_TX_MODULATED_CARRIER
#define HCI_EXT_TX_UNMODULATED_CARRIER LL_EXT_TX_UNMODULATED_CARRIER

#define HCI_PTM_SET_FREQ_TUNE_DOWN LL_EXT_SET_FREQ_TUNE_DOWN
#define HCI_PTM_SET_FREQ_TUNE_UP LL_EXT_SET_FREQ_TUNE_UP
# 287 "../../../../components/ble/include/hci.h"
#define HCI_EXT_PER_RESET LL_EXT_PER_RESET
#define HCI_EXT_PER_READ LL_EXT_PER_READ

#define HCI_EXT_HALT_DURING_RF_DISABLE LL_EXT_HALT_DURING_RF_DISABLE
#define HCI_EXT_HALT_DURING_RF_ENABLE LL_EXT_HALT_DURING_RF_ENABLE

#define HCI_EXT_SET_USER_REVISION LL_EXT_SET_USER_REVISION
#define HCI_EXT_READ_BUILD_REVISION LL_EXT_READ_BUILD_REVISION

#define HCI_EXT_RESET_SYSTEM_HARD LL_EXT_RESET_SYSTEM_HARD
#define HCI_EXT_RESET_SYSTEM_SOFT LL_EXT_RESET_SYSTEM_SOFT

#define HCI_EXT_DISABLE_OVERLAPPED_PROCESSING LL_EXT_DISABLE_OVERLAPPED_PROCESSING
#define HCI_EXT_ENABLE_OVERLAPPED_PROCESSING LL_EXT_ENABLE_OVERLAPPED_PROCESSING

#define HCI_EXT_DISABLE_NUM_COMPL_PKTS_ON_EVENT LL_EXT_DISABLE_NUM_COMPL_PKTS_ON_EVENT
#define HCI_EXT_ENABLE_NUM_COMPL_PKTS_ON_EVENT LL_EXT_ENABLE_NUM_COMPL_PKTS_ON_EVENT






#define HCI_LINK_TYPE_SCO_BUFFER_OVERFLOW 0
#define HCI_LINK_TYPE_ACL_BUFFER_OVERFLOW 1





typedef uint8 hciStatus_t;






typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint8 status;
  uint16 connectionHandle;
  uint8 role;
  uint8 peerAddrType;
  uint8 peerAddr[6];
  uint16 connInterval;
  uint16 connLatency;
  uint16 connTimeout;
  uint8 clockAccuracy;
} hciEvt_BLEConnComplete_t;
# 358 "../../../../components/ble/include/hci.h"
typedef struct
{
  uint8 eventType;
  uint8 addrType;
  uint8 addr[6];
  uint8 dataLen;
  uint8 rspData[31];
  int8 rssi;
} hciEvt_DevInfo_t;

typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint8 numDevices;
  hciEvt_DevInfo_t* devInfo;
} hciEvt_BLEAdvPktReport_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint8 status;
  uint16 connectionHandle;
  uint16 connInterval;
  uint16 connLatency;
  uint16 connTimeout;
} hciEvt_BLEConnUpdateComplete_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint8 status;
  uint16 connectionHandle;
  uint8 features[8];
} hciEvt_BLEReadRemoteFeatureComplete_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint16 connHandle;
  uint8 reason;
  uint8 encEnable;
} hciEvt_EncryptChange_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint16 connHandle;
  uint8 random[8];
  uint16 encryptedDiversifier;
} hciEvt_BLELTKReq_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint16 connHandle;
  uint16 MaxTxOctets;
  uint16 MaxTxTime;
  uint16 MaxRxOctets;
  uint16 MaxRxTime;
} hciEvt_BLEDataLenChange_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
  uint8 status;
  uint16 connHandle;
  uint8 txPhy;
  uint8 rxPhy;
} hciEvt_BLEPhyUpdateComplete_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 BLEEventCode;
} hciEvt_BLEEvent_Hdr_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 numHandles;
  uint16 *pConnectionHandle;
  uint16 *pNumCompletedPackets;
} hciEvt_NumCompletedPkt_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 numHciCmdPkt;
  uint16 cmdOpcode;
  uint8 *pReturnParam;
} hciEvt_CmdComplete_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 cmdStatus;
  uint8 numHciCmdPkt;
  uint16 cmdOpcode;
} hciEvt_CommandStatus_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 hardwareCode;
} hciEvt_HardwareError_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 status;
  uint16 connHandle;
  uint8 reason;
} hciEvt_DisconnComplete_t;


typedef struct
{
  osal_event_hdr_t hdr;
  uint8 linkType;
} hciEvt_BufferOverflow_t;


typedef struct
{
  uint8 status;
  uint16 dataPktLen;
  uint8 numDataPkts;
} hciRetParam_LeReadBufSize_t;

typedef struct
{
  osal_event_hdr_t hdr;
  uint8 *pData;
} hciPacket_t;

typedef struct
{
  osal_event_hdr_t hdr;
  uint8 pktType;
  uint16 connHandle;
  uint8 pbFlag;
  uint16 pktLen;
  uint8 *pData;
} hciDataPacket_t;



typedef struct
{
  osal_event_hdr_t hdr;
  uint16 connHandle;
  uint8 pbFlag;
  uint16 len;
  uint8 *pData;
} hciDataEvent_t;
# 566 "../../../../components/ble/include/hci.h"
extern void *HCI_bm_alloc( uint16 size );
# 593 "../../../../components/ble/include/hci.h"
extern uint8 HCI_ValidConnTimeParams( uint16 connIntervalMin,
                                      uint16 connIntervalMax,
                                      uint16 connLatency,
                                      uint16 connTimeout );
# 614 "../../../../components/ble/include/hci.h"
extern void HCI_TestAppTaskRegister( uint8 taskID );
# 632 "../../../../components/ble/include/hci.h"
extern void HCI_GAPTaskRegister( uint8 taskID );
# 652 "../../../../components/ble/include/hci.h"
extern void HCI_L2CAPTaskRegister( uint8 taskID );
# 670 "../../../../components/ble/include/hci.h"
extern void HCI_SMPTaskRegister( uint8 taskID );
# 688 "../../../../components/ble/include/hci.h"
extern void HCI_ExtTaskRegister( uint8 taskID );
# 713 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_SendDataPkt( uint16 connHandle,
                                    uint8 pbFlag,
                                    uint16 pktLen,
                                    uint8 *pData );
# 749 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_DisconnectCmd( uint16 connHandle,
                                      uint8 reason );
# 772 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_ReadRemoteVersionInfoCmd( uint16 connHandle );
# 794 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_SetEventMaskCmd( uint8 *pMask );
# 814 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_ResetCmd( void );
# 837 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_ReadTransmitPowerLevelCmd( uint16 connHandle,
                                                  uint8 txPwrType );
# 864 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_SetControllerToHostFlowCtrlCmd( uint8 flowControlEnable );
# 893 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_HostBufferSizeCmd( uint16 hostAclPktLen,
                                          uint8 hostSyncPktLen,
                                          uint16 hostTotalNumAclPkts,
                                          uint16 hostTotalNumSyncPkts );
# 933 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_HostNumCompletedPktCmd( uint8 numHandles,
                                               uint16 *connHandles,
                                               uint16 *numCompletedPkts );
# 955 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_ReadLocalVersionInfoCmd( void );
# 975 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_ReadLocalSupportedCommandsCmd( void );
# 995 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_ReadLocalSupportedFeaturesCmd( void );
# 1015 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_ReadBDADDRCmd( void );
# 1040 "../../../../components/ble/include/hci.h"
extern hciStatus_t _symrom_HCI_ReadRssiCmd( uint16 connHandle );
# 1065 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetEventMaskCmd( uint8 *pEventMask );
# 1086 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ReadBufSizeCmd( void );
# 1106 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ReadLocalSupportedFeaturesCmd( void );
# 1126 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetRandomAddressCmd( uint8 *pRandAddr );
# 1170 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetAdvParamCmd( uint16 advIntervalMin,
                                          uint16 advIntervalMax,
                                          uint8 advType,
                                          uint8 ownAddrType,
                                          uint8 directAddrType,
                                          uint8 *directAddr,
                                          uint8 advChannelMap,
                                          uint8 advFilterPolicy );
# 1198 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetAdvDataCmd( uint8 dataLen,
                                         uint8 *pData );
# 1220 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetScanRspDataCmd( uint8 dataLen,
                                             uint8 *pData );
# 1241 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetAdvEnableCmd( uint8 advEnable );
# 1261 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ReadAdvChanTxPowerCmd( void );
# 1287 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetScanParamCmd( uint8 scanType,
                                           uint16 scanInterval,
                                           uint16 scanWindow,
                                           uint8 ownAddrType,
                                           uint8 filterPolicy );
# 1314 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetScanEnableCmd( uint8 scanEnable,
                                            uint8 filterDuplicates );
# 1341 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ConnUpdateCmd( uint16 connHandle,
                                         uint16 connIntervalMin,
                                         uint16 connIntervalMax,
                                         uint16 connLatency,
                                         uint16 connTimeout,
                                         uint16 minLen,
                                         uint16 maxLen );
# 1367 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_SetHostChanClassificationCmd( uint8 *chanMap );
# 1387 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ReadChannelMapCmd( uint16 connHandle );
# 1407 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ReadRemoteUsedFeaturesCmd( uint16 connHandle );
# 1430 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_EncryptCmd( uint8 *key,
                                      uint8 *plainText );
# 1451 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_RandCmd( void );
# 1473 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_LtkReqReplyCmd( uint16 connHandle,
                                          uint8 *ltk );
# 1494 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_LtkReqNegReplyCmd( uint16 connHandle );
# 1514 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ReadSupportedStatesCmd( void );
# 1537 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_ReceiverTestCmd( uint8 rxFreq );
# 1572 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_TransmitterTestCmd( uint8 txFreq,
                                              uint8 dataLen,
                                              uint8 pktPayload );
# 1596 "../../../../components/ble/include/hci.h"
extern hciStatus_t HCI_LE_TestEndCmd( void );



hciStatus_t _symrom_HCI_LE_SetDataLengthCmd( uint16 connHandle,
                                       uint16 TxOctets,
                                       uint16 TxTime );




hciStatus_t HCI_LE_ReadMaxDataLengthCmd(void);






hciStatus_t HCI_LE_ReadSuggestedDefaultDataLengthCmd(void);






hciStatus_t HCI_LE_WriteSuggestedDefaultDataLengthCmd(uint16 suggestedMaxTxOctets,uint16 suggestedMaxTxTime);







hciStatus_t _symrom_HCI_LE_SetDefaultPhyMode( uint16 connId,uint8 allPhy,uint8 txPhy, uint8 rxPhy);







hciStatus_t _symrom_HCI_LE_SetPhyMode( uint16 connId,uint8 allPhy,uint8 txPhy, uint8 rxPhy,uint16 phyOptions);






hciStatus_t HCI_LE_ReadPhyMode( uint16 connId);
# 60 "../../../../misc/jump_function.h" 2
# 1 "../../../../components/ble/include/l2cap.h" 1
# 44 "../../../../components/ble/include/l2cap.h"
#define L2CAP_H 
# 62 "../../../../components/ble/include/l2cap.h"
#define L2CAP_MTU_SIZE 247


#define L2CAP_SIG_MTU_SIZE 23


#define L2CAP_HDR_SIZE 4



#define L2CAP_PDU_SIZE ( L2CAP_HDR_SIZE + L2CAP_MTU_SIZE )




#define L2CAP_CID_NULL 0x0000
#define L2CAP_CID_ATT 0x0004
#define L2CAP_CID_SIG 0x0005
#define L2CAP_CID_SMP 0x0006
#define L2CAP_CID_GENERIC 0x0007


#define L2CAP_BASE_DYNAMIC_CID 0x0040
#define L2CAP_LAST_DYNAMIC_CID ( BASE_DYNAMIC_CID + L2CAP_NUM_CHANNELS - 1 )


#define L2CAP_NUM_FIXED_CHANNELS 4


#define L2CAP_NUM_PROTOCOLS 0



#define L2CAP_NUM_AUX_CHANNELS 3


#define L2CAP_NUM_DYNAMIC_CHANNELS ( L2CAP_NUM_PROTOCOLS * MAX_NUM_LL_CONN )


#define L2CAP_NUM_CHANNELS ( L2CAP_NUM_DYNAMIC_CHANNELS + L2CAP_NUM_AUX_CHANNELS )





#define L2CAP_RTX_TIMEOUT 30


#define L2CAP_CMD_REJECT 0x01
#define L2CAP_ECHO_REQ 0x08
#define L2CAP_ECHO_RSP 0x09
#define L2CAP_INFO_REQ 0x0a
#define L2CAP_INFO_RSP 0x0b
#define L2CAP_PARAM_UPDATE_REQ 0x12
#define L2CAP_PARAM_UPDATE_RSP 0x13





#define L2CAP_REJECT_CMD_NOT_UNDERSTOOD 0x0000


#define L2CAP_REJECT_SIGNAL_MTU_EXCEED 0x0001


#define L2CAP_REJECT_INVALID_CID 0x0002





#define L2CAP_INFO_CONNLESS_MTU 0x0001


#define L2CAP_INFO_EXTENDED_FEATURES 0x0002


#define L2CAP_INFO_FIXED_CHANNELS 0x0003





#define L2CAP_FIXED_CHANNELS 0x00000080


#define L2CAP_EXTENDED_FEATURES_SIZE 4





#define L2CAP_FIXED_CHANNELS_ATT 0x10


#define L2CAP_FIXED_CHANNELS_SIG 0x20


#define L2CAP_FIXED_CHANNELS_SMP 0x40


#define L2CAP_FIXED_CHANNELS_SIZE 8





#define L2CAP_INFO_SUCCESS 0x0000


#define L2CAP_INFO_NOT_SUPPORTED 0x0001





#define L2CAP_CONN_PARAMS_ACCEPTED 0x0000


#define L2CAP_CONN_PARAMS_REJECTED 0x0001
# 198 "../../../../components/ble/include/l2cap.h"
typedef struct
{
  uint16 localCID;
  uint16 remoteCID;
} l2capInvalidCID_t;


typedef union
{
  uint16 signalMTU;
  l2capInvalidCID_t invalidCID;
} l2capReasonData_t;


typedef struct
{
  uint16 reason;
  l2capReasonData_t reasonData;


#define maxSignalMTU reasonData.signalMTU
#define invalidLocalCID reasonData.invalidCID.localCID
#define invalidRemoteCID reasonData.invalidCID.remoteCID
} l2capCmdReject_t;


typedef struct
{
  uint8 *pData;
  uint16 len;
} l2capEchoReq_t;


typedef struct
{
  uint8 *pData;
  uint16 len;
} l2capEchoRsp_t;


typedef struct
{
  uint16 infoType;
} l2capInfoReq_t;


typedef union
{
  uint16 connectionlessMTU;
  uint32 extendedFeatures;
  uint8 fixedChannels[8];
} l2capInfo_t;


typedef struct
{
  uint16 result;
  uint16 infoType;
  l2capInfo_t info;
} l2capInfoRsp_t;


typedef struct
{
  uint16 intervalMin;
  uint16 intervalMax;
  uint16 slaveLatency;
  uint16 timeoutMultiplier;
} l2capParamUpdateReq_t;


typedef struct
{
  uint16 result;
} l2capParamUpdateRsp_t;


typedef union
{

  l2capEchoReq_t echoReq;
  l2capInfoReq_t infoReq;
  l2capParamUpdateReq_t updateReq;


  l2capCmdReject_t cmdReject;
  l2capEchoRsp_t echoRsp;
  l2capInfoRsp_t infoRsp;
  l2capParamUpdateRsp_t updateRsp;
} l2capSignalCmd_t;



typedef struct
{
  osal_event_hdr_t hdr;
  uint16 connHandle;
  uint8 id;
  uint8 opcode;
  l2capSignalCmd_t cmd;
} l2capSignalEvent_t;


typedef struct
{
  uint16 CID;
  uint8 *pPayload;


  uint16 len;
} l2capPacket_t;



typedef struct
{
  osal_event_hdr_t hdr;
  uint16 connHandle;
  l2capPacket_t pkt;
} l2capDataEvent_t;


typedef struct
{
  uint16 cIdx;
  l2capPacket_t pkt;
} l2capReassemblePkt_t;

typedef struct
{
  uint8 len;
  uint8* ptr ;
} segmentBuff_t;

typedef struct
{
  segmentBuff_t pkt[10];
  uint8 depth;
  uint8 idx;
  uint8* pBufScr;
  uint8 fragment;
} l2capSegmentBuff_t;


typedef struct
{
  uint32 reassembleInCnt;
  uint32 reassembleOutCnt;
  uint32 reassembleErrIdx;
  uint32 reassembleErrCID;
  uint32 reassembleErrInComp;
  uint32 reassembleErrMiss;
  uint32 resssambleMemAlocErr;

  uint32 segmentInCnt;
  uint32 segmentOutCnt;
  uint32 segmentErrCnt;
  uint32 fragmentSendCounter;
  uint32 segmentMemAlocErr;
  uint32 segmentSentToLinkLayerErr;

} l2capSARDbugCnt_t;
# 387 "../../../../components/ble/include/l2cap.h"
extern void _symrom_L2CAP_Init( uint8 taskId );




extern uint16 _symrom_L2CAP_ProcessEvent( uint8 taskId, uint16 events );




extern bStatus_t L2CAP_RegisterApp( uint8 taskId, uint16 CID );




extern bStatus_t L2CAP_SendData( uint16 connHandle, l2capPacket_t *pPkt );




extern bStatus_t L2CAP_CmdReject( uint16 connHandle, uint8 id, l2capCmdReject_t *pCmdReject );




extern uint16 L2CAP_BuildCmdReject( uint8 *pBuf, uint8 *pCmd );




extern bStatus_t L2CAP_EchoReq( uint16 connHandle, l2capEchoReq_t *pEchoReq, uint8 taskId );




extern bStatus_t L2CAP_InfoReq( uint16 connHandle, l2capInfoReq_t *pInfoReq, uint8 taskId );




extern uint16 L2CAP_BuildInfoRsp( uint8 *pBuf, uint8 *pCmd );




extern bStatus_t L2CAP_ParseInfoReq( l2capSignalCmd_t *pCmd, uint8 *pData, uint16 len );




extern bStatus_t _symrom_L2CAP_ConnParamUpdateReq( uint16 connHandle, l2capParamUpdateReq_t *pUpdateReq, uint8 taskId );




extern bStatus_t L2CAP_ParseParamUpdateReq( l2capSignalCmd_t *pCmd, uint8 *pData, uint16 len );




extern bStatus_t L2CAP_ConnParamUpdateRsp( uint16 connHandle, uint8 id, l2capParamUpdateRsp_t *pUpdateRsp );




extern uint16 L2CAP_BuildParamUpdateRsp( uint8 *pBuf, uint8 *pData );




extern void *L2CAP_bm_alloc( uint16 size );





extern void L2CAP_SetControllerToHostFlowCtrl( uint16 hostBuffSize, uint8 flowCtrlMode );






extern void L2CAP_HostNumCompletedPkts( uint16 connHandle, uint16 numCompletedPkts );


extern uint8 l2capPktToSegmentBuff(uint16 connHandle,l2capSegmentBuff_t* pSegBuf, uint8 blen,uint8* pBuf);
extern uint8 l2capSegmentBuffToLinkLayer(uint16 connHandle, l2capSegmentBuff_t* pSegBuf);
extern void l2capPocessFragmentTxData(uint16 connHandle);
extern void l2capSarBufReset(void);
extern void L2CAP_ReassemblePkt_Reset(uint16 connHandle);
extern void L2CAP_SegmentPkt_Reset(uint16 connHandle);

extern void L2CAP_ExtendFramgents_Config(uint8 flag);
# 61 "../../../../misc/jump_function.h" 2



#define JUMP_BASE_ADDR 0x1fff0000
#define JUMP_FUNC_NUM 128







void _symrom_JUMP_FUNCTION_SET(uint8 jidx,uint32 val);
#define JUMP_FUNCTION_GET(x) ((uint32_t)((*(uint16 *)(JUMP_BASE_ADDR + (x << 1))) + (SRAM_BASE_ADDR&0xffff0000)))






#define OSAL_INIT_TASKS 1
#define TASKS_ARRAY 2
#define TASK_COUNT 3
#define TASK_EVENTS 4
#define OSAL_MEM_INIT 5
#define LL_INIT 6
#define LL_PROCESS_EVENT 7
#define LL_RESET 8
#define LL_TXDATA 9
#define LL_DISCONNECT 10
#define LL_SET_ADV_PARAM 11
#define LL_SET_ADV_DATA 12
#define LL_SET_ADV_CONTROL 13
#define LL_SET_DEFAULT_CONN_PARAM 14
#define LL_SLAVE_EVT_ENDOK 15
#define LL_SETUP_NEXT_SLAVE_EVT 16
#define LL_CHK_LSTO_DURING_SL 17
#define LL_PROCESS_SLAVE_CTRL_PROC 18
#define LL_PROCESS_SLAVE_CTRL_PKT 19
#define LL_PROCESS_RX_DATA 20
#define LL_PROCESS_TX_DATA 21
#define LL_CONN_TERMINATE 22
#define LL_WRITE_TX_DATA 23
#define LL_EVT_SCHEDULE 24
#define LL_MOVE_TO_SLAVE_FUNCTION 25
#define LL_SLAVE_CONN_EVENT 26
#define LL_SETUP_ADV 27
#define LL_SETUP_UNDIRECT_ADV 28
#define LL_SETUP_NOCONN_ADV 29
#define LL_SETUP_SCAN_ADV 30
#define LL_SETUP_DIRECT_ADV 31
#define LL_CALC_TIMER_DRIFT 32
#define LL_GENERATE_TX_BUFFER 33
#define LL_READ_RX_FIFO 34
#define LL_READ_TX_FIFO_RTLP 35
#define LL_READ_TX_FIFO_PKT 36
#define LL_HW_PROCESS_RTO 37
#define LL_HW_SET_TIMING 38
#define LL_RELEASE_CONN_ID 39
#define LL_READ_RSSI 40
#define LL_READ_REMOTE_USE_FEATURES 41
#define LL_ENCRYPT 42
#define OSAL_POWER_CONSERVE 43
#define ENTER_SLEEP_PROCESS 44
#define WAKEUP_PROCESS 45
#define CONFIG_RTC 46
#define ENTER_SLEEP_OFF_MODE 47
#define LL_HW_GO 48
#define LL_AES128_ENCRYPT 49
#define LL_GEN_TRUE_RANDOM 50
#define LL_GEN_DEVICE_SKD 51
#define LL_GEN_DEVICE_IV 52
#define LL_GENERATE_NOUNCE 53
#define LL_ENC_ENCRYPT 54
#define LL_ENC_DECRYPT 55
#define SMP_INIT 56
#define SMP_PROCESS_EVENT 57
#define L2CAP_PARSE_PACKET 58
#define L2CAP_ENCAP_PACKET 59
#define L2CAP_PKT_TO_SEGBUFF 60
#define L2CAP_SEGBUFF_TO_LINKLAYER 61
#define L2CAP_PROCESS_FREGMENT_TX_DATA 62
#define GAP_LINK_MGR_PROCESS_CONNECT_EVT 63
#define GAP_LINK_MGR_PROCESS_DISCONNECT_EVT 64
#define HCI_INIT 65
#define HCI_PROCESS_EVENT 66
#define APP_SLEEP_PROCESS 67
#define APP_WAKEUP_PROCESS 68
#define RF_INIT 69
#define WAKEUP_INIT 70
#define BOOT_INIT 71
#define RF_CALIBRATTE 72
#define RF_PHY_CHANGE 73
#define LL_SET_SCAN_CTRL 74
#define LL_SET_SCAN_PARAM 75
#define LL_SETUP_SCAN 76
#define LL_SETUP_SEC_NOCONN_ADV 77
#define LL_SETUP_SEC_SCAN 78
#define LL_SEC_ADV_ALLOW 79
#define LL_CALC_MAX_SCAN_TIME 80
#define LL_SETUP_SEC_ADV_ENTRY 81
#define LL_SETUP_SEC_CONN_ADV 82
#define LL_SETUP_SEC_SCANNABLE_ADV 83
#define LL_SET_DATA_LENGTH 84
#define LL_PDU_LENGTH_UPDATE 85
#define LL_SET_PHY_MODE 86
#define LL_PHY_MODE_UPDATE 87
#define LL_SET_NEXT_PHY_MODE 88
#define LL_ADP_ADJ_NEXT_TIME 89
#define LL_SET_NEXT_DATA_CHN 90
#define LL_PLUS_DISABLE_LATENCY 91
#define LL_PLUS_ENABLE_LATENCY 92
#define OSAL_SET_EVENT 93
#define OSAL_MSG_SEND 94
#define HAL_DRV_IRQ_INIT 95
#define HAL_DRV_IRQ_ENABLE 96
#define HAL_DRV_IRQ_DISABLE 97
#define NMI_HANDLER 98
#define HARDFAULT_HANDLER 99
#define CK802_TRAP_C HARDFAULT_HANDLER
#define SVC_HANDLER 100
#define PENDSV_HANDLER 101
#define SYSTICK_HANDLER 102
#define V0_IRQ_HANDLER 103
#define V1_IRQ_HANDLER 104
#define V2_IRQ_HANDLER 105
#define V3_IRQ_HANDLER 106
#define V4_IRQ_HANDLER 107
#define V5_IRQ_HANDLER 108
#define V6_IRQ_HANDLER 109
#define V7_IRQ_HANDLER 110
#define V8_IRQ_HANDLER 111
#define V10_IRQ_HANDLER 112
#define V11_IRQ_HANDLER 113
#define V12_IRQ_HANDLER 114
#define V14_IRQ_HANDLER 115
#define V15_IRQ_HANDLER 116
#define V16_IRQ_HANDLER 117
#define V17_IRQ_HANDLER 118
#define V18_IRQ_HANDLER 119
#define V20_IRQ_HANDLER 120
#define V21_IRQ_HANDLER 121
#define V22_IRQ_HANDLER 122
#define V23_IRQ_HANDLER 123
#define V28_IRQ_HANDLER 124
#define V29_IRQ_HANDLER 125
#define V30_IRQ_HANDLER 126

#define HAL_WATCHDOG_INIT 127


#define BB_IRQ_HANDLER V4_IRQ_HANDLER
#define KSCAN_IRQ_HANDLER V5_IRQ_HANDLER
#define RTC_IRQ_HANDLER V6_IRQ_HANDLER
#define CP_COM_IRQ_HANDLER V7_IRQ_HANDLER
#define AP_COM_IRQ_HANDLER V8_IRQ_HANDLER
#define WDT_IRQ_HANDLER V10_IRQ_HANDLER
#define UART0_IRQ_HANDLER V11_IRQ_HANDLER
#define I2C0_IRQ_HANDLER V12_IRQ_HANDLER

#define SPI0_IRQ_HANDLER V14_IRQ_HANDLER
#define SPI1_IRQ_HANDLER V15_IRQ_HANDLER
#define GPIO_IRQ_HANDLER V16_IRQ_HANDLER
#define UART1_IRQ_HANDLER V17_IRQ_HANDLER
#define SPIF_IRQ_HANDLER V18_IRQ_HANDLER

#define TIM1_IRQ_HANDLER V20_IRQ_HANDLER
#define TIM2_IRQ_HANDLER V21_IRQ_HANDLER
#define TIM3_IRQ_HANDLER V22_IRQ_HANDLER
#define TIM4_IRQ_HANDLER V23_IRQ_HANDLER


#define AES_IRQ_HANDLER V28_IRQ_HANDLER
#define ADCC_IRQ_HANDLER V29_IRQ_HANDLER
#define QDEC_IRQ_HANDLER V30_IRQ_HANDLER






void move_to_slave_function0(void);
void LL_slave_conn_event0(void);
llStatus_t llSetupAdv0(void);
void llSetupUndirectedAdvEvt0(void);
void llSetupNonConnectableAdvEvt0( void );
void llSetupScannableAdvEvt0( void );
void llSetupDirectedAdvEvt0( void );
void LL_evt_schedule0(void);

void llCalcTimerDrift0( uint32 connInterval,
                        uint16 slaveLatency,
                        uint8 sleepClkAccuracy,
                        uint32 *timerDrift ) ;

uint16 ll_generateTxBuffer0(int txFifo_vacancy, uint16 *pSave_ptr);

void ll_hw_read_tfifo_rtlp0(void);

void ll_read_rxfifo0(void);

int _symrom_ll_hw_read_tfifo_packet0(uint8 *pkt);

void ll_hw_process_RTO0(uint32 ack_num);

void LL_set_default_conn_params0(llConnState_t *connPtr);


void enterSleepProcess0(uint32 time);

void wakeupProcess0(void);

void config_RTC0(uint32 time);

void enter_sleep_off_mode0(Sleep_Mode mode);

void llSlaveEvt_TaskEndOk0( void );

uint8 llSetupNextSlaveEvent0( void );

uint8 llCheckForLstoDuringSL0( llConnState_t *connPtr );

uint8 llProcessSlaveControlProcedures0( llConnState_t *connPtr );

void llProcessSlaveControlPacket0( llConnState_t *connPtr,
                                  uint8 *pBuf );

void llSlaveEvt_TaskAbort0(void );

llStatus_t LL_SetScanControl0( uint8 scanMode,
                              uint8 filterReports );
llStatus_t LL_SetScanParam0( uint8 scanType,
                            uint16 scanInterval,
                            uint16 scanWindow,
                            uint8 ownAddrType,
                            uint8 scanWlPolicy );

void llSetupScan0( uint8 chan );


void LL_Init0( uint8 taskId );
uint16 LL_ProcessEvent0( uint8 task_id, uint16 events );
llStatus_t LL_Reset0( void );
llStatus_t LL_TxData0( uint16 connId, uint8 *pBuf, uint8 pktLen, uint8 fragFlag );
llStatus_t LL_Disconnect0( uint16 connId, uint8 reason );
llStatus_t LL_SetAdvParam0( uint16 advIntervalMin,
                           uint16 advIntervalMax,
                           uint8 advEvtType,
                           uint8 ownAddrType,
                           uint8 directAddrType,
                           uint8 *directAddr,
                           uint8 advChanMap,
                           uint8 advWlPolicy );
llStatus_t LL_SetAdvData0( uint8 advDataLen, uint8 *advData );
llStatus_t LL_SetAdvControl0( uint8 advMode );

llStatus_t LL_EXT_SetTxPower0( uint8 txPower, uint8 *cmdComplete );

llStatus_t LL_ReadTxPowerLevel0( uint8 connId, uint8 type, int8 *txPower );
llStatus_t LL_SetTxPowerLevel0( int8 txPower );
llStatus_t LL_ReadAdvChanTxPower0( int8 *txPower );
llStatus_t LL_ReadRssi0( uint16 connId, int8 *lastRssi );
llStatus_t LL_ReadRemoteUsedFeatures0( uint16 connId );
llStatus_t LL_Encrypt0( uint8 *key, uint8 *plaintextData, uint8 *encryptedData );



void llProcessTxData0( llConnState_t *connPtr, uint8 context );
uint8 llProcessRxData0( void );
uint8 llWriteTxData0( llConnState_t *connPtr,
                      uint8 pktHdr,
                      uint8 pktLen,
                      uint8 *pBuf );
void llConnTerminate0( llConnState_t *connPtr, uint8 reason );
void llReleaseConnId0( llConnState_t *connPtr );


void LL_ENC_AES128_Encrypt0( uint8 *key,
                            uint8 *plaintext,
                            uint8 *ciphertext );
uint8 LL_ENC_GenerateTrueRandNum0( uint8 *buf,
                                  uint8 len );
void LL_ENC_GenDeviceSKD0( uint8 *SKD );
void LL_ENC_GenDeviceIV0( uint8 *IV );
void LL_ENC_GenerateNonce0( uint32 pktCnt,
                           uint8 direction,
                           uint8 *nonce );
void LL_ENC_Encrypt0( llConnState_t *connPtr,
                     uint8 pktHdr,
                     uint8 pktLen,
                     uint8 *pBuf );
uint8 LL_ENC_Decrypt0( llConnState_t *connPtr,
                      uint8 pktHdr,
                      uint8 pktLen,
                      uint8 *pBuf );


void _symrom_osal_pwrmgr_powerconserve0( void ) ;


void ll_hw_set_timing0(uint8 pktFmt);
void _symrom_ll_hw_go0(void);
void ll_hw_trigger0(void);


void SM_Init0( uint8 task_id );
uint16 SM_ProcessEvent0( uint8 task_id, uint16 events );


void HCI_Init0( uint8 task_id );
uint16 HCI_ProcessEvent0( uint8 task_id, uint16 events );



void osal_mem_init0(void);


void app_sleep_process(void);

void app_wakeup_process(void);

void rf_init(void);

void boot_init0(void);

void _symrom_wakeup_init0(void);

void debug_print(uint32 state);

void _symrom_rf_calibrate0(void);

void _symrom_rf_phy_change_cfg(uint8 pktFmt);


uint8 llSetupSecNonConnectableAdvEvt0( void );
uint8 llSecAdvAllow0(void);
uint32 llCalcMaxScanTime0(void);
void llSetupSecScan0( uint8 chan );

uint8 llSetupSecAdvEvt0( void );
uint8 llSetupSecConnectableAdvEvt0( void );
uint8 llSetupSecScannableAdvEvt0( void );


void gapProcessDisconnectCompleteEvt0( hciEvt_DisconnComplete_t *pPkt );
void gapProcessConnectionCompleteEvt0( hciEvt_BLEConnComplete_t *pPkt );



uint8 l2capParsePacket0( l2capPacket_t *pPkt, hciDataEvent_t *pHciMsg );
uint8 l2capEncapSendData0( uint16 connHandle, l2capPacket_t *pPkt );
uint8 l2capPktToSegmentBuff0(uint16 connHandle, l2capSegmentBuff_t* pSegBuf, uint8 blen,uint8* pBuf);
uint8 l2capSegmentBuffToLinkLayer0(uint16 connHandle, l2capSegmentBuff_t* pSegBuf);
void l2capPocessFragmentTxData0(uint16 connHandle);



llStatus_t LL_SetDataLengh0( uint16 connId,uint16 TxOctets,uint16 TxTime );
void llPduLengthUpdate0(uint16 connHandle);
void llTrxNumAdaptiveConfig0(void);


uint32 ll_adptive_adj_next_time0(uint32 nextTime);

void llSetNextDataChan0( llConnState_t *connPtr );


llStatus_t LL_SetPhyMode0( uint16 connId,uint8 allPhy,uint8 txPhy, uint8 rxPhy,uint16 phyOptions);
llStatus_t LL_PhyUpdate0( uint16 connId );
void llSetNextPhyMode0( llConnState_t *connPtr );

llStatus_t LL_PLUS_DisableSlaveLatency0(uint8 connId);
llStatus_t LL_PLUS_EnableSlaveLatency0(uint8 connId);


void ll_scheduler0(uint32 time);



uint8 osal_set_event0( uint8 task_id, uint16 event_flag );
uint8 osal_msg_send0( uint8 destination_task, uint8 *msg_ptr );


void drv_irq_init0(void);
int drv_enable_irq0(int cs);
int drv_disable_irq0(void);

extern void _symrom_rf_phy_ini(void);
extern void _symrom_rf_phy_change_cfg0(uint8_t pktFmt);
extern int pwrmgr_sleep_process(void);
extern int pwrmgr_wakeup_process(void);
# 59 "../../../../components/ble/controller/rf_phy_driver.h" 2



typedef enum _RF_PHY_CLK_SEL {
    RF_PHY_CLK_SEL_16M_XTAL = 0,
    RF_PHY_CLK_SEL_32M_DBL_B = 1,
    RF_PHY_CLK_SEL_32M_DBL = 2,
    RF_PHY_CLK_SEL_32M_DLL = 3
 }rfphy_clk_t;

 typedef enum _RX_ADC_CLK_SEL {
    RX_ADC_CLK_SEL_16M_XTAL = 0,
    RX_ADC_CLK_SEL_32M_DBL_B = 1,
    RX_ADC_CLK_SEL_32M_DBL = 2,
    RX_ADC_CLK_SEL_32M_DLL = 3
 }rxadc_clk_t;







 extern volatile uint8_t _symrom_g_rfPhyTpCal0;
 extern volatile uint8_t _symrom_g_rfPhyTpCal1;
 extern volatile uint8_t _symrom_g_rfPhyTpCal0_2Mbps;
 extern volatile uint8_t _symrom_g_rfPhyTpCal1_2Mbps;
 extern volatile uint8_t _symrom_g_rfPhyTxPower;
 extern volatile uint8_t _symrom_g_rfPhyPktFmt;
 extern volatile uint32 _symrom_g_rfPhyRxDcIQ;
 extern volatile int8_t _symrom_g_rfPhyFreqOffSet;

extern volatile sysclk_t _symrom_g_system_clk;
extern volatile rfphy_clk_t _symrom_g_rfPhyClkSel;
extern volatile uint8_t g_rc32kCalRes ;
extern volatile rxadc_clk_t g_rxAdcClkSel;



extern volatile uint8_t _symrom_g_rfPhyDtmCmd[];
extern volatile uint8_t _symrom_g_rfPhyDtmEvt[];
extern volatile uint8_t _symrom_g_dtmModeType ;
extern volatile uint8_t _symrom_g_dtmCmd ;
extern volatile uint8_t _symrom_g_dtmFreq ;
extern volatile uint8_t _symrom_g_dtmLength ;
extern volatile uint8_t _symrom_g_dtmExtLen ;
extern volatile uint16_t _symrom_g_dtmPktIntv ;
extern volatile uint8_t _symrom_g_dtmPKT ;
extern volatile uint8_t _symrom_g_dtmCtrl ;
extern volatile uint8_t _symrom_g_dtmPara ;
extern volatile uint8_t _symrom_g_dtmEvt ;
extern volatile uint8_t _symrom_g_dtmStatus ;
extern volatile uint16_t _symrom_g_dtmPktCount ;
extern volatile uint16_t _symrom_g_dtmRxCrcNum ;
extern volatile uint16_t _symrom_g_dtmRxTONum ;
extern volatile uint16_t _symrom_g_dtmRsp ;
extern volatile uint8_t _symrom_g_dtmTxPower ;
extern volatile uint16_t _symrom_g_dtmFoff ;
extern volatile uint8_t _symrom_g_dtmRssi ;
extern volatile uint8_t _symrom_g_dtmCarrSens ;
extern volatile uint8_t _symrom_g_dtmTpCalEnable;
extern volatile uint32_t _symrom_g_dtmTick ;
extern volatile uint32_t _symrom_g_dtmPerAutoIntv;
extern volatile uint32_t _symrom_g_dtmAccessCode ;

extern volatile uint8_t _symrom_g_dtmManualConfig;




#define RF_PHY_EXT_PREAMBLE_US (8)

#define PHY_REG_RD(x) *(volatile uint32_t *)(x)
#define PHY_REG_WT(x,y) {*(volatile uint32_t *)(x) = (y);__asm volatile("nop");}
#define RF_CHN_TO_FREQ(x) 
#define DCDC_REF_CLK_SETTING(x) subWriteReg(0x4000f014,25,25, (0x01&(x)))
#define DCDC_CONFIG_SETTING(x) subWriteReg(0x4000f014,18,15, (0x0f&(x)))
#define XTAL16M_CAP_SETTING(x) subWriteReg(0x4000f0bc, 4, 0, (0x1f&(x)))
#define XTAL16M_CURRENT_SETTING(x) subWriteReg(0x4000f0bc, 6, 5, (0x03&(x)))
#define DIG_LDO_CURRENT_SETTING(x) subWriteReg(0x4000f014,22,21, (0x03&(x)))
#define RF_PHY_LO_LDO_SETTING(x) subWriteReg(0x400300cc,11,10, (0x03&(x)))
#define RF_PHY_PA_VTRIM_SETTING(x) subWriteReg(0x400300dc, 9, 7, (0x03&(x)))
#define RF_PHY_LNA_LDO_SETTING(x) subWriteReg(0x400300dc, 6, 5, (0x03&(x)))
#define RF_PHY_TPCAL_CALC(tp0,tp1,chn) ((tp0)>(tp1) ?(((tp0<<5)-(tp0-tp1)*(chn)+16)>>5) : tp0 )

#define RF_PHY_DTM_IDL 0
#define RF_PHY_DTM_CMD 1
#define RF_PHY_DTM_EVT 2
#define RF_PHY_DTM_TEST 3

#define RF_PHY_DTM_SYNC_WORD 0x71764129
#define RF_PHY_DTM_PRBS9_SEED 0xffffffff
#define RF_PHY_DTM_CRC_WT 0x00555555


#define RF_PHY_DTM_MODE_RESET 0
#define RF_PHY_DTM_MODE_TX_BURST 2
#define RF_PHY_DTM_MODE_TX_CTMOD 4
#define RF_PHY_DTM_MODE_TX_SINGLE 6
#define RF_PHY_DTM_MODE_RX_PER 8
#define RF_PHY_DTM_MODE_TEST_END 10
#define RF_PHY_DTM_MODE_SET_LENGTH_UP2BIT 12

#define RF_PHY_DTM_MODE_SET_PHY_1M 16
#define RF_PHY_DTM_MODE_SET_PHY_2M 18
#define RF_PHY_DTM_MODE_SET_PHY_500K 20
#define RF_PHY_DTM_MODE_SET_PHY_125K 22
#define RF_PHY_DTM_MODE_SET_PHY_ZB 24

#define RF_PHY_DTM_MODE_ASSUME_TX_MOD_INDX_STANDARD 32
#define RF_PHY_DTM_MODE_ASSUME_TX_MOD_INDX_STABLE 34
#define RF_PHY_DTM_MODE_READ_SUPPORTED_TEST_CASE 36
#define RF_PHY_DTM_MODE_READ_MAX_TX_OCTETS 38
#define RF_PHY_DTM_MODE_READ_MAX_TX_TIME 40
#define RF_PHY_DTM_MODE_READ_MAX_RX_OCTETS 42
#define RF_PHY_DTM_MODE_READ_MAX_RX_TIME 44

#define RF_PHY_DTM_MODE_SET_ACCCODE_0 114
#define RF_PHY_DTM_MODE_SET_ACCCODE_1 116
#define RF_PHY_DTM_MODE_SET_ACCCODE_2 118
#define RF_PHY_DTM_MODE_SET_ACCCODE_3 120

#define RF_PHY_DTM_MODE_SET_FREQ_FOFF 122
#define RF_PHY_DTM_MODE_SET_TPCAL_MANUAL 124
#define RF_PHY_DTM_MODE_SET_XTAL_CAP 126
#define RF_PHY_DTM_MODE_SET_TX_POWER 128
#define RF_PHY_DTM_MODE_GET_FOFF 130
#define RF_PHY_DTM_MODE_GET_TPCAL 132
#define RF_PHY_DTM_MODE_GET_RSSI 134
#define RF_PHY_DTM_MODE_GET_CARR_SENS 136
#define RF_PHY_DTM_MODE_GET_PER_AUTO 138

#define RF_PHY_DTM_MODE_ATE_SET_PKTFMT 0xd0
#define RF_PHY_DTM_MODE_ATE_SET_TXPOWER 0xd1

#define RF_PHY_DTM_MODE_ATE_TX_BURST 0xe0
#define RF_PHY_DTM_MODE_ATE_TX_MOD 0xe1
#define RF_PHY_DTM_MODE_ATE_TX_CARR 0xe2
#define RF_PHY_DTM_MODE_ATE_RX_AUTOGAIN 0xe3
#define RF_PHY_DTM_MODE_ATE_RX_FIXGAIN 0xe4
#define RF_PHY_DTM_MODE_ATE_RX_DEMOD 0xe5
#define RF_PHY_DTM_MODE_ATE_RX2TX 0xe6
#define RF_PHY_DTM_MODE_ATE_TX2RX 0xe7

#define RF_PHY_DTM_MODE_ATE_RESET 0xef

#define RF_PHY_DTM_MODE_ERROR 254





#define PKT_FMT_ZIGBEE 0
#define PKT_FMT_BLE1M 1
#define PKT_FMT_BLE2M 2
#define PKT_FMT_BLR500K 3
#define PKT_FMT_BLR125K 4

#define RF_PHY_TX_POWER_EXTRA_MAX 0x3f
#define RF_PHY_TX_POWER_MAX 0x1f
#define RF_PHY_TX_POWER_MIN 0x00

#define RF_PHY_TX_POWER_5DBM 0x17
#define RF_PHY_TX_POWER_4DBM 0x12
#define RF_PHY_TX_POWER_3DBM 0x0f
#define RF_PHY_TX_POWER_0DBM 0x0a

#define RF_PHY_TX_POWER_N3DBM 0x06
#define RF_PHY_TX_POWER_N5DBM 0x05
#define RF_PHY_TX_POWER_N6DBM 0x04

#define RF_PHY_TX_POWER_N10DBM 0x03
#define RF_PHY_TX_POWER_N15DBM 0x02
#define RF_PHY_TX_POWER_N20DBM 0x01

#define RF_PHY_FREQ_FOFF_00KHZ 0
#define RF_PHY_FREQ_FOFF_20KHZ 5
#define RF_PHY_FREQ_FOFF_40KHZ 10
#define RF_PHY_FREQ_FOFF_60KHZ 15
#define RF_PHY_FREQ_FOFF_80KHZ 20
#define RF_PHY_FREQ_FOFF_100KHZ 25
#define RF_PHY_FREQ_FOFF_120KHZ 30
#define RF_PHY_FREQ_FOFF_140KHZ 35
#define RF_PHY_FREQ_FOFF_160KHZ 40
#define RF_PHY_FREQ_FOFF_180KHZ 45
#define RF_PHY_FREQ_FOFF_200KHZ 50
#define RF_PHY_FREQ_FOFF_N20KHZ -5
#define RF_PHY_FREQ_FOFF_N40KHZ -10
#define RF_PHY_FREQ_FOFF_N60KHZ -15
#define RF_PHY_FREQ_FOFF_N80KHZ -20
#define RF_PHY_FREQ_FOFF_N100KHZ -25
#define RF_PHY_FREQ_FOFF_N120KHZ -30
#define RF_PHY_FREQ_FOFF_N140KHZ -35
#define RF_PHY_FREQ_FOFF_N160KHZ -40
#define RF_PHY_FREQ_FOFF_N180KHZ -45
#define RF_PHY_FREQ_FOFF_N200KHZ -50


#define RF_PHY_DTM_MANUL_NULL 0x00
#define RF_PHY_DTM_MANUL_FOFF 0x01
#define RF_PHY_DTM_MANUL_TXPOWER 0x02
#define RF_PHY_DTM_MANUL_XTAL_CAP 0x04
#define RF_PHY_DTM_MANUL_MAX_GAIN 0x08

#define RF_PHY_DTM_MANUL_ALL 0xFF



void _symrom_rf_phy_ini (void);
void rf_phy_ini1 (void);
void _symrom_rf_phy_ana_cfg (void);
void _symrom_rf_phy_bb_cfg (uint8_t pktFmt);
void rf_phy_bb_cfg1 (uint8_t pktFmt);
void _symrom_rf_phy_change_cfg0(uint8_t pktFmt);
void rf_tpCal_cfg (uint8_t rfChn);
void _symrom_rf_tpCal_cfg_avg(uint8 rfChn,uint8 avgNum);
uint8_t _symrom_rf_tp_cal (uint8_t rfChn ,uint8_t fDev);
void _symrom_rf_rxDcoc_cfg (uint8_t rfChn ,uint8_t bwSet,volatile uint32* dcCal);
void _symrom_rf_tpCal_gen_cap_arrary(void);

void rf_phy_direct_test (void);
void rf_phy_dtm_cmd_parse(void);
void rf_phy_dtm_evt_send (uint8_t dtmType);
void rf_phy_dtm_trigged (void);
void _symrom_rf_phy_get_pktFoot (uint8* rssi, uint16* foff,uint8* carrSens);

void rf_phy_set_txPower (uint8 txPower);

uint8_t rf_phy_direct_test_ate(uint32_t cmdWord,uint8_t regPatchNum,uint32_t* regPatchAddr,uint8_t* regPatchHigh,uint8_t* regPatchLow,uint32_t* regPatchVal,uint8_t* dOut);
void _symrom_rf_phy_get_pktFoot_fromPkt(uint32 pktFoot0, uint32 pktFoot1,
                                uint8* rssi, uint16* foff,uint8* carrSens);
# 38 "../../../../components/driver/source/flash.c" 2

extern uint8_t _symrom_g_bootFlag ;
extern 
# 40 "../../../../components/driver/source/flash.c" 3 4
      _Bool 
# 40 "../../../../components/driver/source/flash.c"
           _symrom_otp_go_read(void);
extern int _symrom_pwrmgr_register(MODULE_e mod, pwrmgr_Hdl_t sleepHandle, pwrmgr_Hdl_t wakeupHandle);

static void hw_otp_spif_config(void)
{
 if(_symrom_g_bootFlag)
 {
    _symrom_otp_go_read();
 }
 else
 {
     _symrom_gpio_fmux_set(P35,FMUX_MISO_0);
     _symrom_gpio_fmux_set(P36,FMUX_CLK);
    _symrom_gpio_fmux_set(P37,FMUX_CSN);
    _symrom_gpio_fmux_set(P38,FMUX_MISO_1);
    _symrom_init_spif();
 }

}
int hal_otp_flash_init(void)
{
 if(_symrom_g_system_clk == SYS_CLK_XTAL_16M)
  *(volatile int*)0x40000028 |= 0x10;
 else
  *(volatile int*)0x40000028 &= 0xFFFFFFEF;
    return _symrom_pwrmgr_register(MOD_SPIF, 0, hw_otp_spif_config);
}
