
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 984.348 ; gain = 78.766 ; free physical = 7407 ; free virtual = 30335
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1129.145 ; gain = 295.895 ; free physical = 7317 ; free virtual = 30248
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:756]
INFO: [Synth 8-638] synthesizing module 'accelerator_imp_VJ4YIN' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:82]
INFO: [Synth 8-3491] module 'xfft_v9_0_9' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0.vhd:121' bound to instance 'U0' of component 'xfft_v9_0_9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-3491] module 'xfft_v9_0_9_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100914' bound to instance 'i_synth' of component 'xfft_v9_0_9_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0.vhd:210]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101006]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:875]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:899]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:908]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:925]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:984]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:991]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:995]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:999]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1006]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1010]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1017]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1050]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1056]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo' (1#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (2#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (3#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized1' (3#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (3#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (3#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93959]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:94020]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91736]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3134]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized3' (3#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (4#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (5#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91736]
WARNING: [Synth 8-3848] Net m_axis_status_tdata in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92010]
WARNING: [Synth 8-3848] Net m_axis_status_tvalid in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92011]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92276]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92278]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92279]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92280]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92281]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92282]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92283]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92284]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92285]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92286]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92287]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92288]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92290]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92291]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92292]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92293]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92294]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92295]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92296]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92297]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92298]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92299]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92300]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (6#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_core' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100039]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:875]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:899]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:908]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:925]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:984]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:991]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:995]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:999]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1006]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1010]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1017]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1050]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1056]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_d' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96021]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1206]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1239]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1240]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:3847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:3863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:3738]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'r22_flow_ctrl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64931]
INFO: [Synth 8-638] synthesizing module 'cnt_sat' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy' (7#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy' (8#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy' (9#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv' (10#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate' (11#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized0' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized0' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized1' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized0' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized2' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized3' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized1' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized4' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized5' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized2' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized6' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized7' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized3' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized8' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized9' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized4' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized10' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized11' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized5' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized2' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized12' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized13' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized6' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized7' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized7' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized7' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized3' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23129]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized14' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized15' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23178]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized7' (12#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23071]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv' (13#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized9' (13#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized9' (13#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized9' (13#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized4' (13#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (14#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a' (15#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy' (16#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv' (17#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (18#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_flow_ctrl' (19#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64931]
INFO: [Synth 8-638] synthesizing module 'subtracter' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30516]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' (19#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized11' (19#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized11' (19#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized11' (19#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized5' (19#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'subtracter' (20#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30516]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized13' (20#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized13' (20#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized13' (20#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized6' (20#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized0' (20#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96534]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96535]
INFO: [Synth 8-638] synthesizing module 'r22_pe' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized15' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized15' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized15' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized7' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized1' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized0' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized17' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized17' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized17' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized8' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized2' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized1' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized1' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized0' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized2' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized2' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62281]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized3' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized4' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized4' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized5' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized5' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized6' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized6' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (21#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2' (22#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux' (23#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (23#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized0' (23#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized21' (23#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized22' (23#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28722]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28729]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28722]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28729]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28722]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28729]
INFO: [Synth 8-256] done synthesizing module 'dpm' (24#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized23' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized24' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized6' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized19' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized19' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized19' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized9' (25#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass' (26#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized8' (26#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized21' (26#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized21' (26#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized21' (26#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized10' (26#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp' (27#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp' (28#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized7' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized7' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized25' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized8' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized8' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized26' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized9' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized9' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized27' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized10' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized10' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized28' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized29' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized30' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized30' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized0' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized1' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized31' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized1' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized2' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized32' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized32' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized33' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28349]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized2' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized3' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized4' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized5' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized0' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized0' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized34' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized34' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized35' (29#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized0' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized36' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized36' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized37' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized10' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized23' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized23' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized23' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized11' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized0' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized12' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized25' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized25' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized25' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized12' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized1' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized14' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized27' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized27' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized27' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized13' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized0' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized16' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized29' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized29' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized29' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized14' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized1' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized0' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized0' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized38' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized38' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized6' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized11' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized11' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized39' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized18' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized31' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized31' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized31' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized15' (30#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder' (31#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (32#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized40' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized12' (32#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized12' (32#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized40' (32#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_quarter_sin' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53278]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53306]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_twos_comp' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36005]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_twos_comp' (33#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36005]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized16' (33#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'twgen_quarter_sin' (34#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53278]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (35#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen' (36#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'cmpy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-638] synthesizing module 'input_negation' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (37#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line' (38#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' (38#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1812]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' (38#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' (38#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (39#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line' (40#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4385]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized0' (40#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized1' (40#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (41#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized2' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized3' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized4' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4615]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized5' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_delay_line__parameterized6' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4603]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' (42#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (43#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4948]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth' (44#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (45#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'arith_shift3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30843]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (45#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3' (46#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30843]
INFO: [Synth 8-256] done synthesizing module 'r22_pe' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized33' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized33' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized33' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized16' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized35' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized35' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized35' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized17' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized41' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized42' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized13' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized13' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized42' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized14' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized14' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized43' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized44' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized15' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized15' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized44' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized45' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized46' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized46' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized47' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized48' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized48' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized49' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized50' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized50' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized16' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized16' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized51' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized52' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized17' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized17' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized52' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized18' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized18' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized53' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized54' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized19' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized19' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized54' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized55' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized55' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized56' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized56' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized57' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized57' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized58' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized58' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized59' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized59' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized60' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized60' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized61' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized61' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized62' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized20' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized20' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized20' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized20' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized62' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized63' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized21' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized21' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized63' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized64' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized22' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized22' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized64' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized65' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized23' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized23' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized65' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized66' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized66' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized67' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized67' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized7' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized5' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized68' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized68' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized8' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized6' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized69' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized69' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized70' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized70' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28179]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28179]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized71' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized71' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized72' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized72' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized73' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized73' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized74' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized74' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized22' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized37' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized37' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized37' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized18' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized24' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized39' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized39' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized39' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized19' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized20' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized26' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized41' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized41' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized41' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized20' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized28' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized43' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized43' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized43' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized21' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized75' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized75' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized9' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized76' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized24' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized24' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized76' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized30' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized30' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized45' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized45' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized45' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized22' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized77' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized25' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized25' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized77' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_quarter_sin__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53278]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_twos_comp__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36005]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_twos_comp__parameterized0' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36005]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_twos_comp__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36005]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_twos_comp__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36005]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized17' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'twgen_quarter_sin__parameterized0' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53278]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized0' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized0' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized0' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at '/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized47' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized47' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized47' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized23' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized5' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized49' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized49' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized49' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized24' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized6' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized5' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized5' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized78' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized78' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized79' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized26' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized26' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized79' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized80' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized27' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized27' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized80' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized81' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized28' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized28' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized81' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized82' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized82' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized83' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized83' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized84' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized84' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized85' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized85' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized86' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized86' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized87' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized87' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized88' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized29' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized29' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized88' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized89' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized30' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized30' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized30' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized30' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized89' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized90' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized31' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized31' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized90' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized91' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized32' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized32' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized32' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized32' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized91' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized92' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized92' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized93' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized93' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized7' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized94' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized94' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized8' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized95' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized95' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized96' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized96' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized97' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized97' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized98' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized98' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized3' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized99' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized33' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized33' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized99' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized100' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized34' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized34' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized34' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized34' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized100' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized101' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized35' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized35' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized101' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized102' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized36' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized36' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized36' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized36' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized102' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized103' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized103' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized104' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized104' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized10' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized9' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized105' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized105' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized11' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized10' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized106' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized106' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized107' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized107' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28089]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized108' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized108' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized109' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized109' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized110' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized110' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized111' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized111' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized34' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized34' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized51' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized51' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized51' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized25' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized36' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized36' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized53' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized53' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized53' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized26' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized5' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized55' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized55' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized55' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized38' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized38' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized55' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized55' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized55' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized27' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized57' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized57' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized57' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized40' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized40' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized57' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized57' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized57' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized28' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized5' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized4' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized112' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized112' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized12' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized59' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized59' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized59' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized42' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized42' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized59' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized59' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized59' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized29' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized113' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized113' (47#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_half_sincos' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53023]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53074]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53092]
INFO: [Synth 8-256] done synthesizing module 'twgen_half_sincos' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53023]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized1' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized1' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized1' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized30' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized61' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized61' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized61' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized61' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized61' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized61' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized30' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized7' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized6' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized6' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized63' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized63' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized63' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized63' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized63' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized63' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized31' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized8' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized7' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized7' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized114' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized114' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized115' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized37' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized37' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized115' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized116' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized38' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized38' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized38' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized38' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized116' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized117' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized39' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized39' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized117' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized118' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized118' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized119' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized119' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized120' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized120' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized121' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized121' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized122' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized122' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized123' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized123' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized124' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized40' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized40' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized40' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized40' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized124' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized125' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized41' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized41' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized125' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized126' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized42' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized42' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized42' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized42' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized126' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized127' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized43' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized43' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized127' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized128' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized128' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized129' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized129' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized11' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized130' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized130' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized12' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized131' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized131' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized132' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized132' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized5' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized5' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized133' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized133' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized134' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized134' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized5' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized135' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized44' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized44' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized44' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized44' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized135' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized136' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized45' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized45' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized136' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized137' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized46' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized46' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized46' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized46' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized137' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized138' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized47' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized47' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized138' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized139' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized139' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized140' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized140' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized13' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized13' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized141' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized141' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized14' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized14' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized142' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized142' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized143' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized143' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized48' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized48' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized46' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized46' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized48' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized48' (48#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized6' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized144' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized144' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized145' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized145' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized3' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized146' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized146' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized147' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized147' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized32' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized65' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized65' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized65' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized48' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized48' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized65' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized65' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized65' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized32' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized6' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized67' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized67' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized67' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized50' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized50' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized67' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized67' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized67' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized33' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized7' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22402]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized34' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized69' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized69' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized69' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized52' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized52' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized69' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized69' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized69' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized34' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized6' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized71' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized71' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized71' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized54' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5639] ignoring null variable initialization [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized54' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized71' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized71' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized71' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized35' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized7' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30252]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized3' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62049]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized6' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized148' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized148' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized15' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized149' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized49' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized49' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized149' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized36' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized73' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized73' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized73' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized56' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized56' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized73' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized73' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized73' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized36' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized3' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized150' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized50' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized50' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized50' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized50' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized150' (49#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52335]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52336]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52344]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52345]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized2' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized2' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized2' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized75' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized75' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized75' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized75' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized75' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized75' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized37' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized9' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized8' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized8' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized38' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized77' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized77' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized77' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized77' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized77' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized77' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized38' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized10' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized9' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized9' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized151' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2053]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized51' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized51' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized151' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized152' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized52' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized52' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized52' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized52' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized152' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized153' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized53' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized53' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized153' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized154' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized54' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized54' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized54' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized54' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized154' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized155' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized55' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized55' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized55' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized55' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized155' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized156' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized56' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized56' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized56' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized56' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized156' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized157' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized157' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized158' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized158' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized159' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized159' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized160' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized160' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized161' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized57' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized57' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized57' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized57' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized161' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized162' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized58' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized58' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized58' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized58' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized162' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized163' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized59' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized59' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized59' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized59' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized163' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized164' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized60' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized60' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized60' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized60' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized164' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized165' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized165' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized166' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized166' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized15' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized167' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized167' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized16' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized168' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized168' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized169' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized169' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized61' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized61' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized60' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized60' (50#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized61' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized61' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized0' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61715]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized7' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized170' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized170' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized171' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized171' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized7' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62258]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63121]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63122]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized172' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized62' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized62' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized62' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized62' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized172' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized173' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized63' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized63' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized63' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized63' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized173' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized174' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized64' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized64' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized62' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized62' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized0 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized0' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized64' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized64' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized174' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized175' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized175' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized176' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized176' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized4' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized177' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized65' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized65' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized64' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized64' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized1 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized1' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized2 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized2' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized3 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized3' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized4 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized4' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized5 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized5' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized6 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized6' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized7 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized7' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized8 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized8' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized9 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized9' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized10 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized10' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized11 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized11' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized12 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized12' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized13 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized13' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized14 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized14' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized15' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized15 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized15' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized16 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized16' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized17 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized17' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized18 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized18' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized65' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized65' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized177' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized178' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized66' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized66' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized66' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized66' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized19 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized19' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized20' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized20 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized20' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized21 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized21' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized22 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized22' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized23 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized23' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized24 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized24' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized25 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized25' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized26 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized26' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized27 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized27' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized28 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized28' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized29 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized29' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized30' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized30 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized30' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized31 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized31' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized32' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized32 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized32' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized33 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized33' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized34' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized34 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized34' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized35 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized35' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized36' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized36 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized36' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized66' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized66' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized178' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized16' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized17' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized79' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized79' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized79' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized68' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized68' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized79' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized79' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized79' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized39' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized40' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized81' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized81' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized81' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized70' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized70' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized81' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized81' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized81' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized40' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized179' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized67' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized67' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized72' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized72' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized37 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized37' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized38' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized38 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized38' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized39 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized39' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized40' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized40 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized40' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized41 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized41' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized42' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized42 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized42' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized43 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized43' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized44' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized44 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized44' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized45 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized45' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized46' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized46 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized46' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized47 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized47' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized48' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized48 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized48' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized49 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized49' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized50' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized50 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized50' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized51 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized51' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized52' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized52 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized52' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized53 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized53' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized54' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized54 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized54' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized67' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized67' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized179' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized180' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized68' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized68' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized74' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized74' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized55' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized55 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized55' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized56' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized56 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized56' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized57' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized57 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized57' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized58' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized58 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized58' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized59' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized59 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized59' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized60' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized60 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized60' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized61' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized61 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized61' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized62' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized62 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized62' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized63' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized63 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized63' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized64' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized64 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized64' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized65' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized65 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized65' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized66' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized66 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized66' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized67' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized67 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized67' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized68' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized68 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized68' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized69' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized69 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized69' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized70' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized70 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized70' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized71' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized71 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized71' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized72' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized72 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized72' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized68' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized68' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized180' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized18' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized19' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized17' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized181' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized181' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized20' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized20' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized17' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized18' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized182' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized182' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized21' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized18' (51#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized183' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized69' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized69' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized69' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized69' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized183' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized22' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized184' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized70' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized70' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized70' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized70' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized184' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized83' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized83' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized83' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized76' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized76' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized83' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized83' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized83' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized41' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized4' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized185' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized71' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized71' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized71' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized71' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized185' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized0' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized3' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized3' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized3' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized42' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized85' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized85' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized85' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized85' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized85' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized85' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized42' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized11' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized10' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized10' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized43' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized87' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized87' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized87' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized87' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized87' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized87' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized43' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized12' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized11' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22838]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized11' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized186' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized72' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized72' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized72' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized72' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized186' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized187' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized73' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized73' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized73' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized73' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized187' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized188' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized74' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized74' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized74' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized74' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized188' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized189' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized75' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized75' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized75' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized75' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized189' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized190' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized76' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized76' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized76' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized76' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized190' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized191' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized77' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized77' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized77' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized77' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized191' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized192' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized192' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized193' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized193' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized194' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized194' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized195' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized195' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized196' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized196' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized197' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized197' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized198' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized78' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized78' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized80' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized80' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized73' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized73 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized73' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized78' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized78' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized198' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized199' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized79' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized79' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized82' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized82' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized74' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-3848] Net qcarry in module/entity sr__parameterized74 does not have driver. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:376]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized74' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized75' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized75' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized76' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized76' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized77' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized77' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized78' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized78' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized79' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized79' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized80' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized80' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized81' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized81' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized82' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized82' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized83' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized83' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized84' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized84' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized85' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized85' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized86' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized86' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized87' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized87' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized88' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized88' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized89' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized89' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized79' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized79' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized199' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized200' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized80' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized80' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized84' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized84' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized90' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized90' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized91' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized91' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized92' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized92' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized93' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized93' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized94' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized94' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized95' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized95' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized96' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized96' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized97' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized97' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized98' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized98' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized99' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized99' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized100' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized100' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized101' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized101' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized102' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized102' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized103' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized103' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized104' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized104' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized105' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized105' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized80' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized80' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized200' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized23' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized24' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized44' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized89' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized89' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized89' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized86' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized86' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized89' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized89' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized89' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized44' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized6' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized45' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized91' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized91' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized91' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized88' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized88' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized91' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized91' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized91' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized45' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized7' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized201' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized81' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized81' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized90' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized90' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized106' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized106' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized107' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized107' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized108' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized108' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized109' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized109' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized110' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized110' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized111' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized111' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized112' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized112' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized113' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized113' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized114' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized114' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized115' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized115' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized116' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized116' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized117' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized117' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized118' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized118' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized119' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized119' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized120' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized120' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized121' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized121' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized122' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized122' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized81' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized81' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized201' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized202' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized82' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized82' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized92' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized92' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized123' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized123' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized124' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized124' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized125' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized125' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized126' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized126' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized127' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized127' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized128' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized128' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized129' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized129' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized130' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized130' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized131' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized131' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized132' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized132' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized133' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized133' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized134' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized134' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized135' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized135' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized136' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized136' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized137' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized137' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized138' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized138' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized139' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized139' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized82' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized82' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized202' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized19' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized203' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized203' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized19' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized20' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized204' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized204' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized20' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized0' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized205' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized83' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized83' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized83' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized83' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized205' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized206' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized84' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized84' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized84' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized84' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized206' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized207' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized85' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized85' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized94' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized94' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized140' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized140' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized85' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized85' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized207' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized208' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized208' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized209' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized209' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized5' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized210' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized86' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized86' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized96' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized96' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized141' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized141' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized142' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized142' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized143' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized143' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized144' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized144' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized145' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized145' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized146' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized146' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized147' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized147' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized148' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized148' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized149' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized149' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized150' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized150' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized151' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized151' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized152' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized152' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized153' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized153' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized154' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized154' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized155' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized155' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized156' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized156' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized157' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized157' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized158' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized158' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized86' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized86' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized210' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized211' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized87' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized87' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized98' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized98' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized159' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized159' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized160' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized160' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized161' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized161' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized162' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized162' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized163' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized163' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized164' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized164' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized165' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized165' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized166' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized166' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized167' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized167' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized168' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized168' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized169' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized169' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized170' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized170' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized171' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized171' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized172' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized172' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized173' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized173' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized174' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized174' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized175' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized175' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized176' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized176' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized87' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized87' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized211' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized25' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized26' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized46' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized93' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized93' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized93' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized100' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized100' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized93' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized93' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized93' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized46' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized8' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized47' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized95' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized95' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized95' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized102' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized102' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized95' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized95' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized95' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized47' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized9' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized212' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized88' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized88' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized104' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized104' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized177' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized177' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized178' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized178' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized179' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized179' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized180' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized180' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized181' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized181' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized182' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized182' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized183' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized183' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized184' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized184' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized185' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized185' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized186' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized186' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized187' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized187' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized188' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized188' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized189' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized189' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized190' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized190' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized191' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized191' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized192' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized192' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized193' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized193' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized194' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized194' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized88' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized88' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized212' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized213' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized89' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized89' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized106' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized106' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized195' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized195' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized196' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized196' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized197' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized197' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized198' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized198' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized199' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized199' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized200' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized200' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized201' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized201' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized202' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized202' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized203' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized203' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized204' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized204' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized205' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized205' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized206' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized206' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized207' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized207' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized208' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized208' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized209' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized209' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized210' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized210' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized211' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized211' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-638] synthesizing module 'sr__parameterized212' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'sr__parameterized212' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized89' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized89' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized213' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized27' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized28' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized21' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized214' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized214' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized29' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized29' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized21' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized22' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized215' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized215' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized30' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized30' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized22' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized1' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized216' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized216' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized31' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized31' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized217' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized90' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized90' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized90' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized90' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized217' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized48' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized97' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized97' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized97' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized108' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized108' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized97' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized97' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized97' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized48' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized10' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized5' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized218' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized91' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized91' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized91' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized91' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized218' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized1' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52303]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized4' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized4' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66158]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized4' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized23' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized219' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized219' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized32' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized32' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized23' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized220' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized92' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized92' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized92' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized92' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized220' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized221' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized93' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized93' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized93' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized93' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized221' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized24' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized222' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized222' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized33' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized33' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized24' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized223' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized223' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized224' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized224' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized225' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized225' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized226' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized226' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized227' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized227' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized228' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized228' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized229' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized229' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized230' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized230' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized231' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized231' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized232' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized232' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized34' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized34' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized35' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized35' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized49' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized99' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized99' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized99' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized110' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized110' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized99' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized99' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized99' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized49' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized11' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized50' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized101' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized101' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized101' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized112' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized112' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized101' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized101' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized101' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized50' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized12' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized233' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized233' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized234' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized234' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized25' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized235' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized235' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized25' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized26' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized236' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized236' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized26' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized2' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized237' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized94' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized94' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized94' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized94' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized237' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized238' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized95' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized95' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized95' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized95' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized238' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized239' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized96' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized96' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized96' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized96' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized239' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized240' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized240' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized241' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized241' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized242' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized242' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized6' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61316]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized243' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized243' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized244' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized244' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized36' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized36' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized37' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized37' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized51' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized103' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized103' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized103' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized114' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized114' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized103' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized103' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized103' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized51' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized13' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized14' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized52' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized105' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized105' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized105' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized116' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized116' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized105' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized105' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized105' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized52' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized14' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized245' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized245' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized246' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized246' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized38' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized38' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized39' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized39' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized27' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized247' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized247' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized40' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized40' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized27' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized28' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized248' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized248' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized41' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized41' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized28' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61484]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized3' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63052]
INFO: [Synth 8-638] synthesizing module 'arith_shift3__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30843]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized6' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3__parameterized0' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30843]
INFO: [Synth 8-638] synthesizing module 'arith_shift3__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30843]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized7' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25230]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3__parameterized1' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30843]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized5' (52#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66461]
INFO: [Synth 8-638] synthesizing module 'mux_bus16' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-256] done synthesizing module 'mux_bus16' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized53' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized107' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized107' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized107' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized107' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized107' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized107' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized53' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized13' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23464]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized12' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64684]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized249' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized97' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized97' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized97' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized97' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized249' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized250' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized250' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized251' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized251' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized252' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized252' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'so_run_addr_gen_left_shift' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:81748]
INFO: [Synth 8-638] synthesizing module 'mux_bus16__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-256] done synthesizing module 'mux_bus16__parameterized0' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized253' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized253' (53#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'so_run_addr_gen_left_shift' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:81748]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized254' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized254' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28035]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28038]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28869]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29003]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29014]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29003]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29014]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29003]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29014]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized6' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized8' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61870]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized255' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized255' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized256' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized98' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized98' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized98' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized98' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized256' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized257' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized257' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'r22_busy' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65994]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized258' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized99' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized99' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized99' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized99' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized258' (54#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'r22_busy' (55#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65994]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized259' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized100' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized100' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized100' (55#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized100' (55#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized259' (55#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized260' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized260' (55#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_d' (56#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96021]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_core' (57#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100039]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_viv' (58#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101006]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9' (59#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'design_1_xfft_0_0' (60#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:82]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'design_1_xfft_0_0' requires 18 connections, but only 11 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'accelerator_imp_VJ4YIN' (61#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'ctrl_imp_1POYFNJ' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (62#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (63#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (64#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (65#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (66#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (67#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (68#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (69#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (70#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (71#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (72#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (73#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (74#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (75#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (76#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (77#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (78#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (78#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (79#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (80#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (81#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (81#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (82#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (83#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (84#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (85#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (86#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (86#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (87#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (88#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (88#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (88#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (88#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (88#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (89#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (89#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (89#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (89#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (89#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (90#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (90#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (91#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (92#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (93#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (94#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (94#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (94#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (95#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (96#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (97#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (98#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (99#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory' (100#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (101#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare' (102#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (103#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (104#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (105#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (106#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (107#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (108#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (109#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (110#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (111#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (112#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (113#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (114#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (115#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (116#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (117#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (118#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (119#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (120#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (121#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (122#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2161]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2208]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2255]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (123#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (124#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (125#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (126#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (127#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (127#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (127#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (127#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (127#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1966]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2194]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2241]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2288]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (128#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (129#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (130#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (130#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (131#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (131#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (131#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (131#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (131#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (131#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (132#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (133#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (134#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (134#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (134#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (134#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
INFO: [Synth 8-256] done synthesizing module 'dmem' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (135#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (136#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (136#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (136#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (136#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (136#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (136#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (136#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (137#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (138#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (139#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (140#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (141#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (142#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (143#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 60 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:498]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (144#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (144#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (144#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (144#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (145#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (146#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (147#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (147#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (148#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (149#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (150#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_gpio_0' of module 'design_1_axi_gpio_0_0' requires 22 connections, but only 21 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:559]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1121]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_XVL3MG' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2377]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (151#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (152#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (153#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (154#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized9' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized10' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized11' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized12' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (155#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (156#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (157#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (158#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (159#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_XVL3MG' (160#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2377]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_10E0L3U' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2914]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_10E0L3U' (161#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2914]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_U3CHFF' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:3323]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_U3CHFF' (162#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:3323]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (163#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (164#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (165#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (166#1) [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (167#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (168#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (169#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (170#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (170#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (170#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (171#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (172#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (173#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (174#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (175#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (176#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (176#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (176#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (176#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (177#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (178#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (178#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (178#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (178#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (178#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (178#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (178#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (179#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (179#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (179#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (180#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (181#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (182#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (183#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1684]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1701]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1702]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1704]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1705]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1634]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (184#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1121]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_1_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1713]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_UAOAC8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2252]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_UAOAC8' (185#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2252]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_106DJND' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2782]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_106DJND' (186#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2782]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_152VTAY' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:3018]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (187#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (188#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (189#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (190#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (191#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (192#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (192#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (193#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (194#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (195#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (195#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (195#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (196#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (197#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (197#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (198#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_152VTAY' (199#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:3018]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (199#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (199#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (199#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (199#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (200#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (201#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (201#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (202#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2211]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_1_0' (203#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1713]
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detect_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_0/synth/design_1_edge_detect_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'edge_detect' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/edge_detect_v1_0/project_1.srcs/sources_1/imports/lib/edge_detect.v:23]
INFO: [Synth 8-256] done synthesizing module 'edge_detect' (204#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/edge_detect_v1_0/project_1.srcs/sources_1/imports/lib/edge_detect.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_edge_detect_0_0' (205#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_0/synth/design_1_edge_detect_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (206#1) [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (206#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (206#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (207#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (208#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (209#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (210#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (211#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:741]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (212#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (213#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ctrl_imp_1POYFNJ' (214#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:73]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (215#1) [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (216#1) [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (217#1) [/packages/LabSoC/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (218#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (219#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:454]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (220#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 114 connections, but only 105 given [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1013]
INFO: [Synth 8-256] done synthesizing module 'design_1' (221#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/hdl/design_1.v:756]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (222#1) [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:14:46 ; elapsed = 00:15:06 . Memory (MB): peak = 1608.980 ; gain = 775.730 ; free physical = 5913 ; free virtual = 28956
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22696]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22696]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I4 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[4].xnor_lut6 :I5 to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22947]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[2] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[2] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[2] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[2] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin \no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram :A[2] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:24022]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [50] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [49] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [48] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [47] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [46] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [45] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [44] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [43] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [42] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [41] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [40] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [39] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [38] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [37] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [36] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [35] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [34] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [33] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [32] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [31] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [30] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [29] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [28] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [27] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [26] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [25] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [24] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [23] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [22] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [21] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [20] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [19] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [18] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [17] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [16] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [15] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [14] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [13] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [12] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [11] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [10] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [9] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [8] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [7] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [6] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [5] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [4] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [3] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [2] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [1] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [0] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [50] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [49] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [48] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [47] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [46] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [45] to constant 0 [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:49 ; elapsed = 00:15:19 . Memory (MB): peak = 1608.980 ; gain = 775.730 ; free physical = 5743 ; free virtual = 28805
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 989 instances were transformed.
  FD => FDRE: 7 instances
  FDE => FDRE: 698 instances
  FDR => FDRE: 221 instances
  RAMB18 => RAMB18E1: 59 instances
  RAMB18SDP => RAMB18E1: 3 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1699.168 ; gain = 0.000 ; free physical = 5605 ; free virtual = 28758
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29967 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:15:11 ; elapsed = 00:15:57 . Memory (MB): peak = 1701.168 ; gain = 867.918 ; free physical = 5587 ; free virtual = 28740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:15:11 ; elapsed = 00:15:57 . Memory (MB): peak = 1701.168 ; gain = 867.918 ; free physical = 5587 ; free virtual = 28740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_dma_0/U0. (constraint file  /homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/synth_1/dont_touch.xdc, line 51).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_gpio_0/U0. (constraint file  /homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/synth_1/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/accelerator/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/edge_detect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ctrl/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:15:12 ; elapsed = 00:15:57 . Memory (MB): peak = 1701.168 ; gain = 867.918 ; free physical = 5595 ; free virtual = 28749
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93512]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93514]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93515]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93516]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93517]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93518]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93519]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93520]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93521]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93522]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93523]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93524]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93525]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93526]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93527]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93528]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93529]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93530]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93531]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93532]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93533]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93534]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93535]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93536]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93537]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93538]
INFO: [Synth 8-4471] merging register 'gen_has_nfft.NFFT_WE_reg' into 'gen_has_nfft.nfft_we_int_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93700]
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ret" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[1].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28984]
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[1].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28985]
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[2].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_2_reg[2:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28984]
INFO: [Synth 8-4471] merging register 'depth_14.main_ram_loop[2].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' into 'depth_14.main_ram_loop[0].mux_8to1.has_output_reg.addrb_mux_sel_reg_reg[2:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28985]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[1].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28703]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[1].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28704]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[2].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_2_reg[1:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28703]
INFO: [Synth 8-4471] merging register 'depth_13_s6_depth_12.main_ram_loop[2].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' into 'depth_13_s6_depth_12.main_ram_loop[0].mux4to1.has_output_reg.addrb_mux_sel_reg_reg[1:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28704]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[1].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28455]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[1].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28456]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[2].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28455]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[2].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28456]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[3].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_2_reg[0:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28455]
INFO: [Synth 8-4471] merging register 'depth_12_s6_depth_11.main_ram_loop[3].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' into 'depth_12_s6_depth_11.main_ram_loop[0].use_muxes.has_output_reg.addrb_mux_sel_reg_reg[0:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:28456]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'timing_cnts_has_nfft.run_time_sel_reg' and it is trimmed from '8' to '7' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96333]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1714]
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1309]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:734]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:15:31 ; elapsed = 00:16:17 . Memory (MB): peak = 1701.168 ; gain = 867.918 ; free physical = 5648 ; free virtual = 28793
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/accelerator/xfft_0/U0/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[6].delay_reset_pe /tc_compare' (logic_gate) to 'design_1_i/accelerator/xfft_0/U0/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[6].delay_reset_pe /tc_compare1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:15:31 ; elapsed = 00:16:17 . Memory (MB): peak = 1701.168 ; gain = 867.918 ; free physical = 5647 ; free virtual = 28792
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '13' to '12' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36062]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '13' to '12' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36062]
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__2117' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__2118' which has no pins
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36062]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36062]
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__2129' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__2130' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__2138' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__2139' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__2147' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__2148' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__2160' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__2161' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__2172' which has no pins
WARNING: [Synth 8-115] binding instance 'i_20' in module 'partition' to reference 'logic__2189' which has no pins
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4235]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
WARNING: [Synth 8-115] binding instance 'i_31' in module 'partition' to reference 'logic__2783' which has no pins
WARNING: [Synth 8-115] binding instance 'i_26' in module 'partition' to reference 'logic__2796' which has no pins
INFO: [Synth 8-5587] ROM size for "axi_wrapper/ret" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:272]
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:15:36 ; elapsed = 00:16:22 . Memory (MB): peak = 1701.168 ; gain = 867.918 ; free physical = 5653 ; free virtual = 28797
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:15:36 ; elapsed = 00:16:22 . Memory (MB): peak = 1701.168 ; gain = 867.918 ; free physical = 5653 ; free virtual = 28797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[5] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[4] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[3] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[2] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[1] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[0] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[11] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[11] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[10] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[10] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[9] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[8] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[8] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[7] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[6] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[6] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/COSINE_reg[16] )
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[5] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[4] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[4] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[3] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[2] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[1] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[0] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[9] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[8] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[8] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[7] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[6] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[6] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/COSINE_reg[16] )
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][22] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][23] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][16] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][17] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][18] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ' (FDE) to 'design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_early_reg[1].max_n_int_minus_one_ff )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\axi_wrapper/reset_pipe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\axi_wrapper/reset_pipe_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\axi_wrapper/sclr_int_reg )
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/reset_pipe_reg[1] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/reset_pipe_reg[0] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/gen_has_nfft.nfft_expandedm1_reg[1] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/gen_has_nfft.nfft_expandedm1_reg[0] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/flushing_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[9] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[8] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[7] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[6] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[5] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[4] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[3] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/sclr_int_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/blk_event_frame_started.ced_current_state_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/blk_event_tlast_missing.ced_current_state_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[6].delay_reset_pe/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_reg[15].max_n_int_minus_one_ff ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_reg[14].max_n_int_minus_one_ff ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_reg[0].max_n_int_minus_one_ff ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_early_reg[15].max_n_int_minus_one_ff ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_early_reg[14].max_n_int_minus_one_ff ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_early_reg[1].max_n_int_minus_one_ff ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[13].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[12].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[11].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[10].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[9].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[8].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[7].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[6].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[5].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[4].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[3].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[2].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[1].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[0].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[5].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[5].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[6].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[6].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/proc_start_delay/need_sclr_lut.real_shift_ram.FF_gen[0].reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre1 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/COSINE_reg[16] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/SINE_reg[16] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[23] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[22] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[21] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[20] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[19] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[18] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[16] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][23] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][22] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][21] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][20] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\accelerator/xfft_0 /U0/i_synth/\axi_wrapper/gen_has_nfft.nfft_expandedm1_reg[2] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:15:48 ; elapsed = 00:16:34 . Memory (MB): peak = 1702.168 ; gain = 868.918 ; free physical = 5590 ; free virtual = 28720
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:15:48 ; elapsed = 00:16:34 . Memory (MB): peak = 1702.168 ; gain = 868.918 ; free physical = 5590 ; free virtual = 28720

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:15:58 ; elapsed = 00:16:46 . Memory (MB): peak = 1824.168 ; gain = 990.918 ; free physical = 5332 ; free virtual = 28473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:16:04 ; elapsed = 00:16:51 . Memory (MB): peak = 1876.668 ; gain = 1043.418 ; free physical = 5263 ; free virtual = 28407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:16 ; elapsed = 00:17:04 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5291 ; free virtual = 28435
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:16:16 ; elapsed = 00:17:04 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5291 ; free virtual = 28435

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:16:16 ; elapsed = 00:17:04 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5291 ; free virtual = 28435
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:19 ; elapsed = 00:17:07 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5289 ; free virtual = 28434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:19 ; elapsed = 00:17:07 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5289 ; free virtual = 28434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_1_synth__parameterized0' to reference 'reset_blk_ramfifo__parameterized1' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_1_synth__parameterized1' to reference 'reset_blk_ramfifo' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_1_synth' to reference 'reset_blk_ramfifo_39' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:23 ; elapsed = 00:17:11 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5289 ; free virtual = 28433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:16:23 ; elapsed = 00:17:11 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5287 ; free virtual = 28435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:16:24 ; elapsed = 00:17:11 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5282 ; free virtual = 28431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:16:24 ; elapsed = 00:17:12 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5279 ; free virtual = 28427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   152|
|4     |DSP48E1    |    12|
|5     |DSP48E1_1  |     6|
|6     |LUT1       |   350|
|7     |LUT2       |  1293|
|8     |LUT3       |  3197|
|9     |LUT4       |  1177|
|10    |LUT5       |   773|
|11    |LUT6       |  1558|
|12    |MUXCY      |  1498|
|13    |MUXF7      |   127|
|14    |MUXF8      |    28|
|15    |PS7        |     1|
|16    |RAM32M     |     4|
|17    |RAM32X1D   |     1|
|18    |RAM64X1S   |    32|
|19    |RAMB18     |    59|
|20    |RAMB18E1   |     1|
|21    |RAMB18E1_1 |     1|
|22    |RAMB18E1_2 |     2|
|23    |RAMB18SDP  |     3|
|24    |RAMB36E1   |     1|
|25    |RAMB36E1_1 |     1|
|26    |RAMB36E1_2 |     2|
|27    |SRL16      |     1|
|28    |SRL16E     |  1527|
|29    |SRLC32E    |   199|
|30    |XORCY      |  1434|
|31    |FD         |     7|
|32    |FDCE       |    66|
|33    |FDE        |   659|
|34    |FDPE       |    87|
|35    |FDR        |   150|
|36    |FDRE       | 10715|
|37    |FDSE       |   184|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:24 ; elapsed = 00:17:12 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5279 ; free virtual = 28427
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:16:00 ; elapsed = 00:16:37 . Memory (MB): peak = 1902.137 ; gain = 777.914 ; free physical = 5290 ; free virtual = 28435
Synthesis Optimization Complete : Time (s): cpu = 00:16:24 ; elapsed = 00:17:12 . Memory (MB): peak = 1902.137 ; gain = 1068.887 ; free physical = 5290 ; free virtual = 28435
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1421 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 491 instances
  FD => FDRE: 7 instances
  FDE => FDRE: 659 instances
  FDR => FDRE: 150 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances
  RAMB18 => RAMB18E1: 59 instances
  RAMB18SDP => RAMB18E1: 3 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
4254 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:29 ; elapsed = 00:17:11 . Memory (MB): peak = 1903.137 ; gain = 918.789 ; free physical = 5295 ; free virtual = 28440
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.152 ; gain = 32.016 ; free physical = 5288 ; free virtual = 28440
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1935.152 ; gain = 0.000 ; free physical = 5287 ; free virtual = 28439
INFO: [Common 17-206] Exiting Vivado at Mon May 30 09:46:22 2016...
