Return-Path: <linux-doc+bounces-91960-lists+linux-doc=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-doc@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id M09sGGzBKmo6wQMAu9opvQ
	(envelope-from <linux-doc+bounces-91960-lists+linux-doc=lfdr.de@vger.kernel.org>)
	for <lists+linux-doc@lfdr.de>; Thu, 11 Jun 2026 16:08:44 +0200
X-Original-To: lists+linux-doc@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id B8A12672997
	for <lists+linux-doc@lfdr.de>; Thu, 11 Jun 2026 16:08:43 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=Nvidia.com header.s=selector2 header.b=WD9789y6;
	spf=pass (mail.lfdr.de: domain of "linux-doc+bounces-91960-lists+linux-doc=lfdr.de@vger.kernel.org" designates 172.234.253.10 as permitted sender) smtp.mailfrom="linux-doc+bounces-91960-lists+linux-doc=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=reject) header.from=nvidia.com;
	arc=reject ("cv is fail on i=2")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 34D4230D43C7
	for <lists+linux-doc@lfdr.de>; Thu, 11 Jun 2026 14:08:35 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id EDA203FF8A3;
	Thu, 11 Jun 2026 14:08:33 +0000 (UTC)
X-Original-To: linux-doc@vger.kernel.org
Received: from PH7PR06CU001.outbound.protection.outlook.com (mail-westus3azon11010003.outbound.protection.outlook.com [52.101.201.3])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5FA6B40D57A;
	Thu, 11 Jun 2026 14:08:32 +0000 (UTC)
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1781186913; cv=fail; b=rOh0hoMEXur8ETbe9UqivIP1JW5YOZAcUKx+yieon8igdOx9pqCmwUvgoyECbSzEZLHNu6/pcZagHW6LSNA4nBBAt4tYZ4SXfhEdph/0AVQyEwcaL6XacNdSDtnQfsqzHwZRkdcSstkjJgeVWBazg1dITq238qNNeuQzooganKU=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1781186913; c=relaxed/simple;
	bh=Ew8bsTW3sB9CsxXA+INEy3TAGRIUCGk8YUDaQPRa6Ko=;
	h=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:
	 Content-Type:MIME-Version; b=e6hUWRmBGWNyRSTtiJrMUPz06szCoAEYPo2mN9x/cOE/176xGSc7ozm24Mf8+l6SzII7e1m5JwsUmNXufL8AY2/La4qKHaP0E+lVARKZf3uaNRVpWl0Ee0zudp+GEc5dgvszDDuep4G49UGBVkJCATP+8nrOW2GqlKCDZKe3mPs=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=WD9789y6; arc=fail smtp.client-ip=52.101.201.3
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=o/PHRYf5QxqTf+2DzcqUdholfA9LnDCR3loM65nZDABqxy6lMV/k/Ux4m71dcfO0IaMpck3He+Xj5CaTWSED0b7wWelb0Xsqg3IGyJuHaXdG/ruKk8u/p4KvRxpV+wVTwALDFxjZb/kuMqkvGIeBTz6q8lVE7aQIrwDO5hwgqHrIJGS5uN2YK6Ti5NSDjBtrVOf3Wbbr5rkNSmlXJ4X0Bj0Uf/X+PwYMYiR/GkPENs6VR9NaEmySI6LuUzwEcbVFIn/Bcu232oifIOxdUO4iFRaGZgeMWTj8L9RyuRzRIpggBs1BiX2Ans4h2IgQaEEVlG3zWi4w60Ylx4j4rnYbzg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=tahsPdcHCKKg/i9fnusVY9tzzlk4YRJ/+PiYsoL8v04=;
 b=yD372Jpo4LtEimUsL0JHztn16POKqeiYywemZdwOq2wLkmZy090ITP4eutTYz1oh3aVN/dEPA+hu9G+eebOthp5ybONQOw8WXPI1PHiat1zoRV64/oqS/+FxccYt6p/DWaWvVkW8zD0+wHBfRckDy8grgQlbAws2SAKPSRBz0AmG4uHBcRJhe5PJoAyvktUGfbQoH6+SZ1J+l0dELC3VmoaUPVs7eeG9KRqe12v8QwLSAzvC9hK9TmX3rTffGNil5udMfdXGvEJ9l7SBQODzOIt3EvAXiL5ddLvu1HMzRtcwcGVUXdTp7iNSAMVNTCwRsFaAyWPWWtJ7j/l65qZcTw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
 dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=tahsPdcHCKKg/i9fnusVY9tzzlk4YRJ/+PiYsoL8v04=;
 b=WD9789y6u7OJjdzYuMqf1ZwCCofIBz7JiBZakccvAGjKcBjwFpz2yfxRftqzqgir9MUyHhDHQnEPsNYAt24ADYczx8PgMVWCOQytxFSbF3D9HjTahtENGNAfABnCMq0zBqUgyLFxpBh94Lb+A2vSaRejK/bu0uf5gZ6Lo4BLsepFiZygw3d++rdQb7Wj7Q4o7glWAQGkKHkQHJTzKQJhL7Xbxekgf/xpoqL0kiXznXbuN430ebOLpA1cMbxnI0M47PfQiyURY9E4Z9vvZgi7RPa1OY7t7gH6MX6v2M8vCv0Yki+DrENFqTHMnVSXUqatdNdlY0fx4AwHRZ+GlUQ8rg==
Received: from IA1PR12MB6089.namprd12.prod.outlook.com (2603:10b6:208:3ef::9)
 by PH0PR12MB5608.namprd12.prod.outlook.com (2603:10b6:510:143::13) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.113.13; Thu, 11 Jun
 2026 14:08:25 +0000
Received: from IA1PR12MB6089.namprd12.prod.outlook.com
 ([fe80::abd0:32b3:6f57:1d3c]) by IA1PR12MB6089.namprd12.prod.outlook.com
 ([fe80::abd0:32b3:6f57:1d3c%3]) with mapi id 15.21.0092.011; Thu, 11 Jun 2026
 14:08:25 +0000
Message-ID: <aaad3692-74d5-4048-ac5c-ca47ef65c32d@nvidia.com>
Date: Thu, 11 Jun 2026 09:08:09 -0500
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v3] arm64: errata: Workaround NVIDIA Olympus device
 store/load ordering erratum
To: Will Deacon <will@kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>,
 Vladimir Murzin <vladimir.murzin@arm.com>, Jason Gunthorpe <jgg@nvidia.com>,
 linux-arm-kernel@lists.infradead.org, Mark Rutland <mark.rutland@arm.com>,
 linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org,
 Vikram Sethi <vsethi@nvidia.com>, Jason Sequeira <jsequeira@nvidia.com>
References: <20260610164822.4157248-1-sdonthineni@nvidia.com>
 <aiq5VigmtZq9GlAm@willie-the-truck>
Content-Language: en-US
From: Shanker Donthineni <sdonthineni@nvidia.com>
In-Reply-To: <aiq5VigmtZq9GlAm@willie-the-truck>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: SA0PR13CA0023.namprd13.prod.outlook.com
 (2603:10b6:806:130::28) To IA1PR12MB6089.namprd12.prod.outlook.com
 (2603:10b6:208:3ef::9)
Precedence: bulk
X-Mailing-List: linux-doc@vger.kernel.org
List-Id: <linux-doc.vger.kernel.org>
List-Subscribe: <mailto:linux-doc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-doc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: IA1PR12MB6089:EE_|PH0PR12MB5608:EE_
X-MS-Office365-Filtering-Correlation-Id: e69a758e-b155-4d3d-5755-08dec7c2e712
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|376014|23010399003|366016|1800799024|6133799003|4143699003|11063799006|56012099006|22082099003|18002099003;
X-Microsoft-Antispam-Message-Info:
	DVP8axl2FWHSR8s+wiyYl+s6VDk6BfZ2x2B4BRwhH2ZnVkV8qJUPS7QmD3Mue2GEwoRhLLqBcqS9gMY9jmaQa7OWMVVO7iSfTK92eaJJkfQ4W6986/yadBfC5NkFNUICM8nUcI/tAWu4hOHvPcE0jEHEjIB0oGtmN4QlSBdUOKF26parCodZVaFIO86BbsIG7yZkwAot71I/1U+VcNE+nRsm9v+f6Zn0HhNctCFMsg3zcpv5XM++u2QrPN7BA4jz2Mkl7NhBcD8ujOi0SmWkQxsA1M8hsmIcw8nKcJhA6Jy+T5O0l4MgmCGtJaPmZe35Gu9oAOHHD5RbDdTfQTfr6SLvUMaCgcQ+RdDO4O5ree0OmZZvnnsQ26ulF7eqFSMvNjBwoGG1rTmTQBU0yQcLvecJfdqXKtUa45oMkcEaPFQzn9EJ3OISci3JaFmjcqSZm0bKBwWLx0hT6iRhwOK+HzahpgSGABZ5dLcCFQiijp1ycfX0QVtoj+cELphTwTsAkGHQOyOV4/zJMdKSFzLVF3WOhDRSkwXNSkq/jxSyU4k/oDl1HnqGW+llNMOj5Xlj3fPd4w6Q5mWWdTwZcUjX7lIcQvgw+8ulyCYDc0a4Ekpp0acbkCbhGmE6g3+R0UyP1iHsEUD+r6fhG6JuGkQV6xR6OYNm0VrKKa1hkgP5j7yDdJIIyPLza6oKLS2Sorh2kXHEbI4Tx8K3s4tD9J5mMQ==
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:IA1PR12MB6089.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(23010399003)(366016)(1800799024)(6133799003)(4143699003)(11063799006)(56012099006)(22082099003)(18002099003);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?UWI4ZGdXRUFUeUoyOHdkWkg4WFJNdExDMmsvOEJNdnY4UGtpcnNFdmtTUnYx?=
 =?utf-8?B?c2tRRmpzYVNqckpBeFRQWmczSm5SeWExaW9tbk40ZTZBUEtCa0lRdmRkR2Rj?=
 =?utf-8?B?eFFPUHR0SGJTU3ZSMXRnVjBVelhnbTQ3V1F4ZnlHeUtoNlNIbEdLRmxiQ3Y5?=
 =?utf-8?B?dmEySDJ1WkpvamoraVJ2QWVpVWRBL2NBTS9CNWdFSzZXdlZiNUlZa2hES1Uw?=
 =?utf-8?B?ME5TK05tY2pwTWpGRkljU1JyNUNxRzBvRFlOSlowN3FqaGF0VG52RFZ0enFG?=
 =?utf-8?B?Rm4wMHlIQ1FmdmdCY0RvOHdkYXFsQVNWMXpFcWRpelJsc3pET0p5SGZCaW1y?=
 =?utf-8?B?MFNwS0tQNXJoVWlQcUZYS1gxcEJHMjVVMnVkeE9yalhKZ1AzK1B5c3Rhb2to?=
 =?utf-8?B?KzRPd3JFUmQxZGpVbGJtRzcwaFcyLzhHcFc1K280Q3d2OVgwVjBuR2VhV2R1?=
 =?utf-8?B?WXdYcFVJdWIwa1N2Z3ZuVkJ4UCtOeHJJVzUvWElkSENuM3MyRW41SVZ3dGdV?=
 =?utf-8?B?NzVGZlFDMnZDbEU3STE3UkY3eTI2VFRNRTFSb2pmcktYN0JrUkRsdkVzNlFr?=
 =?utf-8?B?Q1RiN1NSbVVXQkJjNTdoOFRUVUhFRDd5T1B5ek5YOEtzV0pxbkxlUzI4SHpJ?=
 =?utf-8?B?REk3YSthNm04MHdQUmNsRG9qK0JZRXVkdWRPSlk5a050NitNWVg0OWErUXhR?=
 =?utf-8?B?eGd1WlFuV0E0ZUhWNHd1NDVmVVNTUnZXeUIzeVhQWHJocWtBVmU2SFJnY2FP?=
 =?utf-8?B?aEVYdllRdjgxbVRNNHZTaFJNL09OUm9SL1diajY5TFp0MkdwK3NpVjRaSStI?=
 =?utf-8?B?K1dkaE9LbHlodjVZSm81TFdxYi9la05mRWc5UnR6dWxpSXFrYlptWUo1Qms5?=
 =?utf-8?B?SGJldU5aN2FqTXBqandHcHY5QVVGaGR5bjJDdnk1WGdQSVk1dFk1WjcxNEtw?=
 =?utf-8?B?aSttbVh6U3pMeW0ybHk5dHA5YXFENFZ4aWpZSlpwUmt4QTc5LzlxNHVPbjh1?=
 =?utf-8?B?RkhpdzFjTHlNMldwWmtTNjkyVU1KY3pRSkFETFQ3bGhGUjdZNzhvcDUya0FQ?=
 =?utf-8?B?VExCTzFvV1QvTFFhQW5FMWRBdkFtZ1N6SVNKQk51RmhFOUlIOGlZK3hmUWx1?=
 =?utf-8?B?MHVNeUpydE9KZlhCeis4ZTRXbm10YkxJbndncEkvejdRTkpSOWlvZmJpNmVY?=
 =?utf-8?B?cTgxbktJc1FacjBCakMrTGFKRVdCTk54SnVvc3o0MUg2NWVtNWZtUDAvb0dL?=
 =?utf-8?B?aU9MeHRWai84aDM0THg4TXdCWDF4bnVKMnVqTFk3L2Z2MU5Id2h3alAvVjRk?=
 =?utf-8?B?eFJFNlIxY0pDdkUxOXlyNldHR04xcTY5eDZ5bTNJQnhKYXRKakxscklSVDYv?=
 =?utf-8?B?eEsrZXl6MVUwYXVuRlBCS2M1QnRXUS9Yc3g5SEt2NGZwcHJaSVVrTGhlMU9M?=
 =?utf-8?B?cXNkVFMzNXgwNklMQWZrdWJKNTJ4Q1hCOGxsOEpWUlcrMjkySXhRbnZpK3RP?=
 =?utf-8?B?dzEzQlRiRTcyK0wwWWhCMkVYaXFGTXl2VnQvR000QWo2RC9ZakpHQXZReTFu?=
 =?utf-8?B?U29VNkdzc1BrMllMN1FwNVZjaHV2VmJNK1FHdXlrSWgzejhVbmt1eEpmMldN?=
 =?utf-8?B?ajNiTExCMmkzUGVkME80Z3BHTWtBZDMyK0lnbnI3QjU3NERNSUJMNThBYWZo?=
 =?utf-8?B?aHMyOXQ1S3NwZVJOejhRUW1LVy92dGV6Nk9lcjVFYWRrYStZZXhsTTJJamN1?=
 =?utf-8?B?ZWlWbDhVU3BkSWd3UmpIK2NDSDVxNVR5TnNYN3QrM3dIaXVKMHFOSWhGSHI3?=
 =?utf-8?B?OENMNmpYbThaOTF2WWdFdHJ3ZGhXS3RTMFJUYitmTERMVUUrak9kTDA4WkN0?=
 =?utf-8?B?NUF4cVR4T282aG50SERoRHFLUHRIa1BSQVVXNXo2WHEzZW5UNmhVZk5TS3ZN?=
 =?utf-8?B?SHJMMW0zYzJ4djZucDJjYlZudE9QY0R6VFZlNkkzRzM3RmJPTGV1TGxWZFNp?=
 =?utf-8?B?M2ZUdEo1cWg1RTI0a05MZzcrbEwrZDNxOXlLb2pUMGtpcm81eXhaUzZiMEF2?=
 =?utf-8?B?WDNWazVGcDNnY2RRSEZBV0dXQjN6TVNYaGdvVTREcU9ZVXh3VStPNHI2T1ZQ?=
 =?utf-8?B?U3V5Y1RYT0gxQWc0cWgrVFhFaFNWMm92dW1RdmR0a2lIRzc3eUI1cndKV0xa?=
 =?utf-8?B?QzhJQWgzQUZ2TU1QZXdlblJBWmxPbnZpMFh6djJEaG84aW13ZXlLVms1K3Js?=
 =?utf-8?B?YlZZMWJHY0V1MEg0VGpBa3FuQUlFbldvYTEyREFGM0ZMcWVDOG1EMzZhL1h3?=
 =?utf-8?B?QWd0d3gyUjhuRUZiZkhlelZZbTZXK3VVTjhOL0xzejRQcS9pZzA3UT09?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: e69a758e-b155-4d3d-5755-08dec7c2e712
X-MS-Exchange-CrossTenant-AuthSource: IA1PR12MB6089.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Jun 2026 14:08:25.0049
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: V5OZvyhaIj9WJIMinaNbWWzekCxhVsKftAsb1qR2kfXOvhLpSq/F0tzoLkg8o/wcEodAjBOBuSKAedh5iTJDug==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR12MB5608
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-7.16 / 15.00];
	WHITELIST_DMARC(-7.00)[nvidia.com:D:+];
	ARC_REJECT(1.00)[cv is fail on i=2];
	DMARC_POLICY_ALLOW(-0.50)[nvidia.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	R_DKIM_ALLOW(-0.20)[Nvidia.com:s=selector2];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-91960-lists,linux-doc=lfdr.de];
	FROM_HAS_DN(0.00)[];
	FORGED_SENDER(0.00)[sdonthineni@nvidia.com,linux-doc@vger.kernel.org];
	MIME_TRACE(0.00)[0:+];
	FORGED_RECIPIENTS(0.00)[m:will@kernel.org,m:catalin.marinas@arm.com,m:vladimir.murzin@arm.com,m:jgg@nvidia.com,m:linux-arm-kernel@lists.infradead.org,m:mark.rutland@arm.com,m:linux-kernel@vger.kernel.org,m:linux-doc@vger.kernel.org,m:vsethi@nvidia.com,m:jsequeira@nvidia.com,s:lists@lfdr.de];
	FORWARDED(0.00)[lists@lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	DKIM_TRACE(0.00)[Nvidia.com:+];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sdonthineni@nvidia.com,linux-doc@vger.kernel.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	RCPT_COUNT_SEVEN(0.00)[10];
	TO_DN_SOME(0.00)[];
	TAGGED_RCPT(0.00)[linux-doc];
	DBL_BLOCKED_OPENRESOLVER(0.00)[vger.kernel.org:from_smtp,Nvidia.com:dkim,sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,nvidia.com:email,nvidia.com:mid,nvidia.com:from_mime,arm.com:email]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: B8A12672997

Hi Will,

On 6/11/2026 8:34 AM, Will Deacon wrote:
> External email: Use caution opening links or attachments
>
>
> On Wed, Jun 10, 2026 at 11:48:22AM -0500, Shanker Donthineni wrote:
>> On systems with NVIDIA Olympus cores, a Device-nGnR* load can be
>> observed by a peripheral before an older, non-overlapping Device-nGnR*
>> store to the same peripheral. This breaks the program-order guarantee
>> that software expects for Device-nGnR* accesses and can leave a
>> peripheral in an incorrect state, as a load is observed before an
>> earlier store takes effect.
>>
>> The erratum can occur only when all of the following apply:
>>
>>    - A PE executes a Device-nGnR* store followed by a younger
>>      Device-nGnR* load.
>>    - The store is not a store-release.
>>    - The accesses target the same peripheral and do not overlap in bytes.
>>    - There is at most one intervening Device-nGnR* store in program
>>      order, and there are no intervening Device-nGnR* loads.
>>    - There is no DSB, and no DMB that orders loads, between the store and
>>      the load.
>>    - Specific micro-architectural and timing conditions occur.
>>
>> Promote the raw MMIO store helpers (__raw_writeb/w/l/q) from plain str*
>> to stlr* (Store-Release), which removes the "store is not a
>> store-release" condition for every device write the kernel issues.
>> Because writel() and writel_relaxed() are both built on __raw_writel()
>> in asm-generic/io.h, patching the raw variants covers both the
>> non-relaxed and relaxed APIs without touching the higher layers. Note
>> that writel()'s own barrier sits before the store, so it does not order
>> the store against a subsequent readl(); the store-release promotion is
>> what provides that ordering.
>>
>> Like ARM64_ERRATUM_832075 on the load side, the change is gated on a new
>> ARM64_WORKAROUND_DEVICE_STORE_RELEASE capability and only activated on
>> parts that match MIDR_NVIDIA_OLYMPUS, so unaffected CPUs continue to use
>> the plain str* sequence.
>>
>> Note: stlr* only supports base-register addressing, so affected CPUs use
>> a base-register stlr* path. Unaffected CPUs keep the original
>> offset-addressed str* sequence introduced by commit d044d6ba6f02
>> ("arm64: io: permit offset addressing").
>>
>> The __const_memcpy_toio_aligned32() and __const_memcpy_toio_aligned64()
>> helpers are left unchanged. These helpers are intended for
>> write-combining mappings, which are Normal-NC on arm64. Replacing their
>> contiguous str* groups would defeat the write-combining behavior used to
>> improve store performance.
>>
>> Co-developed-by: Vikram Sethi <vsethi@nvidia.com>
>> Signed-off-by: Vikram Sethi <vsethi@nvidia.com>
>> Signed-off-by: Shanker Donthineni <sdonthineni@nvidia.com>
>> Reviewed-by: Catalin Marinas <catalin.marinas@arm.com>
>> ---
>> Changes since v2:
>>    - Reworked the raw MMIO write helpers so unaffected CPUs keep the
>>      existing offset-addressed STR sequence, while affected CPUs use the
>>      base-register STLR path.
>>    - Updated the commit message to match the code changes.
>>    - Rebased on top of the arm64 for-next/errata branch:
>>      https://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux.git/log/?h=for-next/errata
>>
>> Changes since v1:
>>    - Updated the commit message based on feedback from Vladimir Murzin.
>>
>>   Documentation/arch/arm64/silicon-errata.rst |  2 ++
>>   arch/arm64/Kconfig                          | 23 ++++++++++++++++
>>   arch/arm64/include/asm/io.h                 | 30 +++++++++++++++++++++
>>   arch/arm64/kernel/cpu_errata.c              |  8 ++++++
>>   arch/arm64/tools/cpucaps                    |  1 +
>>   5 files changed, 64 insertions(+)
>>
>> diff --git a/Documentation/arch/arm64/silicon-errata.rst b/Documentation/arch/arm64/silicon-errata.rst
>> index ad09bbb10da80..fc45125dc2f80 100644
>> --- a/Documentation/arch/arm64/silicon-errata.rst
>> +++ b/Documentation/arch/arm64/silicon-errata.rst
>> @@ -298,6 +298,8 @@ stable kernels.
>>   +----------------+-----------------+-----------------+-----------------------------+
>>   | NVIDIA         | Carmel Core     | N/A             | NVIDIA_CARMEL_CNP_ERRATUM   |
>>   +----------------+-----------------+-----------------+-----------------------------+
>> +| NVIDIA         | Olympus core    | T410-OLY-1027   | NVIDIA_OLYMPUS_1027_ERRATUM |
>> ++----------------+-----------------+-----------------+-----------------------------+
>>   | NVIDIA         | Olympus core    | T410-OLY-1029   | ARM64_ERRATUM_4118414       |
>>   +----------------+-----------------+-----------------+-----------------------------+
>>   | NVIDIA         | T241 GICv3/4.x  | T241-FABRIC-4   | N/A                         |
>> diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
>> index c65cef81be86a..d633eb70de1ac 100644
>> --- a/arch/arm64/Kconfig
>> +++ b/arch/arm64/Kconfig
>> @@ -564,6 +564,29 @@ config ARM64_ERRATUM_832075
>>
>>          If unsure, say Y.
>>
>> +config NVIDIA_OLYMPUS_1027_ERRATUM
>> +     bool "NVIDIA Olympus: device store/load ordering erratum"
>> +     default y
>> +     help
>> +       This option adds an alternative code sequence to work around an
>> +       NVIDIA Olympus core erratum where a Device-nGnR* store can be
>> +       observed by a peripheral after a younger Device-nGnR* load to the
>> +       same peripheral. This breaks the program order that drivers rely
>> +       on for MMIO and can leave a device in an incorrect state.
>> +
>> +       The workaround promotes the raw MMIO store helpers
>> +       (__raw_writeb/w/l/q) to Store-Release (STLR), which restores the
>> +       required ordering. Because writel() and writel_relaxed() are built
>> +       on __raw_writel(), both are covered without changes to the higher
>> +       layers.
>> +
>> +       The fix is applied through the alternatives framework, so enabling
>> +       this option does not by itself activate the workaround: it is
>> +       patched in only when an affected CPU is detected, and is a no-op on
>> +       unaffected CPUs.
>> +
>> +       If unsure, say Y.
>> +
>>   config ARM64_ERRATUM_834220
>>        bool "Cortex-A57: 834220: Stage 2 translation fault might be incorrectly reported in presence of a Stage 1 fault (rare)"
>>        depends on KVM
>> diff --git a/arch/arm64/include/asm/io.h b/arch/arm64/include/asm/io.h
>> index 8cbd1e96fd50b..801223e754c90 100644
>> --- a/arch/arm64/include/asm/io.h
>> +++ b/arch/arm64/include/asm/io.h
>> @@ -22,10 +22,22 @@
>>   /*
>>    * Generic IO read/write.  These perform native-endian accesses.
>>    */
>> +static __always_inline bool arm64_needs_device_store_release(void)
>> +{
>> +     return alternative_has_cap_unlikely(
>> +                             ARM64_WORKAROUND_DEVICE_STORE_RELEASE);
>> +}
>> +
>>   #define __raw_writeb __raw_writeb
>>   static __always_inline void __raw_writeb(u8 val, volatile void __iomem *addr)
>>   {
>>        volatile u8 __iomem *ptr = addr;
>> +
>> +     if (arm64_needs_device_store_release()) {
>> +             asm volatile("stlrb %w0, [%1]" : : "rZ" (val), "r" (addr));
>> +             return;
>> +     }
>> +
>>        asm volatile("strb %w0, %1" : : "rZ" (val), "Qo" (*ptr));
>>   }
> Use an 'else' clause instead of the early return? (similarly for the other
> changes).

I agree. I’ll rework the raw write helpers to use an explicit if/else
form instead of returning early from the STLR path.

>
> I still reckon you should do something with the memcpy-to-io routines.
> A simple option could be to make dgh() a dmb on parts with the erratum?
> That at least moves the barrier out of the loop.

For the memcpy-to-IO routines, would it be acceptable to address the erratum by
patching dgh() to a DMB OSH on affected CPUs, as shown below? I’ll also sync
with the Olympus CPU hardware team to confirm this approach for the v4 patch.

#define dgh()		asm volatile(ALTERNATIVE("hint #6", "dmb osh",	\
					ARM64_WORKAROUND_DEVICE_STORE_RELEASE) \
				     : : : "memory")

This keeps the existing memcpy-to-IO store sequences unchanged while placing the
ordering barrier outside the copy loop as you suggested.

-Shanker


